
Third lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005830  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d04  080059e0  080059e0  000159e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066e4  080066e4  000203b8  2**0
                  CONTENTS
  4 .ARM          00000008  080066e4  080066e4  000166e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066ec  080066ec  000203b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066ec  080066ec  000166ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066f0  080066f0  000166f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003b8  20000000  080066f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000203b8  2**0
                  CONTENTS
 10 .bss          00000a30  200003b8  200003b8  000203b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000de8  20000de8  000203b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000203b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f935  00000000  00000000  000203e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000228c  00000000  00000000  0002fd1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d60  00000000  00000000  00031fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c78  00000000  00000000  00032d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023b54  00000000  00000000  00033988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000101ce  00000000  00000000  000574dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d89fe  00000000  00000000  000676aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001400a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b68  00000000  00000000  001400f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200003b8 	.word	0x200003b8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080059c8 	.word	0x080059c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200003bc 	.word	0x200003bc
 80001ec:	080059c8 	.word	0x080059c8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_GPIO_Init>:
        * EXTI
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08c      	sub	sp, #48	; 0x30
 80005a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005aa:	f107 031c 	add.w	r3, r7, #28
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	605a      	str	r2, [r3, #4]
 80005b4:	609a      	str	r2, [r3, #8]
 80005b6:	60da      	str	r2, [r3, #12]
 80005b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
 80005be:	4b44      	ldr	r3, [pc, #272]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	4a43      	ldr	r2, [pc, #268]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005c4:	f043 0304 	orr.w	r3, r3, #4
 80005c8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ca:	4b41      	ldr	r3, [pc, #260]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	f003 0304 	and.w	r3, r3, #4
 80005d2:	61bb      	str	r3, [r7, #24]
 80005d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
 80005da:	4b3d      	ldr	r3, [pc, #244]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	4a3c      	ldr	r2, [pc, #240]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e4:	6313      	str	r3, [r2, #48]	; 0x30
 80005e6:	4b3a      	ldr	r3, [pc, #232]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ee:	617b      	str	r3, [r7, #20]
 80005f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
 80005f6:	4b36      	ldr	r3, [pc, #216]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	4a35      	ldr	r2, [pc, #212]	; (80006d0 <MX_GPIO_Init+0x12c>)
 80005fc:	f043 0310 	orr.w	r3, r3, #16
 8000600:	6313      	str	r3, [r2, #48]	; 0x30
 8000602:	4b33      	ldr	r3, [pc, #204]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	f003 0310 	and.w	r3, r3, #16
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	4b2f      	ldr	r3, [pc, #188]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	4a2e      	ldr	r2, [pc, #184]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000618:	f043 0308 	orr.w	r3, r3, #8
 800061c:	6313      	str	r3, [r2, #48]	; 0x30
 800061e:	4b2c      	ldr	r3, [pc, #176]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	f003 0308 	and.w	r3, r3, #8
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	4b28      	ldr	r3, [pc, #160]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a27      	ldr	r2, [pc, #156]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b25      	ldr	r3, [pc, #148]	; (80006d0 <MX_GPIO_Init+0x12c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	4b21      	ldr	r3, [pc, #132]	; (80006d0 <MX_GPIO_Init+0x12c>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	4a20      	ldr	r2, [pc, #128]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	6313      	str	r3, [r2, #48]	; 0x30
 8000656:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <MX_GPIO_Init+0x12c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f003 0302 	and.w	r3, r3, #2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000668:	481a      	ldr	r0, [pc, #104]	; (80006d4 <MX_GPIO_Init+0x130>)
 800066a:	f001 fedd 	bl	8002428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800066e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000674:	2300      	movs	r3, #0
 8000676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	4815      	ldr	r0, [pc, #84]	; (80006d8 <MX_GPIO_Init+0x134>)
 8000684:	f001 fd0c 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000688:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800068c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800069a:	f107 031c 	add.w	r3, r7, #28
 800069e:	4619      	mov	r1, r3
 80006a0:	480c      	ldr	r0, [pc, #48]	; (80006d4 <MX_GPIO_Init+0x130>)
 80006a2:	f001 fcfd 	bl	80020a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006ac:	2312      	movs	r3, #18
 80006ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b4:	2303      	movs	r3, #3
 80006b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006b8:	2304      	movs	r3, #4
 80006ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006bc:	f107 031c 	add.w	r3, r7, #28
 80006c0:	4619      	mov	r1, r3
 80006c2:	4806      	ldr	r0, [pc, #24]	; (80006dc <MX_GPIO_Init+0x138>)
 80006c4:	f001 fcec 	bl	80020a0 <HAL_GPIO_Init>

}
 80006c8:	bf00      	nop
 80006ca:	3730      	adds	r7, #48	; 0x30
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40020c00 	.word	0x40020c00
 80006d8:	40020800 	.word	0x40020800
 80006dc:	40020400 	.word	0x40020400

080006e0 <simple_sound_test>:
        if (i < times - 1) HAL_Delay(delay_ms);
    }
}

// Простой тест звука
void simple_sound_test(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
    send_uart_line("=== ПРОСТОЙ ТЕСТ ЗВУКА ===");
 80006e6:	483f      	ldr	r0, [pc, #252]	; (80007e4 <simple_sound_test+0x104>)
 80006e8:	f000 fa46 	bl	8000b78 <send_uart_line>

    // Тест 1: постоянный сигнал
    send_uart_line("Тест 1: Постоянный сигнал 440 Гц");
 80006ec:	483e      	ldr	r0, [pc, #248]	; (80007e8 <simple_sound_test+0x108>)
 80006ee:	f000 fa43 	bl	8000b78 <send_uart_line>
    uint32_t arr = calculate_arr_for_freq(440);
 80006f2:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
 80006f6:	f000 fa55 	bl	8000ba4 <calculate_arr_for_freq>
 80006fa:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 80006fc:	4b3b      	ldr	r3, [pc, #236]	; (80007ec <simple_sound_test+0x10c>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	62da      	str	r2, [r3, #44]	; 0x2c
 8000704:	4a39      	ldr	r2, [pc, #228]	; (80007ec <simple_sound_test+0x10c>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2);
 800070a:	4b38      	ldr	r3, [pc, #224]	; (80007ec <simple_sound_test+0x10c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	0852      	lsrs	r2, r2, #1
 8000712:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_Delay(1000);
 8000714:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000718:	f001 fafa 	bl	8001d10 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800071c:	4b33      	ldr	r3, [pc, #204]	; (80007ec <simple_sound_test+0x10c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2200      	movs	r2, #0
 8000722:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_Delay(200);
 8000724:	20c8      	movs	r0, #200	; 0xc8
 8000726:	f001 faf3 	bl	8001d10 <HAL_Delay>

    // Тест 2: короткие сигналы
    send_uart_line("Тест 2: Короткие сигналы");
 800072a:	4831      	ldr	r0, [pc, #196]	; (80007f0 <simple_sound_test+0x110>)
 800072c:	f000 fa24 	bl	8000b78 <send_uart_line>
    for (int i = 0; i < 5; i++) {
 8000730:	2300      	movs	r3, #0
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	e022      	b.n	800077c <simple_sound_test+0x9c>
        arr = calculate_arr_for_freq(440 + i * 100);
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	2264      	movs	r2, #100	; 0x64
 800073a:	fb02 f303 	mul.w	r3, r2, r3
 800073e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000742:	4618      	mov	r0, r3
 8000744:	f000 fa2e 	bl	8000ba4 <calculate_arr_for_freq>
 8000748:	6078      	str	r0, [r7, #4]
        __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800074a:	4b28      	ldr	r3, [pc, #160]	; (80007ec <simple_sound_test+0x10c>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	62da      	str	r2, [r3, #44]	; 0x2c
 8000752:	4a26      	ldr	r2, [pc, #152]	; (80007ec <simple_sound_test+0x10c>)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2);
 8000758:	4b24      	ldr	r3, [pc, #144]	; (80007ec <simple_sound_test+0x10c>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	0852      	lsrs	r2, r2, #1
 8000760:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_Delay(100);
 8000762:	2064      	movs	r0, #100	; 0x64
 8000764:	f001 fad4 	bl	8001d10 <HAL_Delay>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000768:	4b20      	ldr	r3, [pc, #128]	; (80007ec <simple_sound_test+0x10c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	2200      	movs	r2, #0
 800076e:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_Delay(100);
 8000770:	2064      	movs	r0, #100	; 0x64
 8000772:	f001 facd 	bl	8001d10 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	3301      	adds	r3, #1
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	2b04      	cmp	r3, #4
 8000780:	ddd9      	ble.n	8000736 <simple_sound_test+0x56>
    }

    // Тест 3: сирена
    send_uart_line("Тест 3: Сирена");
 8000782:	481c      	ldr	r0, [pc, #112]	; (80007f4 <simple_sound_test+0x114>)
 8000784:	f000 f9f8 	bl	8000b78 <send_uart_line>
    for (int i = 0; i < 20; i++) {
 8000788:	2300      	movs	r3, #0
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	e01c      	b.n	80007c8 <simple_sound_test+0xe8>
        arr = calculate_arr_for_freq(300 + i * 20);
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	4613      	mov	r3, r2
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	4413      	add	r3, r2
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800079c:	4618      	mov	r0, r3
 800079e:	f000 fa01 	bl	8000ba4 <calculate_arr_for_freq>
 80007a2:	6078      	str	r0, [r7, #4]
        __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 80007a4:	4b11      	ldr	r3, [pc, #68]	; (80007ec <simple_sound_test+0x10c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	687a      	ldr	r2, [r7, #4]
 80007aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ac:	4a0f      	ldr	r2, [pc, #60]	; (80007ec <simple_sound_test+0x10c>)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2);
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <simple_sound_test+0x10c>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	0852      	lsrs	r2, r2, #1
 80007ba:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_Delay(50);
 80007bc:	2032      	movs	r0, #50	; 0x32
 80007be:	f001 faa7 	bl	8001d10 <HAL_Delay>
    for (int i = 0; i < 20; i++) {
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	3301      	adds	r3, #1
 80007c6:	60bb      	str	r3, [r7, #8]
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	2b13      	cmp	r3, #19
 80007cc:	dddf      	ble.n	800078e <simple_sound_test+0xae>
    }
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80007ce:	4b07      	ldr	r3, [pc, #28]	; (80007ec <simple_sound_test+0x10c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2200      	movs	r2, #0
 80007d4:	635a      	str	r2, [r3, #52]	; 0x34

    send_uart_line("Тест завершен");
 80007d6:	4808      	ldr	r0, [pc, #32]	; (80007f8 <simple_sound_test+0x118>)
 80007d8:	f000 f9ce 	bl	8000b78 <send_uart_line>
}
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	080059e0 	.word	0x080059e0
 80007e8:	08005a0c 	.word	0x08005a0c
 80007ec:	20000d00 	.word	0x20000d00
 80007f0:	08005a44 	.word	0x08005a44
 80007f4:	08005a70 	.word	0x08005a70
 80007f8:	08005a8c 	.word	0x08005a8c

080007fc <test_sound>:

// Тест одной ноты
void test_sound(uint32_t freq_hz, uint32_t duration_ms) {
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b096      	sub	sp, #88	; 0x58
 8000800:	af02      	add	r7, sp, #8
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	6039      	str	r1, [r7, #0]
    char msg[64];
    snprintf(msg, sizeof(msg), "Тест: %lu Гц, %lu мс", freq_hz, duration_ms);
 8000806:	f107 000c 	add.w	r0, r7, #12
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a20      	ldr	r2, [pc, #128]	; (8000894 <test_sound+0x98>)
 8000812:	2140      	movs	r1, #64	; 0x40
 8000814:	f004 fc64 	bl	80050e0 <sniprintf>
    send_uart_line(msg);
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	4618      	mov	r0, r3
 800081e:	f000 f9ab 	bl	8000b78 <send_uart_line>

    uint32_t arr = calculate_arr_for_freq(freq_hz);
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f000 f9be 	bl	8000ba4 <calculate_arr_for_freq>
 8000828:	64f8      	str	r0, [r7, #76]	; 0x4c
    snprintf(msg, sizeof(msg), "ARR: %lu, Prescaler: %lu", arr, htim1.Init.Prescaler);
 800082a:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <test_sound+0x9c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f107 000c 	add.w	r0, r7, #12
 8000832:	9300      	str	r3, [sp, #0]
 8000834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000836:	4a19      	ldr	r2, [pc, #100]	; (800089c <test_sound+0xa0>)
 8000838:	2140      	movs	r1, #64	; 0x40
 800083a:	f004 fc51 	bl	80050e0 <sniprintf>
    send_uart_line(msg);
 800083e:	f107 030c 	add.w	r3, r7, #12
 8000842:	4618      	mov	r0, r3
 8000844:	f000 f998 	bl	8000b78 <send_uart_line>

    if (arr > 0 && arr <= 65535) {
 8000848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800084a:	2b00      	cmp	r3, #0
 800084c:	d017      	beq.n	800087e <test_sound+0x82>
 800084e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000854:	d213      	bcs.n	800087e <test_sound+0x82>
        __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <test_sound+0x9c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800085c:	62da      	str	r2, [r3, #44]	; 0x2c
 800085e:	4a0e      	ldr	r2, [pc, #56]	; (8000898 <test_sound+0x9c>)
 8000860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000862:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr / 2);
 8000864:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <test_sound+0x9c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800086a:	0852      	lsrs	r2, r2, #1
 800086c:	635a      	str	r2, [r3, #52]	; 0x34
        HAL_Delay(duration_ms);
 800086e:	6838      	ldr	r0, [r7, #0]
 8000870:	f001 fa4e 	bl	8001d10 <HAL_Delay>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <test_sound+0x9c>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2200      	movs	r2, #0
 800087a:	635a      	str	r2, [r3, #52]	; 0x34
 800087c:	e002      	b.n	8000884 <test_sound+0x88>
    } else {
        send_uart_line("Ошибка: неверный ARR");
 800087e:	4808      	ldr	r0, [pc, #32]	; (80008a0 <test_sound+0xa4>)
 8000880:	f000 f97a 	bl	8000b78 <send_uart_line>
    }
    HAL_Delay(100);
 8000884:	2064      	movs	r0, #100	; 0x64
 8000886:	f001 fa43 	bl	8001d10 <HAL_Delay>
}
 800088a:	bf00      	nop
 800088c:	3750      	adds	r7, #80	; 0x50
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	08005aa8 	.word	0x08005aa8
 8000898:	20000d00 	.word	0x20000d00
 800089c:	08005ac8 	.word	0x08005ac8
 80008a0:	08005ae4 	.word	0x08005ae4

080008a4 <check_tim_config>:

// Проверка конфигурации таймеров
void check_tim_config(void) {
 80008a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008a6:	b0cb      	sub	sp, #300	; 0x12c
 80008a8:	af08      	add	r7, sp, #32
    uint32_t tim1_clock = SystemCoreClock / (htim1.Init.Prescaler + 1);
 80008aa:	4b22      	ldr	r3, [pc, #136]	; (8000934 <check_tim_config+0x90>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <check_tim_config+0x94>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	3301      	adds	r3, #1
 80008b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    uint32_t tim6_clock = SystemCoreClock / (htim6.Init.Prescaler + 1);
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <check_tim_config+0x90>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b1e      	ldr	r3, [pc, #120]	; (800093c <check_tim_config+0x98>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	3301      	adds	r3, #1
 80008c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ca:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100

    char status[256];
    snprintf(status, sizeof(status),
 80008ce:	4b1a      	ldr	r3, [pc, #104]	; (8000938 <check_tim_config+0x94>)
 80008d0:	685e      	ldr	r6, [r3, #4]
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <check_tim_config+0x94>)
 80008d4:	68db      	ldr	r3, [r3, #12]
        "  Тактовая частота: %lu Гц\r\n"
        "  Частота прерываний: %lu Гц\r\n",
        htim1.Init.Prescaler,
        htim1.Init.Period,
        tim1_clock,
        tim1_clock / (htim1.Init.Period + 1),
 80008d6:	4a18      	ldr	r2, [pc, #96]	; (8000938 <check_tim_config+0x94>)
 80008d8:	68d2      	ldr	r2, [r2, #12]
 80008da:	3201      	adds	r2, #1
    snprintf(status, sizeof(status),
 80008dc:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 80008e0:	fbb1 f2f2 	udiv	r2, r1, r2
 80008e4:	4915      	ldr	r1, [pc, #84]	; (800093c <check_tim_config+0x98>)
 80008e6:	6849      	ldr	r1, [r1, #4]
 80008e8:	4814      	ldr	r0, [pc, #80]	; (800093c <check_tim_config+0x98>)
 80008ea:	68c0      	ldr	r0, [r0, #12]
        htim6.Init.Prescaler,
        htim6.Init.Period,
        tim6_clock,
        tim6_clock / (htim6.Init.Period + 1));
 80008ec:	4c13      	ldr	r4, [pc, #76]	; (800093c <check_tim_config+0x98>)
 80008ee:	68e4      	ldr	r4, [r4, #12]
 80008f0:	3401      	adds	r4, #1
    snprintf(status, sizeof(status),
 80008f2:	f8d7 5100 	ldr.w	r5, [r7, #256]	; 0x100
 80008f6:	fbb5 f4f4 	udiv	r4, r5, r4
 80008fa:	463d      	mov	r5, r7
 80008fc:	9406      	str	r4, [sp, #24]
 80008fe:	f8d7 4100 	ldr.w	r4, [r7, #256]	; 0x100
 8000902:	9405      	str	r4, [sp, #20]
 8000904:	9004      	str	r0, [sp, #16]
 8000906:	9103      	str	r1, [sp, #12]
 8000908:	9202      	str	r2, [sp, #8]
 800090a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800090e:	9201      	str	r2, [sp, #4]
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	4633      	mov	r3, r6
 8000914:	4a0a      	ldr	r2, [pc, #40]	; (8000940 <check_tim_config+0x9c>)
 8000916:	f44f 7180 	mov.w	r1, #256	; 0x100
 800091a:	4628      	mov	r0, r5
 800091c:	f004 fbe0 	bl	80050e0 <sniprintf>
    send_uart_line(status);
 8000920:	463b      	mov	r3, r7
 8000922:	4618      	mov	r0, r3
 8000924:	f000 f928 	bl	8000b78 <send_uart_line>
}
 8000928:	bf00      	nop
 800092a:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 800092e:	46bd      	mov	sp, r7
 8000930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000932:	bf00      	nop
 8000934:	20000348 	.word	0x20000348
 8000938:	20000d00 	.word	0x20000d00
 800093c:	20000d48 	.word	0x20000d48
 8000940:	08005b08 	.word	0x08005b08

08000944 <debug_send_status>:

// Отправка статуса системы
void debug_send_status(void) {
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	b0d1      	sub	sp, #324	; 0x144
 8000948:	af0a      	add	r7, sp, #40	; 0x28
    char status_msg[256];
    snprintf(status_msg, sizeof(status_msg),
 800094a:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <debug_send_status+0x9c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <debug_send_status+0xa0>)
 8000952:	685c      	ldr	r4, [r3, #4]
 8000954:	4b24      	ldr	r3, [pc, #144]	; (80009e8 <debug_send_status+0xa4>)
 8000956:	685d      	ldr	r5, [r3, #4]
             "Позиция: %lu/%lu\r\n"
             "PD13 (Status LED): %s\r\n",
             SystemCoreClock,
             huart6.Init.BaudRate,
             htim1.Init.Prescaler,
             __HAL_TIM_GET_AUTORELOAD(&htim1),
 8000958:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <debug_send_status+0xa4>)
 800095a:	681b      	ldr	r3, [r3, #0]
    snprintf(status_msg, sizeof(status_msg),
 800095c:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 800095e:	4b23      	ldr	r3, [pc, #140]	; (80009ec <debug_send_status+0xa8>)
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	60fb      	str	r3, [r7, #12]
             htim6.Init.Prescaler,
             __HAL_TIM_GET_AUTORELOAD(&htim6),
 8000964:	4b21      	ldr	r3, [pc, #132]	; (80009ec <debug_send_status+0xa8>)
 8000966:	681b      	ldr	r3, [r3, #0]
    snprintf(status_msg, sizeof(status_msg),
 8000968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800096a:	60bb      	str	r3, [r7, #8]
             is_track_playing ? "ДА" : "НЕТ",
 800096c:	4b20      	ldr	r3, [pc, #128]	; (80009f0 <debug_send_status+0xac>)
 800096e:	781b      	ldrb	r3, [r3, #0]
    snprintf(status_msg, sizeof(status_msg),
 8000970:	2b00      	cmp	r3, #0
 8000972:	d002      	beq.n	800097a <debug_send_status+0x36>
 8000974:	4b1f      	ldr	r3, [pc, #124]	; (80009f4 <debug_send_status+0xb0>)
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	e001      	b.n	800097e <debug_send_status+0x3a>
 800097a:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <debug_send_status+0xb4>)
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <debug_send_status+0xb8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	4b1e      	ldr	r3, [pc, #120]	; (8000a00 <debug_send_status+0xbc>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	603b      	str	r3, [r7, #0]
             track_position,
             track_notes_count,
             HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13) ? "ON" : "OFF");
 800098a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800098e:	481d      	ldr	r0, [pc, #116]	; (8000a04 <debug_send_status+0xc0>)
 8000990:	f001 fd32 	bl	80023f8 <HAL_GPIO_ReadPin>
 8000994:	4603      	mov	r3, r0
    snprintf(status_msg, sizeof(status_msg),
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <debug_send_status+0x5a>
 800099a:	4b1b      	ldr	r3, [pc, #108]	; (8000a08 <debug_send_status+0xc4>)
 800099c:	e000      	b.n	80009a0 <debug_send_status+0x5c>
 800099e:	4b1b      	ldr	r3, [pc, #108]	; (8000a0c <debug_send_status+0xc8>)
 80009a0:	f107 0018 	add.w	r0, r7, #24
 80009a4:	9308      	str	r3, [sp, #32]
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	9307      	str	r3, [sp, #28]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	9306      	str	r3, [sp, #24]
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	9305      	str	r3, [sp, #20]
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	9304      	str	r3, [sp, #16]
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	9303      	str	r3, [sp, #12]
 80009ba:	9602      	str	r6, [sp, #8]
 80009bc:	9501      	str	r5, [sp, #4]
 80009be:	9400      	str	r4, [sp, #0]
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	4a13      	ldr	r2, [pc, #76]	; (8000a10 <debug_send_status+0xcc>)
 80009c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c8:	f004 fb8a 	bl	80050e0 <sniprintf>

    send_uart_line(status_msg);
 80009cc:	f107 0318 	add.w	r3, r7, #24
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 f8d1 	bl	8000b78 <send_uart_line>
}
 80009d6:	bf00      	nop
 80009d8:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80009dc:	46bd      	mov	sp, r7
 80009de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009e0:	20000348 	.word	0x20000348
 80009e4:	20000d90 	.word	0x20000d90
 80009e8:	20000d00 	.word	0x20000d00
 80009ec:	20000d48 	.word	0x20000d48
 80009f0:	20000bdc 	.word	0x20000bdc
 80009f4:	08005c64 	.word	0x08005c64
 80009f8:	08005c6c 	.word	0x08005c6c
 80009fc:	20000be0 	.word	0x20000be0
 8000a00:	20000bec 	.word	0x20000bec
 8000a04:	40020c00 	.word	0x40020c00
 8000a08:	08005c74 	.word	0x08005c74
 8000a0c:	08005c78 	.word	0x08005c78
 8000a10:	08005c7c 	.word	0x08005c7c

08000a14 <buf_init>:

// Инициализация кольцевого буфера
static void buf_init(RingBuffer *buf) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    buf->head = 0;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
    buf->tail = 0;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
    buf->count = 0;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
    memset(buf->data, 0, sizeof(buf->data));
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f004 fb47 	bl	80050d0 <memset>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <buf_push>:

// Добавление символа в буфер
static bool buf_push(RingBuffer *buf, char c) {
 8000a4a:	b480      	push	{r7}
 8000a4c:	b083      	sub	sp, #12
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
 8000a52:	460b      	mov	r3, r1
 8000a54:	70fb      	strb	r3, [r7, #3]
    if (buf->count >= BUF_SIZE) {
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000a5c:	2bff      	cmp	r3, #255	; 0xff
 8000a5e:	d901      	bls.n	8000a64 <buf_push+0x1a>
        return false;
 8000a60:	2300      	movs	r3, #0
 8000a62:	e01c      	b.n	8000a9e <buf_push+0x54>
    }
    buf->data[buf->head] = c;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	78fa      	ldrb	r2, [r7, #3]
 8000a70:	545a      	strb	r2, [r3, r1]
    buf->head = (buf->head + 1) % BUF_SIZE;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000a78:	3301      	adds	r3, #1
 8000a7a:	425a      	negs	r2, r3
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	b2d2      	uxtb	r2, r2
 8000a80:	bf58      	it	pl
 8000a82:	4253      	negpl	r3, r2
 8000a84:	b29a      	uxth	r2, r3
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
    buf->count++;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000a92:	3301      	adds	r3, #1
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
    return true;
 8000a9c:	2301      	movs	r3, #1
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <buf_pop>:

// Извлечение символа из буфера
static bool buf_pop(RingBuffer *buf, char *c) {
 8000aaa:	b480      	push	{r7}
 8000aac:	b083      	sub	sp, #12
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	6078      	str	r0, [r7, #4]
 8000ab2:	6039      	str	r1, [r7, #0]
    if (buf->count == 0) {
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d101      	bne.n	8000ac2 <buf_pop+0x18>
        return false;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e01d      	b.n	8000afe <buf_pop+0x54>
    }
    *c = buf->data[buf->tail];
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 8000ac8:	461a      	mov	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	5c9a      	ldrb	r2, [r3, r2]
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	701a      	strb	r2, [r3, #0]
    buf->tail = (buf->tail + 1) % BUF_SIZE;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 8000ad8:	3301      	adds	r3, #1
 8000ada:	425a      	negs	r2, r3
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	b2d2      	uxtb	r2, r2
 8000ae0:	bf58      	it	pl
 8000ae2:	4253      	negpl	r3, r2
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
    buf->count--;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f8b3 3104 	ldrh.w	r3, [r3, #260]	; 0x104
 8000af2:	3b01      	subs	r3, #1
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
    return true;
 8000afc:	2301      	movs	r3, #1
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
	...

08000b0c <send_uart>:

// Отправка данных через UART (с проверкой состояния)
void send_uart(const char *buffer, size_t length) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	6039      	str	r1, [r7, #0]
    if (!uart_ready || length == 0) {
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <send_uart+0x60>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	f083 0301 	eor.w	r3, r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d11f      	bne.n	8000b64 <send_uart+0x58>
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d01c      	beq.n	8000b64 <send_uart+0x58>
        return;
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart6, (uint8_t*)buffer, length, 1000);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b32:	6879      	ldr	r1, [r7, #4]
 8000b34:	480e      	ldr	r0, [pc, #56]	; (8000b70 <send_uart+0x64>)
 8000b36:	f003 fa2e 	bl	8003f96 <HAL_UART_Transmit>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d010      	beq.n	8000b66 <send_uart+0x5a>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000b44:	2201      	movs	r2, #1
 8000b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b4a:	480a      	ldr	r0, [pc, #40]	; (8000b74 <send_uart+0x68>)
 8000b4c:	f001 fc6c 	bl	8002428 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 8000b50:	2064      	movs	r0, #100	; 0x64
 8000b52:	f001 f8dd 	bl	8001d10 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b5c:	4805      	ldr	r0, [pc, #20]	; (8000b74 <send_uart+0x68>)
 8000b5e:	f001 fc63 	bl	8002428 <HAL_GPIO_WritePin>
 8000b62:	e000      	b.n	8000b66 <send_uart+0x5a>
        return;
 8000b64:	bf00      	nop
    }
}
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000cf8 	.word	0x20000cf8
 8000b70:	20000d90 	.word	0x20000d90
 8000b74:	40020c00 	.word	0x40020c00

08000b78 <send_uart_line>:

// Отправка строки с переводом строки
void send_uart_line(const char *buffer) {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
    send_uart(buffer, strlen(buffer));
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f7ff fb35 	bl	80001f0 <strlen>
 8000b86:	4603      	mov	r3, r0
 8000b88:	4619      	mov	r1, r3
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff ffbe 	bl	8000b0c <send_uart>
    send_uart("\r\n", 2);
 8000b90:	2102      	movs	r1, #2
 8000b92:	4803      	ldr	r0, [pc, #12]	; (8000ba0 <send_uart_line+0x28>)
 8000b94:	f7ff ffba 	bl	8000b0c <send_uart>
}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	08005d64 	.word	0x08005d64

08000ba4 <calculate_arr_for_freq>:
    uart_ready = true;
}

// Расчет значения ARR для заданной частоты
// Формула: ARR = (SystemCoreClock) / (freq_hz * (Prescaler + 1)) - 1
uint32_t calculate_arr_for_freq(uint32_t freq_hz) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
    if (freq_hz == 0 || freq_hz > 10000) {
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d004      	beq.n	8000bbc <calculate_arr_for_freq+0x18>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	f242 7210 	movw	r2, #10000	; 0x2710
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d901      	bls.n	8000bc0 <calculate_arr_for_freq+0x1c>
        return 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e017      	b.n	8000bf0 <calculate_arr_for_freq+0x4c>

    // ТОЧНО как в рабочем коде:
    // SystemCoreClock = 180,000,000 Гц
    // Prescaler = 89 → тактовая частота = 180МГц / (89+1) = 2 МГц
    // ARR = 2,000,000 / freq_hz - 1
    uint32_t arr = 2000000 / freq_hz;
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <calculate_arr_for_freq+0x58>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc8:	60fb      	str	r3, [r7, #12]
    if (arr > 0) arr--;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d002      	beq.n	8000bd6 <calculate_arr_for_freq+0x32>
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	60fb      	str	r3, [r7, #12]

    if (arr < 2) arr = 2;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d801      	bhi.n	8000be0 <calculate_arr_for_freq+0x3c>
 8000bdc:	2302      	movs	r3, #2
 8000bde:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535;
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000be6:	d302      	bcc.n	8000bee <calculate_arr_for_freq+0x4a>
 8000be8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bec:	60fb      	str	r3, [r7, #12]

    return arr;
 8000bee:	68fb      	ldr	r3, [r7, #12]
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	001e8480 	.word	0x001e8480

08000c00 <start_track_playback>:

// Начало воспроизведения трека
void start_track_playback(uint32_t *notes_array, uint32_t *timings_array, uint32_t array_length) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
    track_position = 0;
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <start_track_playback+0x40>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
    current_track_notes = notes_array;
 8000c12:	4a0c      	ldr	r2, [pc, #48]	; (8000c44 <start_track_playback+0x44>)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	6013      	str	r3, [r2, #0]
    current_track_durations = timings_array;
 8000c18:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <start_track_playback+0x48>)
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	6013      	str	r3, [r2, #0]
    track_notes_count = array_length;
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	; (8000c4c <start_track_playback+0x4c>)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6013      	str	r3, [r2, #0]
    is_track_playing = true;
 8000c24:	4b0a      	ldr	r3, [pc, #40]	; (8000c50 <start_track_playback+0x50>)
 8000c26:	2201      	movs	r2, #1
 8000c28:	701a      	strb	r2, [r3, #0]
    current_duration = 0;  // Начнем сразу с первой ноты
 8000c2a:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <start_track_playback+0x54>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
    send_uart_line("Воспроизведение начато");
 8000c30:	4809      	ldr	r0, [pc, #36]	; (8000c58 <start_track_playback+0x58>)
 8000c32:	f7ff ffa1 	bl	8000b78 <send_uart_line>
}
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000be0 	.word	0x20000be0
 8000c44:	20000be4 	.word	0x20000be4
 8000c48:	20000be8 	.word	0x20000be8
 8000c4c:	20000bec 	.word	0x20000bec
 8000c50:	20000bdc 	.word	0x20000bdc
 8000c54:	20000bd8 	.word	0x20000bd8
 8000c58:	08005d68 	.word	0x08005d68

08000c5c <HAL_UART_RxCpltCallback>:

// Обработчик прерывания UART (прием)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart_instance) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
    if (huart_instance->Instance == USART6) {
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a12      	ldr	r2, [pc, #72]	; (8000cb4 <HAL_UART_RxCpltCallback+0x58>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d11e      	bne.n	8000cac <HAL_UART_RxCpltCallback+0x50>
        // Индикация получения данных
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8000c6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c72:	4811      	ldr	r0, [pc, #68]	; (8000cb8 <HAL_UART_RxCpltCallback+0x5c>)
 8000c74:	f001 fbf1 	bl	800245a <HAL_GPIO_TogglePin>

        // Сохраняем символ в буфер
        buf_push(&rx_buffer, (char)uart_rx_char);
 8000c78:	4b10      	ldr	r3, [pc, #64]	; (8000cbc <HAL_UART_RxCpltCallback+0x60>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4810      	ldr	r0, [pc, #64]	; (8000cc0 <HAL_UART_RxCpltCallback+0x64>)
 8000c80:	f7ff fee3 	bl	8000a4a <buf_push>

        // Для отладки: эхо-ответ
        if (!uart_tx_busy) {
 8000c84:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <HAL_UART_RxCpltCallback+0x68>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	f083 0301 	eor.w	r3, r3, #1
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d007      	beq.n	8000ca2 <HAL_UART_RxCpltCallback+0x46>
            uart_tx_busy = true;
 8000c92:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <HAL_UART_RxCpltCallback+0x68>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit_IT(&huart6, &uart_rx_char, 1);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4908      	ldr	r1, [pc, #32]	; (8000cbc <HAL_UART_RxCpltCallback+0x60>)
 8000c9c:	480a      	ldr	r0, [pc, #40]	; (8000cc8 <HAL_UART_RxCpltCallback+0x6c>)
 8000c9e:	f003 fa0c 	bl	80040ba <HAL_UART_Transmit_IT>
        }

        // Возобновляем прием
        HAL_UART_Receive_IT(&huart6, (uint8_t*)&uart_rx_char, 1);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4905      	ldr	r1, [pc, #20]	; (8000cbc <HAL_UART_RxCpltCallback+0x60>)
 8000ca6:	4808      	ldr	r0, [pc, #32]	; (8000cc8 <HAL_UART_RxCpltCallback+0x6c>)
 8000ca8:	f003 fa4c 	bl	8004144 <HAL_UART_Receive_IT>
    }
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40011400 	.word	0x40011400
 8000cb8:	40020c00 	.word	0x40020c00
 8000cbc:	20000cf6 	.word	0x20000cf6
 8000cc0:	20000bf0 	.word	0x20000bf0
 8000cc4:	20000cf7 	.word	0x20000cf7
 8000cc8:	20000d90 	.word	0x20000d90

08000ccc <HAL_UART_TxCpltCallback>:

// Обработчик прерывания UART (передача завершена)
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart_instance) {
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
    if (huart_instance->Instance == USART6) {
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <HAL_UART_TxCpltCallback+0x24>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d102      	bne.n	8000ce4 <HAL_UART_TxCpltCallback+0x18>
        uart_tx_busy = false;
 8000cde:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_UART_TxCpltCallback+0x28>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
    }
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	40011400 	.word	0x40011400
 8000cf4:	20000cf7 	.word	0x20000cf7

08000cf8 <HAL_TIM_PeriodElapsedCallback>:

// Обработчик прерывания таймера TIM6
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000cf8:	b480      	push	{r7}
 8000cfa:	b087      	sub	sp, #28
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a33      	ldr	r2, [pc, #204]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d15f      	bne.n	8000dca <HAL_TIM_PeriodElapsedCallback+0xd2>
        if (!is_track_playing) return;
 8000d0a:	4b33      	ldr	r3, [pc, #204]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	f083 0301 	eor.w	r3, r3, #1
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d157      	bne.n	8000dc8 <HAL_TIM_PeriodElapsedCallback+0xd0>

        if (current_duration > 0) {
 8000d18:	4b30      	ldr	r3, [pc, #192]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d005      	beq.n	8000d2c <HAL_TIM_PeriodElapsedCallback+0x34>
            current_duration--;
 8000d20:	4b2e      	ldr	r3, [pc, #184]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	3b01      	subs	r3, #1
 8000d26:	4a2d      	ldr	r2, [pc, #180]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000d28:	6013      	str	r3, [r2, #0]
            return;
 8000d2a:	e04e      	b.n	8000dca <HAL_TIM_PeriodElapsedCallback+0xd2>
        }

        if (track_position >= track_notes_count) {
 8000d2c:	4b2c      	ldr	r3, [pc, #176]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4b2c      	ldr	r3, [pc, #176]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d307      	bcc.n	8000d48 <HAL_TIM_PeriodElapsedCallback+0x50>
            is_track_playing = false;
 8000d38:	4b27      	ldr	r3, [pc, #156]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000d3e:	4b2a      	ldr	r3, [pc, #168]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2200      	movs	r2, #0
 8000d44:	635a      	str	r2, [r3, #52]	; 0x34
            return;
 8000d46:	e040      	b.n	8000dca <HAL_TIM_PeriodElapsedCallback+0xd2>
        }

        uint32_t note_freq = current_track_notes[track_position];
 8000d48:	4b28      	ldr	r3, [pc, #160]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b24      	ldr	r3, [pc, #144]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	4413      	add	r3, r2
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	617b      	str	r3, [r7, #20]
        uint32_t note_duration = current_track_durations[track_position];
 8000d58:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	4413      	add	r3, r2
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	613b      	str	r3, [r7, #16]

        current_duration = note_duration;
 8000d68:	4a1c      	ldr	r2, [pc, #112]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	6013      	str	r3, [r2, #0]

        if (note_freq == 0) {
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d104      	bne.n	8000d7e <HAL_TIM_PeriodElapsedCallback+0x86>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000d74:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	635a      	str	r2, [r3, #52]	; 0x34
 8000d7c:	e01e      	b.n	8000dbc <HAL_TIM_PeriodElapsedCallback+0xc4>
        } else {
            // ПРОСТОЙ РАСЧЕТ КАК В РАБОЧЕМ КОДЕ
            uint32_t arr_value = 2000000 / note_freq - 1;
 8000d7e:	4a1d      	ldr	r2, [pc, #116]	; (8000df4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d86:	3b01      	subs	r3, #1
 8000d88:	60fb      	str	r3, [r7, #12]
            if (arr_value > 100 && arr_value < 65535) {
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	2b64      	cmp	r3, #100	; 0x64
 8000d8e:	d911      	bls.n	8000db4 <HAL_TIM_PeriodElapsedCallback+0xbc>
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d80c      	bhi.n	8000db4 <HAL_TIM_PeriodElapsedCallback+0xbc>
                __HAL_TIM_SET_AUTORELOAD(&htim1, arr_value);
 8000d9a:	4b13      	ldr	r3, [pc, #76]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000da2:	4a11      	ldr	r2, [pc, #68]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	60d3      	str	r3, [r2, #12]
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, arr_value / 2);
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	0852      	lsrs	r2, r2, #1
 8000db0:	635a      	str	r2, [r3, #52]	; 0x34
 8000db2:	e003      	b.n	8000dbc <HAL_TIM_PeriodElapsedCallback+0xc4>
            } else {
                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2200      	movs	r2, #0
 8000dba:	635a      	str	r2, [r3, #52]	; 0x34
            }
        }

        track_position++;
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	e000      	b.n	8000dca <HAL_TIM_PeriodElapsedCallback+0xd2>
        if (!is_track_playing) return;
 8000dc8:	bf00      	nop
    }
}
 8000dca:	371c      	adds	r7, #28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	40001000 	.word	0x40001000
 8000dd8:	20000bdc 	.word	0x20000bdc
 8000ddc:	20000bd8 	.word	0x20000bd8
 8000de0:	20000be0 	.word	0x20000be0
 8000de4:	20000bec 	.word	0x20000bec
 8000de8:	20000d00 	.word	0x20000d00
 8000dec:	20000be4 	.word	0x20000be4
 8000df0:	20000be8 	.word	0x20000be8
 8000df4:	001e8480 	.word	0x001e8480

08000df8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	f6ad 2d88 	subw	sp, sp, #2696	; 0xa88
 8000dfe:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e00:	f000 ff14 	bl	8001c2c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e04:	f000 fbe4 	bl	80015d0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e08:	f7ff fbcc 	bl	80005a4 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000e0c:	f000 fe6a 	bl	8001ae4 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8000e10:	f000 fd1a 	bl	8001848 <MX_TIM1_Init>
  MX_TIM6_Init();
 8000e14:	f000 fdb8 	bl	8001988 <MX_TIM6_Init>

  /* USER CODE BEGIN 2 */
  // 1. Простая инициализация
  buf_init(&rx_buffer);
 8000e18:	48d7      	ldr	r0, [pc, #860]	; (8001178 <main+0x380>)
 8000e1a:	f7ff fdfb 	bl	8000a14 <buf_init>
  is_track_playing = false;
 8000e1e:	4bd7      	ldr	r3, [pc, #860]	; (800117c <main+0x384>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
  custom_track_length = 0;
 8000e24:	4bd6      	ldr	r3, [pc, #856]	; (8001180 <main+0x388>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]

  // 2. Светодиоды
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e30:	48d4      	ldr	r0, [pc, #848]	; (8001184 <main+0x38c>)
 8000e32:	f001 faf9 	bl	8002428 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e36:	2201      	movs	r2, #1
 8000e38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e3c:	48d1      	ldr	r0, [pc, #836]	; (8001184 <main+0x38c>)
 8000e3e:	f001 faf3 	bl	8002428 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e48:	48ce      	ldr	r0, [pc, #824]	; (8001184 <main+0x38c>)
 8000e4a:	f001 faed 	bl	8002428 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000e4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e52:	f000 ff5d 	bl	8001d10 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e5c:	48c9      	ldr	r0, [pc, #804]	; (8001184 <main+0x38c>)
 8000e5e:	f001 fae3 	bl	8002428 <HAL_GPIO_WritePin>

  // 3. Запуск таймеров КАК В РАБОЧЕМ КОДЕ
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000e62:	2100      	movs	r1, #0
 8000e64:	48c8      	ldr	r0, [pc, #800]	; (8001188 <main+0x390>)
 8000e66:	f002 f8d5 	bl	8003014 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8000e6a:	48c8      	ldr	r0, [pc, #800]	; (800118c <main+0x394>)
 8000e6c:	f002 f808 	bl	8002e80 <HAL_TIM_Base_Start_IT>

  // 4. Установите начальное значение PWM в 0
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000e70:	4bc5      	ldr	r3, [pc, #788]	; (8001188 <main+0x390>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2200      	movs	r2, #0
 8000e76:	635a      	str	r2, [r3, #52]	; 0x34

  // 5. Активация UART
  HAL_UART_Receive_IT(&huart6, (uint8_t*)&uart_rx_char, 1);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	49c5      	ldr	r1, [pc, #788]	; (8001190 <main+0x398>)
 8000e7c:	48c5      	ldr	r0, [pc, #788]	; (8001194 <main+0x39c>)
 8000e7e:	f003 f961 	bl	8004144 <HAL_UART_Receive_IT>
  uart_ready = true;
 8000e82:	4bc5      	ldr	r3, [pc, #788]	; (8001198 <main+0x3a0>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]

  // 6. Приветственное сообщение
  HAL_UART_Transmit(&huart6, (uint8_t*)"\r\nМузыкальная шкатулка\r\n", 25, 100);
 8000e88:	2364      	movs	r3, #100	; 0x64
 8000e8a:	2219      	movs	r2, #25
 8000e8c:	49c3      	ldr	r1, [pc, #780]	; (800119c <main+0x3a4>)
 8000e8e:	48c1      	ldr	r0, [pc, #772]	; (8001194 <main+0x39c>)
 8000e90:	f003 f881 	bl	8003f96 <HAL_UART_Transmit>

  // 7. Тестовый звук - КОРОТКИЙ и ПРОСТОЙ
  uint32_t test_arr = (2000000 / 440) - 1;  // 440 Гц
 8000e94:	f44f 538e 	mov.w	r3, #4544	; 0x11c0
 8000e98:	f8c7 3a64 	str.w	r3, [r7, #2660]	; 0xa64
  __HAL_TIM_SET_AUTORELOAD(&htim1, test_arr);
 8000e9c:	4bba      	ldr	r3, [pc, #744]	; (8001188 <main+0x390>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 8000ea4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ea6:	4ab8      	ldr	r2, [pc, #736]	; (8001188 <main+0x390>)
 8000ea8:	f8d7 3a64 	ldr.w	r3, [r7, #2660]	; 0xa64
 8000eac:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, test_arr / 2);
 8000eae:	4bb6      	ldr	r3, [pc, #728]	; (8001188 <main+0x390>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f8d7 2a64 	ldr.w	r2, [r7, #2660]	; 0xa64
 8000eb6:	0852      	lsrs	r2, r2, #1
 8000eb8:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_Delay(200);
 8000eba:	20c8      	movs	r0, #200	; 0xc8
 8000ebc:	f000 ff28 	bl	8001d10 <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000ec0:	4bb1      	ldr	r3, [pc, #708]	; (8001188 <main+0x390>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	635a      	str	r2, [r3, #52]	; 0x34

  // 8. Вывод меню
  send_uart_line("Команды: 1-4 мелодии, ? меню");
 8000ec8:	48b5      	ldr	r0, [pc, #724]	; (80011a0 <main+0x3a8>)
 8000eca:	f7ff fe55 	bl	8000b78 <send_uart_line>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t loop_counter = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f8c7 3a7c 	str.w	r3, [r7, #2684]	; 0xa7c

  while (1)
  {
    loop_counter++;
 8000ed4:	f8d7 3a7c 	ldr.w	r3, [r7, #2684]	; 0xa7c
 8000ed8:	3301      	adds	r3, #1
 8000eda:	f8c7 3a7c 	str.w	r3, [r7, #2684]	; 0xa7c

    // Мигаем основным светодиодом (система работает)
    if (loop_counter % 100 == 0) {
 8000ede:	f8d7 2a7c 	ldr.w	r2, [r7, #2684]	; 0xa7c
 8000ee2:	4bb0      	ldr	r3, [pc, #704]	; (80011a4 <main+0x3ac>)
 8000ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8000ee8:	095b      	lsrs	r3, r3, #5
 8000eea:	2164      	movs	r1, #100	; 0x64
 8000eec:	fb01 f303 	mul.w	r3, r1, r3
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d104      	bne.n	8000f00 <main+0x108>
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000ef6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000efa:	48a2      	ldr	r0, [pc, #648]	; (8001184 <main+0x38c>)
 8000efc:	f001 faad 	bl	800245a <HAL_GPIO_TogglePin>
    }

    // Обрабатываем команды из UART
    char received_char;
    if (buf_pop(&rx_buffer, &received_char)) {
 8000f00:	f607 2362 	addw	r3, r7, #2658	; 0xa62
 8000f04:	4619      	mov	r1, r3
 8000f06:	489c      	ldr	r0, [pc, #624]	; (8001178 <main+0x380>)
 8000f08:	f7ff fdcf 	bl	8000aaa <buf_pop>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f000 8355 	beq.w	80015be <main+0x7c6>

      // Преобразуем в нижний регистр для удобства
      if (received_char >= 'A' && received_char <= 'Z') {
 8000f14:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8000f18:	2b40      	cmp	r3, #64	; 0x40
 8000f1a:	d909      	bls.n	8000f30 <main+0x138>
 8000f1c:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8000f20:	2b5a      	cmp	r3, #90	; 0x5a
 8000f22:	d805      	bhi.n	8000f30 <main+0x138>
        received_char = received_char + ('a' - 'A');
 8000f24:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8000f28:	3320      	adds	r3, #32
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	f887 3a62 	strb.w	r3, [r7, #2658]	; 0xa62

      // Отладка: что получили
      char debug_rx[32];
      snprintf(debug_rx, sizeof(debug_rx),
               "[CMD] Получено: '%c' (0x%02X)",
               (received_char >= 32 && received_char <= 126) ? received_char : '.',
 8000f30:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
      snprintf(debug_rx, sizeof(debug_rx),
 8000f34:	2b1f      	cmp	r3, #31
 8000f36:	d906      	bls.n	8000f46 <main+0x14e>
               (received_char >= 32 && received_char <= 126) ? received_char : '.',
 8000f38:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8000f3c:	2b7e      	cmp	r3, #126	; 0x7e
 8000f3e:	d802      	bhi.n	8000f46 <main+0x14e>
      snprintf(debug_rx, sizeof(debug_rx),
 8000f40:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8000f44:	e000      	b.n	8000f48 <main+0x150>
 8000f46:	232e      	movs	r3, #46	; 0x2e
 8000f48:	f897 2a62 	ldrb.w	r2, [r7, #2658]	; 0xa62
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	9200      	str	r2, [sp, #0]
 8000f50:	4a95      	ldr	r2, [pc, #596]	; (80011a8 <main+0x3b0>)
 8000f52:	2120      	movs	r1, #32
 8000f54:	f004 f8c4 	bl	80050e0 <sniprintf>
               received_char);
      send_uart_line(debug_rx);
 8000f58:	463b      	mov	r3, r7
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff fe0c 	bl	8000b78 <send_uart_line>

      // Обрабатываем команду
      switch (received_char) {
 8000f60:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8000f64:	3b0a      	subs	r3, #10
 8000f66:	2b6e      	cmp	r3, #110	; 0x6e
 8000f68:	f200 8308 	bhi.w	800157c <main+0x784>
 8000f6c:	a201      	add	r2, pc, #4	; (adr r2, 8000f74 <main+0x17c>)
 8000f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f72:	bf00      	nop
 8000f74:	080015b9 	.word	0x080015b9
 8000f78:	0800157d 	.word	0x0800157d
 8000f7c:	0800157d 	.word	0x0800157d
 8000f80:	080015b9 	.word	0x080015b9
 8000f84:	0800157d 	.word	0x0800157d
 8000f88:	0800157d 	.word	0x0800157d
 8000f8c:	0800157d 	.word	0x0800157d
 8000f90:	0800157d 	.word	0x0800157d
 8000f94:	0800157d 	.word	0x0800157d
 8000f98:	0800157d 	.word	0x0800157d
 8000f9c:	0800157d 	.word	0x0800157d
 8000fa0:	0800157d 	.word	0x0800157d
 8000fa4:	0800157d 	.word	0x0800157d
 8000fa8:	0800157d 	.word	0x0800157d
 8000fac:	0800157d 	.word	0x0800157d
 8000fb0:	0800157d 	.word	0x0800157d
 8000fb4:	0800157d 	.word	0x0800157d
 8000fb8:	0800157d 	.word	0x0800157d
 8000fbc:	0800157d 	.word	0x0800157d
 8000fc0:	0800157d 	.word	0x0800157d
 8000fc4:	0800157d 	.word	0x0800157d
 8000fc8:	0800157d 	.word	0x0800157d
 8000fcc:	0800157d 	.word	0x0800157d
 8000fd0:	0800157d 	.word	0x0800157d
 8000fd4:	0800157d 	.word	0x0800157d
 8000fd8:	0800157d 	.word	0x0800157d
 8000fdc:	0800157d 	.word	0x0800157d
 8000fe0:	0800157d 	.word	0x0800157d
 8000fe4:	0800157d 	.word	0x0800157d
 8000fe8:	0800157d 	.word	0x0800157d
 8000fec:	0800157d 	.word	0x0800157d
 8000ff0:	0800157d 	.word	0x0800157d
 8000ff4:	0800157d 	.word	0x0800157d
 8000ff8:	0800157d 	.word	0x0800157d
 8000ffc:	0800157d 	.word	0x0800157d
 8001000:	0800157d 	.word	0x0800157d
 8001004:	0800157d 	.word	0x0800157d
 8001008:	0800157d 	.word	0x0800157d
 800100c:	0800157d 	.word	0x0800157d
 8001010:	08001131 	.word	0x08001131
 8001014:	08001143 	.word	0x08001143
 8001018:	08001155 	.word	0x08001155
 800101c:	08001167 	.word	0x08001167
 8001020:	080011dd 	.word	0x080011dd
 8001024:	0800157d 	.word	0x0800157d
 8001028:	0800157d 	.word	0x0800157d
 800102c:	0800157d 	.word	0x0800157d
 8001030:	0800157d 	.word	0x0800157d
 8001034:	0800157d 	.word	0x0800157d
 8001038:	0800157d 	.word	0x0800157d
 800103c:	0800157d 	.word	0x0800157d
 8001040:	0800157d 	.word	0x0800157d
 8001044:	0800157d 	.word	0x0800157d
 8001048:	080014e7 	.word	0x080014e7
 800104c:	0800157d 	.word	0x0800157d
 8001050:	0800157d 	.word	0x0800157d
 8001054:	0800157d 	.word	0x0800157d
 8001058:	0800157d 	.word	0x0800157d
 800105c:	0800157d 	.word	0x0800157d
 8001060:	0800157d 	.word	0x0800157d
 8001064:	0800157d 	.word	0x0800157d
 8001068:	0800157d 	.word	0x0800157d
 800106c:	0800157d 	.word	0x0800157d
 8001070:	0800157d 	.word	0x0800157d
 8001074:	0800157d 	.word	0x0800157d
 8001078:	0800157d 	.word	0x0800157d
 800107c:	0800157d 	.word	0x0800157d
 8001080:	0800157d 	.word	0x0800157d
 8001084:	0800157d 	.word	0x0800157d
 8001088:	0800157d 	.word	0x0800157d
 800108c:	0800157d 	.word	0x0800157d
 8001090:	0800157d 	.word	0x0800157d
 8001094:	0800157d 	.word	0x0800157d
 8001098:	0800157d 	.word	0x0800157d
 800109c:	0800121b 	.word	0x0800121b
 80010a0:	0800157d 	.word	0x0800157d
 80010a4:	0800157d 	.word	0x0800157d
 80010a8:	0800157d 	.word	0x0800157d
 80010ac:	0800157d 	.word	0x0800157d
 80010b0:	0800157d 	.word	0x0800157d
 80010b4:	0800157d 	.word	0x0800157d
 80010b8:	0800157d 	.word	0x0800157d
 80010bc:	0800157d 	.word	0x0800157d
 80010c0:	0800157d 	.word	0x0800157d
 80010c4:	0800157d 	.word	0x0800157d
 80010c8:	0800157d 	.word	0x0800157d
 80010cc:	0800157d 	.word	0x0800157d
 80010d0:	0800157d 	.word	0x0800157d
 80010d4:	0800157d 	.word	0x0800157d
 80010d8:	0800120f 	.word	0x0800120f
 80010dc:	08001209 	.word	0x08001209
 80010e0:	0800127d 	.word	0x0800127d
 80010e4:	0800157d 	.word	0x0800157d
 80010e8:	0800157d 	.word	0x0800157d
 80010ec:	0800157d 	.word	0x0800157d
 80010f0:	0800157d 	.word	0x0800157d
 80010f4:	0800157d 	.word	0x0800157d
 80010f8:	0800157d 	.word	0x0800157d
 80010fc:	0800157d 	.word	0x0800157d
 8001100:	0800157d 	.word	0x0800157d
 8001104:	0800157d 	.word	0x0800157d
 8001108:	0800157d 	.word	0x0800157d
 800110c:	0800157d 	.word	0x0800157d
 8001110:	0800157d 	.word	0x0800157d
 8001114:	0800157d 	.word	0x0800157d
 8001118:	0800157d 	.word	0x0800157d
 800111c:	08001215 	.word	0x08001215
 8001120:	0800157d 	.word	0x0800157d
 8001124:	0800157d 	.word	0x0800157d
 8001128:	0800157d 	.word	0x0800157d
 800112c:	080014c5 	.word	0x080014c5
        case '1':
          send_uart_line("Воспроизведение: Stairway to Heaven");
 8001130:	481e      	ldr	r0, [pc, #120]	; (80011ac <main+0x3b4>)
 8001132:	f7ff fd21 	bl	8000b78 <send_uart_line>
          start_track_playback(stairway_melody, stairway_delays,
 8001136:	2210      	movs	r2, #16
 8001138:	491d      	ldr	r1, [pc, #116]	; (80011b0 <main+0x3b8>)
 800113a:	481e      	ldr	r0, [pc, #120]	; (80011b4 <main+0x3bc>)
 800113c:	f7ff fd60 	bl	8000c00 <start_track_playback>
                             sizeof(stairway_melody) / sizeof(uint32_t));
          break;
 8001140:	e23d      	b.n	80015be <main+0x7c6>

        case '2':
          send_uart_line("Воспроизведение: Be Quiet and Drive");
 8001142:	481d      	ldr	r0, [pc, #116]	; (80011b8 <main+0x3c0>)
 8001144:	f7ff fd18 	bl	8000b78 <send_uart_line>
          start_track_playback(ssshhhiiittt_melody, ssshhhiiittt_delays,
 8001148:	221e      	movs	r2, #30
 800114a:	491c      	ldr	r1, [pc, #112]	; (80011bc <main+0x3c4>)
 800114c:	481c      	ldr	r0, [pc, #112]	; (80011c0 <main+0x3c8>)
 800114e:	f7ff fd57 	bl	8000c00 <start_track_playback>
                             sizeof(ssshhhiiittt_melody) / sizeof(uint32_t));
          break;
 8001152:	e234      	b.n	80015be <main+0x7c6>

        case '3':
          send_uart_line("Воспроизведение: Duvet");
 8001154:	481b      	ldr	r0, [pc, #108]	; (80011c4 <main+0x3cc>)
 8001156:	f7ff fd0f 	bl	8000b78 <send_uart_line>
          start_track_playback(duvet_melody, duvet_delays,
 800115a:	221b      	movs	r2, #27
 800115c:	491a      	ldr	r1, [pc, #104]	; (80011c8 <main+0x3d0>)
 800115e:	481b      	ldr	r0, [pc, #108]	; (80011cc <main+0x3d4>)
 8001160:	f7ff fd4e 	bl	8000c00 <start_track_playback>
                             sizeof(duvet_melody) / sizeof(uint32_t));
          break;
 8001164:	e22b      	b.n	80015be <main+0x7c6>

        case '4':
          send_uart_line("Воспроизведение: No Surprises");
 8001166:	481a      	ldr	r0, [pc, #104]	; (80011d0 <main+0x3d8>)
 8001168:	f7ff fd06 	bl	8000b78 <send_uart_line>
          start_track_playback(radiohead_melody, radiohead_delays,
 800116c:	2220      	movs	r2, #32
 800116e:	4919      	ldr	r1, [pc, #100]	; (80011d4 <main+0x3dc>)
 8001170:	4819      	ldr	r0, [pc, #100]	; (80011d8 <main+0x3e0>)
 8001172:	f7ff fd45 	bl	8000c00 <start_track_playback>
                             sizeof(radiohead_melody) / sizeof(uint32_t));
          break;
 8001176:	e222      	b.n	80015be <main+0x7c6>
 8001178:	20000bf0 	.word	0x20000bf0
 800117c:	20000bdc 	.word	0x20000bdc
 8001180:	20000bd4 	.word	0x20000bd4
 8001184:	40020c00 	.word	0x40020c00
 8001188:	20000d00 	.word	0x20000d00
 800118c:	20000d48 	.word	0x20000d48
 8001190:	20000cf6 	.word	0x20000cf6
 8001194:	20000d90 	.word	0x20000d90
 8001198:	20000cf8 	.word	0x20000cf8
 800119c:	08005d94 	.word	0x08005d94
 80011a0:	08005dc0 	.word	0x08005dc0
 80011a4:	51eb851f 	.word	0x51eb851f
 80011a8:	08005df0 	.word	0x08005df0
 80011ac:	08005e18 	.word	0x08005e18
 80011b0:	20000040 	.word	0x20000040
 80011b4:	20000000 	.word	0x20000000
 80011b8:	08005e4c 	.word	0x08005e4c
 80011bc:	200000f8 	.word	0x200000f8
 80011c0:	20000080 	.word	0x20000080
 80011c4:	08005e80 	.word	0x08005e80
 80011c8:	200001dc 	.word	0x200001dc
 80011cc:	20000170 	.word	0x20000170
 80011d0:	08005ea8 	.word	0x08005ea8
 80011d4:	200002c8 	.word	0x200002c8
 80011d8:	20000248 	.word	0x20000248

        case '5':
          if (custom_track_length > 0) {
 80011dc:	4bcb      	ldr	r3, [pc, #812]	; (800150c <main+0x714>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00a      	beq.n	80011fa <main+0x402>
            send_uart_line("Воспроизведение пользовательской мелодии");
 80011e4:	48ca      	ldr	r0, [pc, #808]	; (8001510 <main+0x718>)
 80011e6:	f7ff fcc7 	bl	8000b78 <send_uart_line>
            start_track_playback(custom_track_data, custom_track_timing, custom_track_length);
 80011ea:	4bc8      	ldr	r3, [pc, #800]	; (800150c <main+0x714>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	461a      	mov	r2, r3
 80011f0:	49c8      	ldr	r1, [pc, #800]	; (8001514 <main+0x71c>)
 80011f2:	48c9      	ldr	r0, [pc, #804]	; (8001518 <main+0x720>)
 80011f4:	f7ff fd04 	bl	8000c00 <start_track_playback>
          } else {
            send_uart_line("Пользовательская мелодия не создана!");
            send_uart_line("Используйте команду 'e' для создания мелодии");
          }
          break;
 80011f8:	e1e1      	b.n	80015be <main+0x7c6>
            send_uart_line("Пользовательская мелодия не создана!");
 80011fa:	48c8      	ldr	r0, [pc, #800]	; (800151c <main+0x724>)
 80011fc:	f7ff fcbc 	bl	8000b78 <send_uart_line>
            send_uart_line("Используйте команду 'e' для создания мелодии");
 8001200:	48c7      	ldr	r0, [pc, #796]	; (8001520 <main+0x728>)
 8001202:	f7ff fcb9 	bl	8000b78 <send_uart_line>
          break;
 8001206:	e1da      	b.n	80015be <main+0x7c6>

        case 'd':  // Команда отладки
          debug_send_status();
 8001208:	f7ff fb9c 	bl	8000944 <debug_send_status>
          break;
 800120c:	e1d7      	b.n	80015be <main+0x7c6>

        case 'c':  // Проверка конфигурации
          check_tim_config();
 800120e:	f7ff fb49 	bl	80008a4 <check_tim_config>
          break;
 8001212:	e1d4      	b.n	80015be <main+0x7c6>

        case 't':  // Простой тест звука
          simple_sound_test();
 8001214:	f7ff fa64 	bl	80006e0 <simple_sound_test>
          break;
 8001218:	e1d1      	b.n	80015be <main+0x7c6>

        case 'T':  // Расширенный тест звука
          send_uart_line("=== РАСШИРЕННЫЙ ТЕСТ ЗВУКА ===");
 800121a:	48c2      	ldr	r0, [pc, #776]	; (8001524 <main+0x72c>)
 800121c:	f7ff fcac 	bl	8000b78 <send_uart_line>
          test_sound(262, 300);   // C4
 8001220:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001224:	f44f 7083 	mov.w	r0, #262	; 0x106
 8001228:	f7ff fae8 	bl	80007fc <test_sound>
          test_sound(330, 300);   // E4
 800122c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001230:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8001234:	f7ff fae2 	bl	80007fc <test_sound>
          test_sound(392, 300);   // G4
 8001238:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800123c:	f44f 70c4 	mov.w	r0, #392	; 0x188
 8001240:	f7ff fadc 	bl	80007fc <test_sound>
          test_sound(523, 300);   // C5
 8001244:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001248:	f240 200b 	movw	r0, #523	; 0x20b
 800124c:	f7ff fad6 	bl	80007fc <test_sound>
          test_sound(659, 300);   // E5
 8001250:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001254:	f240 2093 	movw	r0, #659	; 0x293
 8001258:	f7ff fad0 	bl	80007fc <test_sound>
          test_sound(784, 300);   // G5
 800125c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001260:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001264:	f7ff faca 	bl	80007fc <test_sound>
          test_sound(1047, 300);  // C6
 8001268:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800126c:	f240 4017 	movw	r0, #1047	; 0x417
 8001270:	f7ff fac4 	bl	80007fc <test_sound>
          send_uart_line("Расширенный тест завершен");
 8001274:	48ac      	ldr	r0, [pc, #688]	; (8001528 <main+0x730>)
 8001276:	f7ff fc7f 	bl	8000b78 <send_uart_line>
          break;
 800127a:	e1a0      	b.n	80015be <main+0x7c6>

        case 'e': {
          send_uart_line("=== РЕДАКТОР МЕЛОДИЙ ===");
 800127c:	48ab      	ldr	r0, [pc, #684]	; (800152c <main+0x734>)
 800127e:	f7ff fc7b 	bl	8000b78 <send_uart_line>
          send_uart_line("Формат: ЧАСТОТА,ДЛИТЕЛЬНОСТЬ");
 8001282:	48ab      	ldr	r0, [pc, #684]	; (8001530 <main+0x738>)
 8001284:	f7ff fc78 	bl	8000b78 <send_uart_line>
          send_uart_line("Пример: 440,500 (нота ЛЯ 440Гц на 500мс)");
 8001288:	48aa      	ldr	r0, [pc, #680]	; (8001534 <main+0x73c>)
 800128a:	f7ff fc75 	bl	8000b78 <send_uart_line>
          send_uart_line("0,500 (пауза 500мс)");
 800128e:	48aa      	ldr	r0, [pc, #680]	; (8001538 <main+0x740>)
 8001290:	f7ff fc72 	bl	8000b78 <send_uart_line>
          send_uart_line("Команды:");
 8001294:	48a9      	ldr	r0, [pc, #676]	; (800153c <main+0x744>)
 8001296:	f7ff fc6f 	bl	8000b78 <send_uart_line>
          send_uart_line("  s - сохранить мелодию");
 800129a:	48a9      	ldr	r0, [pc, #676]	; (8001540 <main+0x748>)
 800129c:	f7ff fc6c 	bl	8000b78 <send_uart_line>
          send_uart_line("  q - выйти без сохранения");
 80012a0:	48a8      	ldr	r0, [pc, #672]	; (8001544 <main+0x74c>)
 80012a2:	f7ff fc69 	bl	8000b78 <send_uart_line>
          send_uart_line("=========================");
 80012a6:	48a8      	ldr	r0, [pc, #672]	; (8001548 <main+0x750>)
 80012a8:	f7ff fc66 	bl	8000b78 <send_uart_line>

          uint32_t temp_notes[256];
          uint32_t temp_timings[256];
          uint32_t note_count = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	f8c7 3a78 	str.w	r3, [r7, #2680]	; 0xa78
          uint32_t current_note = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
          uint32_t current_delay = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
          bool reading_note = true;
 80012be:	2301      	movs	r3, #1
 80012c0:	f887 3a6f 	strb.w	r3, [r7, #2671]	; 0xa6f
          bool editor_active = true;
 80012c4:	2301      	movs	r3, #1
 80012c6:	f887 3a63 	strb.w	r3, [r7, #2659]	; 0xa63

          while (editor_active) {
 80012ca:	e0e4      	b.n	8001496 <main+0x69e>
            char input_char;
            if (buf_pop(&rx_buffer, &input_char)) {
 80012cc:	f607 2361 	addw	r3, r7, #2657	; 0xa61
 80012d0:	4619      	mov	r1, r3
 80012d2:	489e      	ldr	r0, [pc, #632]	; (800154c <main+0x754>)
 80012d4:	f7ff fbe9 	bl	8000aaa <buf_pop>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	f000 80d8 	beq.w	8001490 <main+0x698>

              if (input_char == 'q') {
 80012e0:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 80012e4:	2b71      	cmp	r3, #113	; 0x71
 80012e6:	d106      	bne.n	80012f6 <main+0x4fe>
                send_uart_line("Выход из редактора без сохранения");
 80012e8:	4899      	ldr	r0, [pc, #612]	; (8001550 <main+0x758>)
 80012ea:	f7ff fc45 	bl	8000b78 <send_uart_line>
                editor_active = false;
 80012ee:	2300      	movs	r3, #0
 80012f0:	f887 3a63 	strb.w	r3, [r7, #2659]	; 0xa63
                break;
 80012f4:	e0d4      	b.n	80014a0 <main+0x6a8>
              } else if (input_char == 's') {
 80012f6:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 80012fa:	2b73      	cmp	r3, #115	; 0x73
 80012fc:	d145      	bne.n	800138a <main+0x592>
                if (note_count > 0) {
 80012fe:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 8001302:	2b00      	cmp	r3, #0
 8001304:	d03a      	beq.n	800137c <main+0x584>
                  custom_track_length = note_count;
 8001306:	4a81      	ldr	r2, [pc, #516]	; (800150c <main+0x714>)
 8001308:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 800130c:	6013      	str	r3, [r2, #0]
                  for (uint32_t i = 0; i < note_count; i++) {
 800130e:	2300      	movs	r3, #0
 8001310:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
 8001314:	e01e      	b.n	8001354 <main+0x55c>
                    custom_track_data[i] = temp_notes[i];
 8001316:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 800131a:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 800131e:	f8d7 2a68 	ldr.w	r2, [r7, #2664]	; 0xa68
 8001322:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001326:	497c      	ldr	r1, [pc, #496]	; (8001518 <main+0x720>)
 8001328:	f8d7 3a68 	ldr.w	r3, [r7, #2664]	; 0xa68
 800132c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    custom_track_timing[i] = temp_timings[i];
 8001330:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 8001334:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001338:	f8d7 2a68 	ldr.w	r2, [r7, #2664]	; 0xa68
 800133c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001340:	4974      	ldr	r1, [pc, #464]	; (8001514 <main+0x71c>)
 8001342:	f8d7 3a68 	ldr.w	r3, [r7, #2664]	; 0xa68
 8001346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  for (uint32_t i = 0; i < note_count; i++) {
 800134a:	f8d7 3a68 	ldr.w	r3, [r7, #2664]	; 0xa68
 800134e:	3301      	adds	r3, #1
 8001350:	f8c7 3a68 	str.w	r3, [r7, #2664]	; 0xa68
 8001354:	f8d7 2a68 	ldr.w	r2, [r7, #2664]	; 0xa68
 8001358:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 800135c:	429a      	cmp	r2, r3
 800135e:	d3da      	bcc.n	8001316 <main+0x51e>
                  }
                  char msg[64];
                  snprintf(msg, sizeof(msg), "Мелодия сохранена! Записей: %lu", note_count);
 8001360:	f107 0020 	add.w	r0, r7, #32
 8001364:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 8001368:	4a7a      	ldr	r2, [pc, #488]	; (8001554 <main+0x75c>)
 800136a:	2140      	movs	r1, #64	; 0x40
 800136c:	f003 feb8 	bl	80050e0 <sniprintf>
                  send_uart_line(msg);
 8001370:	f107 0320 	add.w	r3, r7, #32
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fbff 	bl	8000b78 <send_uart_line>
 800137a:	e002      	b.n	8001382 <main+0x58a>
                } else {
                  send_uart_line("Мелодия пустая! Нечего сохранять.");
 800137c:	4876      	ldr	r0, [pc, #472]	; (8001558 <main+0x760>)
 800137e:	f7ff fbfb 	bl	8000b78 <send_uart_line>
                }
                editor_active = false;
 8001382:	2300      	movs	r3, #0
 8001384:	f887 3a63 	strb.w	r3, [r7, #2659]	; 0xa63
                break;
 8001388:	e08a      	b.n	80014a0 <main+0x6a8>
              } else if (input_char == ',') {
 800138a:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 800138e:	2b2c      	cmp	r3, #44	; 0x2c
 8001390:	d103      	bne.n	800139a <main+0x5a2>
                reading_note = false;
 8001392:	2300      	movs	r3, #0
 8001394:	f887 3a6f 	strb.w	r3, [r7, #2671]	; 0xa6f
 8001398:	e07a      	b.n	8001490 <main+0x698>
              } else if (input_char == '\r' || input_char == '\n') {
 800139a:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 800139e:	2b0d      	cmp	r3, #13
 80013a0:	d003      	beq.n	80013aa <main+0x5b2>
 80013a2:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 80013a6:	2b0a      	cmp	r3, #10
 80013a8:	d149      	bne.n	800143e <main+0x646>
                if (note_count < 256) {
 80013aa:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 80013ae:	2bff      	cmp	r3, #255	; 0xff
 80013b0:	d86e      	bhi.n	8001490 <main+0x698>
                  temp_notes[note_count] = current_note;
 80013b2:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 80013b6:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 80013ba:	f8d7 2a78 	ldr.w	r2, [r7, #2680]	; 0xa78
 80013be:	f8d7 1a74 	ldr.w	r1, [r7, #2676]	; 0xa74
 80013c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                  temp_timings[note_count] = current_delay;
 80013c6:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 80013ca:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 80013ce:	f8d7 2a78 	ldr.w	r2, [r7, #2680]	; 0xa78
 80013d2:	f8d7 1a70 	ldr.w	r1, [r7, #2672]	; 0xa70
 80013d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                  note_count++;
 80013da:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 80013de:	3301      	adds	r3, #1
 80013e0:	f8c7 3a78 	str.w	r3, [r7, #2680]	; 0xa78

                  char note_msg[64];
                  if (current_note == 0) {
 80013e4:	f8d7 3a74 	ldr.w	r3, [r7, #2676]	; 0xa74
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d10b      	bne.n	8001404 <main+0x60c>
                    snprintf(note_msg, sizeof(note_msg),
 80013ec:	f107 0020 	add.w	r0, r7, #32
 80013f0:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	f8d7 3a70 	ldr.w	r3, [r7, #2672]	; 0xa70
 80013fa:	4a58      	ldr	r2, [pc, #352]	; (800155c <main+0x764>)
 80013fc:	2140      	movs	r1, #64	; 0x40
 80013fe:	f003 fe6f 	bl	80050e0 <sniprintf>
 8001402:	e00d      	b.n	8001420 <main+0x628>
                            "Добавлена пауза: %lu мс (всего нот: %lu)",
                            current_delay, note_count);
                  } else {
                    snprintf(note_msg, sizeof(note_msg),
 8001404:	f107 0020 	add.w	r0, r7, #32
 8001408:	f8d7 3a78 	ldr.w	r3, [r7, #2680]	; 0xa78
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	f8d7 3a70 	ldr.w	r3, [r7, #2672]	; 0xa70
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	f8d7 3a74 	ldr.w	r3, [r7, #2676]	; 0xa74
 8001418:	4a51      	ldr	r2, [pc, #324]	; (8001560 <main+0x768>)
 800141a:	2140      	movs	r1, #64	; 0x40
 800141c:	f003 fe60 	bl	80050e0 <sniprintf>
                            "Добавлена нота: %lu Гц, %lu мс (всего нот: %lu)",
                            current_note, current_delay, note_count);
                  }
                  send_uart_line(note_msg);
 8001420:	f107 0320 	add.w	r3, r7, #32
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff fba7 	bl	8000b78 <send_uart_line>

                  current_note = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
                  current_delay = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
                  reading_note = true;
 8001436:	2301      	movs	r3, #1
 8001438:	f887 3a6f 	strb.w	r3, [r7, #2671]	; 0xa6f
                if (note_count < 256) {
 800143c:	e028      	b.n	8001490 <main+0x698>
                }
              } else if (isdigit((unsigned char)input_char)) {
 800143e:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 8001442:	3301      	adds	r3, #1
 8001444:	4a47      	ldr	r2, [pc, #284]	; (8001564 <main+0x76c>)
 8001446:	4413      	add	r3, r2
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	f003 0304 	and.w	r3, r3, #4
 800144e:	2b00      	cmp	r3, #0
 8001450:	d01e      	beq.n	8001490 <main+0x698>
                if (reading_note) {
 8001452:	f897 3a6f 	ldrb.w	r3, [r7, #2671]	; 0xa6f
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00d      	beq.n	8001476 <main+0x67e>
                  current_note = current_note * 10 + (input_char - '0');
 800145a:	f8d7 2a74 	ldr.w	r2, [r7, #2676]	; 0xa74
 800145e:	4613      	mov	r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	4413      	add	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	461a      	mov	r2, r3
 8001468:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 800146c:	4413      	add	r3, r2
 800146e:	3b30      	subs	r3, #48	; 0x30
 8001470:	f8c7 3a74 	str.w	r3, [r7, #2676]	; 0xa74
 8001474:	e00c      	b.n	8001490 <main+0x698>
                } else {
                  current_delay = current_delay * 10 + (input_char - '0');
 8001476:	f8d7 2a70 	ldr.w	r2, [r7, #2672]	; 0xa70
 800147a:	4613      	mov	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	461a      	mov	r2, r3
 8001484:	f897 3a61 	ldrb.w	r3, [r7, #2657]	; 0xa61
 8001488:	4413      	add	r3, r2
 800148a:	3b30      	subs	r3, #48	; 0x30
 800148c:	f8c7 3a70 	str.w	r3, [r7, #2672]	; 0xa70
                }
              }
            }
            HAL_Delay(10);
 8001490:	200a      	movs	r0, #10
 8001492:	f000 fc3d 	bl	8001d10 <HAL_Delay>
          while (editor_active) {
 8001496:	f897 3a63 	ldrb.w	r3, [r7, #2659]	; 0xa63
 800149a:	2b00      	cmp	r3, #0
 800149c:	f47f af16 	bne.w	80012cc <main+0x4d4>
          }

          // Выводим меню после выхода из редактора
          const char menu_after_edit[] =
 80014a0:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 80014a4:	f5a3 6326 	sub.w	r3, r3, #2656	; 0xa60
 80014a8:	4a2f      	ldr	r2, [pc, #188]	; (8001568 <main+0x770>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	4611      	mov	r1, r2
 80014ae:	f240 233e 	movw	r3, #574	; 0x23e
 80014b2:	461a      	mov	r2, r3
 80014b4:	f003 fdfe 	bl	80050b4 <memcpy>
            "c - Проверить конфигурацию таймеров\r\n"
            "d - Статус системы\r\n"
            "? - Показать меню\r\n"
            "========================\r\n";

          send_uart_line(menu_after_edit);
 80014b8:	f107 0320 	add.w	r3, r7, #32
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fb5b 	bl	8000b78 <send_uart_line>
          break;
 80014c2:	e07c      	b.n	80015be <main+0x7c6>
        }

        case 'x':
          send_uart_line("Воспроизведение остановлено");
 80014c4:	4829      	ldr	r0, [pc, #164]	; (800156c <main+0x774>)
 80014c6:	f7ff fb57 	bl	8000b78 <send_uart_line>
          is_track_playing = false;
 80014ca:	4b29      	ldr	r3, [pc, #164]	; (8001570 <main+0x778>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
          __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80014d0:	4b28      	ldr	r3, [pc, #160]	; (8001574 <main+0x77c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2200      	movs	r2, #0
 80014d6:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014de:	4826      	ldr	r0, [pc, #152]	; (8001578 <main+0x780>)
 80014e0:	f000 ffa2 	bl	8002428 <HAL_GPIO_WritePin>
          break;
 80014e4:	e06b      	b.n	80015be <main+0x7c6>

        case '?': {
          const char help_menu[] =
 80014e6:	f507 6328 	add.w	r3, r7, #2688	; 0xa80
 80014ea:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 80014ee:	4a1e      	ldr	r2, [pc, #120]	; (8001568 <main+0x770>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	4611      	mov	r1, r2
 80014f4:	f240 233e 	movw	r3, #574	; 0x23e
 80014f8:	461a      	mov	r2, r3
 80014fa:	f003 fddb 	bl	80050b4 <memcpy>
            "T - Расширенный тест звука\r\n"
            "c - Проверить конфигурацию таймеров\r\n"
            "d - Статус системы\r\n"
            "? - Показать меню\r\n"
            "========================\r\n";
          send_uart_line(help_menu);
 80014fe:	f507 63cc 	add.w	r3, r7, #1632	; 0x660
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fb38 	bl	8000b78 <send_uart_line>
          break;
 8001508:	e059      	b.n	80015be <main+0x7c6>
 800150a:	bf00      	nop
 800150c:	20000bd4 	.word	0x20000bd4
 8001510:	08005ed8 	.word	0x08005ed8
 8001514:	200007d4 	.word	0x200007d4
 8001518:	200003d4 	.word	0x200003d4
 800151c:	08005f28 	.word	0x08005f28
 8001520:	08005f70 	.word	0x08005f70
 8001524:	08005fc4 	.word	0x08005fc4
 8001528:	08005ff8 	.word	0x08005ff8
 800152c:	0800602c 	.word	0x0800602c
 8001530:	08006054 	.word	0x08006054
 8001534:	0800608c 	.word	0x0800608c
 8001538:	080060c8 	.word	0x080060c8
 800153c:	080060e4 	.word	0x080060e4
 8001540:	080060f4 	.word	0x080060f4
 8001544:	0800611c 	.word	0x0800611c
 8001548:	0800614c 	.word	0x0800614c
 800154c:	20000bf0 	.word	0x20000bf0
 8001550:	08006168 	.word	0x08006168
 8001554:	080061a8 	.word	0x080061a8
 8001558:	080061e0 	.word	0x080061e0
 800155c:	08006220 	.word	0x08006220
 8001560:	08006264 	.word	0x08006264
 8001564:	080065b0 	.word	0x080065b0
 8001568:	08006358 	.word	0x08006358
 800156c:	080062b0 	.word	0x080062b0
 8001570:	20000bdc 	.word	0x20000bdc
 8001574:	20000d00 	.word	0x20000d00
 8001578:	40020c00 	.word	0x40020c00
          // Игнорируем символы новой строки
          break;

        default:
          // Игнорируем непечатные символы
          if (received_char >= 32 && received_char <= 126) {
 800157c:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8001580:	2b1f      	cmp	r3, #31
 8001582:	d91b      	bls.n	80015bc <main+0x7c4>
 8001584:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8001588:	2b7e      	cmp	r3, #126	; 0x7e
 800158a:	d817      	bhi.n	80015bc <main+0x7c4>
            char error_msg[64];
            snprintf(error_msg, sizeof(error_msg),
 800158c:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8001590:	461a      	mov	r2, r3
 8001592:	f897 3a62 	ldrb.w	r3, [r7, #2658]	; 0xa62
 8001596:	f507 60cc 	add.w	r0, r7, #1632	; 0x660
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	4613      	mov	r3, r2
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <main+0x7d0>)
 80015a0:	2140      	movs	r1, #64	; 0x40
 80015a2:	f003 fd9d 	bl	80050e0 <sniprintf>
                    "Неизвестная команда: '%c' (0x%02X)",
                    received_char, received_char);
            send_uart_line(error_msg);
 80015a6:	f507 63cc 	add.w	r3, r7, #1632	; 0x660
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fae4 	bl	8000b78 <send_uart_line>
            send_uart_line("Используйте '?' для вывода меню");
 80015b0:	4806      	ldr	r0, [pc, #24]	; (80015cc <main+0x7d4>)
 80015b2:	f7ff fae1 	bl	8000b78 <send_uart_line>
          }
          break;
 80015b6:	e001      	b.n	80015bc <main+0x7c4>
          break;
 80015b8:	bf00      	nop
 80015ba:	e000      	b.n	80015be <main+0x7c6>
          break;
 80015bc:	bf00      	nop
      }
    }

    // Небольшая задержка для стабильности
    HAL_Delay(1);
 80015be:	2001      	movs	r0, #1
 80015c0:	f000 fba6 	bl	8001d10 <HAL_Delay>
  {
 80015c4:	e486      	b.n	8000ed4 <main+0xdc>
 80015c6:	bf00      	nop
 80015c8:	080062e8 	.word	0x080062e8
 80015cc:	08006320 	.word	0x08006320

080015d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b094      	sub	sp, #80	; 0x50
 80015d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d6:	f107 0320 	add.w	r3, r7, #32
 80015da:	2230      	movs	r2, #48	; 0x30
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 fd76 	bl	80050d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f4:	2300      	movs	r3, #0
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	4b2b      	ldr	r3, [pc, #172]	; (80016a8 <SystemClock_Config+0xd8>)
 80015fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fc:	4a2a      	ldr	r2, [pc, #168]	; (80016a8 <SystemClock_Config+0xd8>)
 80015fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001602:	6413      	str	r3, [r2, #64]	; 0x40
 8001604:	4b28      	ldr	r3, [pc, #160]	; (80016a8 <SystemClock_Config+0xd8>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001610:	2300      	movs	r3, #0
 8001612:	607b      	str	r3, [r7, #4]
 8001614:	4b25      	ldr	r3, [pc, #148]	; (80016ac <SystemClock_Config+0xdc>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a24      	ldr	r2, [pc, #144]	; (80016ac <SystemClock_Config+0xdc>)
 800161a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	4b22      	ldr	r3, [pc, #136]	; (80016ac <SystemClock_Config+0xdc>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800162c:	2301      	movs	r3, #1
 800162e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001636:	2302      	movs	r3, #2
 8001638:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800163a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800163e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001640:	230f      	movs	r3, #15
 8001642:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001644:	23d8      	movs	r3, #216	; 0xd8
 8001646:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001648:	2302      	movs	r3, #2
 800164a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800164c:	2304      	movs	r3, #4
 800164e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001650:	f107 0320 	add.w	r3, r7, #32
 8001654:	4618      	mov	r0, r3
 8001656:	f000 ff6b 	bl	8002530 <HAL_RCC_OscConfig>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001660:	f000 f826 	bl	80016b0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001664:	f000 ff14 	bl	8002490 <HAL_PWREx_EnableOverDrive>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800166e:	f000 f81f 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001672:	230f      	movs	r3, #15
 8001674:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001676:	2302      	movs	r3, #2
 8001678:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167a:	2300      	movs	r3, #0
 800167c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800167e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001682:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001688:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800168a:	f107 030c 	add.w	r3, r7, #12
 800168e:	2105      	movs	r1, #5
 8001690:	4618      	mov	r0, r3
 8001692:	f001 f9c5 	bl	8002a20 <HAL_RCC_ClockConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800169c:	f000 f808 	bl	80016b0 <Error_Handler>
  }
}
 80016a0:	bf00      	nop
 80016a2:	3750      	adds	r7, #80	; 0x50
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40007000 	.word	0x40007000

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b6:	b672      	cpsid	i
}
 80016b8:	bf00      	nop

  // Индикация ошибки - быстрые вспышки светодиода
  while (1)
  {
    // 5 быстрых вспышек = ошибка
    for (int i = 0; i < 5; i++) {
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	e014      	b.n	80016ea <Error_Handler+0x3a>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80016c0:	2201      	movs	r2, #1
 80016c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016c6:	480d      	ldr	r0, [pc, #52]	; (80016fc <Error_Handler+0x4c>)
 80016c8:	f000 feae 	bl	8002428 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 80016cc:	2064      	movs	r0, #100	; 0x64
 80016ce:	f000 fb1f 	bl	8001d10 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d8:	4808      	ldr	r0, [pc, #32]	; (80016fc <Error_Handler+0x4c>)
 80016da:	f000 fea5 	bl	8002428 <HAL_GPIO_WritePin>
      HAL_Delay(100);
 80016de:	2064      	movs	r0, #100	; 0x64
 80016e0:	f000 fb16 	bl	8001d10 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3301      	adds	r3, #1
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	dde7      	ble.n	80016c0 <Error_Handler+0x10>
    }
    HAL_Delay(1000);
 80016f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016f4:	f000 fb0c 	bl	8001d10 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 80016f8:	e7df      	b.n	80016ba <Error_Handler+0xa>
 80016fa:	bf00      	nop
 80016fc:	40020c00 	.word	0x40020c00

08001700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <HAL_MspInit+0x4c>)
 800170c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170e:	4a0f      	ldr	r2, [pc, #60]	; (800174c <HAL_MspInit+0x4c>)
 8001710:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001714:	6453      	str	r3, [r2, #68]	; 0x44
 8001716:	4b0d      	ldr	r3, [pc, #52]	; (800174c <HAL_MspInit+0x4c>)
 8001718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	603b      	str	r3, [r7, #0]
 8001726:	4b09      	ldr	r3, [pc, #36]	; (800174c <HAL_MspInit+0x4c>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	4a08      	ldr	r2, [pc, #32]	; (800174c <HAL_MspInit+0x4c>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001730:	6413      	str	r3, [r2, #64]	; 0x40
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <HAL_MspInit+0x4c>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	603b      	str	r3, [r7, #0]
 800173c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40023800 	.word	0x40023800

08001750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001754:	e7fe      	b.n	8001754 <NMI_Handler+0x4>

08001756 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800175a:	e7fe      	b.n	800175a <HardFault_Handler+0x4>

0800175c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <MemManage_Handler+0x4>

08001762 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001766:	e7fe      	b.n	8001766 <BusFault_Handler+0x4>

08001768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800176c:	e7fe      	b.n	800176c <UsageFault_Handler+0x4>

0800176e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179c:	f000 fa98 	bl	8001cd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <TIM6_DAC_IRQHandler+0x10>)
 80017aa:	f001 fcfb 	bl	80031a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000d48 	.word	0x20000d48

080017b8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <USART6_IRQHandler+0x10>)
 80017be:	f002 fcf1 	bl	80041a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000d90 	.word	0x20000d90

080017cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <_sbrk+0x50>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d102      	bne.n	80017e2 <_sbrk+0x16>
		heap_end = &end;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <_sbrk+0x50>)
 80017de:	4a10      	ldr	r2, [pc, #64]	; (8001820 <_sbrk+0x54>)
 80017e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <_sbrk+0x50>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <_sbrk+0x50>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4413      	add	r3, r2
 80017f0:	466a      	mov	r2, sp
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d907      	bls.n	8001806 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80017f6:	f003 fc33 	bl	8005060 <__errno>
 80017fa:	4603      	mov	r3, r0
 80017fc:	220c      	movs	r2, #12
 80017fe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001800:	f04f 33ff 	mov.w	r3, #4294967295
 8001804:	e006      	b.n	8001814 <_sbrk+0x48>
	}

	heap_end += incr;
 8001806:	4b05      	ldr	r3, [pc, #20]	; (800181c <_sbrk+0x50>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	4a03      	ldr	r2, [pc, #12]	; (800181c <_sbrk+0x50>)
 8001810:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001812:	68fb      	ldr	r3, [r7, #12]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000cfc 	.word	0x20000cfc
 8001820:	20000de8 	.word	0x20000de8

08001824 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001828:	4b06      	ldr	r3, [pc, #24]	; (8001844 <SystemInit+0x20>)
 800182a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800182e:	4a05      	ldr	r2, [pc, #20]	; (8001844 <SystemInit+0x20>)
 8001830:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001834:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b096      	sub	sp, #88	; 0x58
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
 8001858:	609a      	str	r2, [r3, #8]
 800185a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800185c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
 8001874:	611a      	str	r2, [r3, #16]
 8001876:	615a      	str	r2, [r3, #20]
 8001878:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2220      	movs	r2, #32
 800187e:	2100      	movs	r1, #0
 8001880:	4618      	mov	r0, r3
 8001882:	f003 fc25 	bl	80050d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001886:	4b3e      	ldr	r3, [pc, #248]	; (8001980 <MX_TIM1_Init+0x138>)
 8001888:	4a3e      	ldr	r2, [pc, #248]	; (8001984 <MX_TIM1_Init+0x13c>)
 800188a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 89;
 800188c:	4b3c      	ldr	r3, [pc, #240]	; (8001980 <MX_TIM1_Init+0x138>)
 800188e:	2259      	movs	r2, #89	; 0x59
 8001890:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b3b      	ldr	r3, [pc, #236]	; (8001980 <MX_TIM1_Init+0x138>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001898:	4b39      	ldr	r3, [pc, #228]	; (8001980 <MX_TIM1_Init+0x138>)
 800189a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800189e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a0:	4b37      	ldr	r3, [pc, #220]	; (8001980 <MX_TIM1_Init+0x138>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018a6:	4b36      	ldr	r3, [pc, #216]	; (8001980 <MX_TIM1_Init+0x138>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018ac:	4b34      	ldr	r3, [pc, #208]	; (8001980 <MX_TIM1_Init+0x138>)
 80018ae:	2280      	movs	r2, #128	; 0x80
 80018b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018b2:	4833      	ldr	r0, [pc, #204]	; (8001980 <MX_TIM1_Init+0x138>)
 80018b4:	f001 fa94 	bl	8002de0 <HAL_TIM_Base_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80018be:	f7ff fef7 	bl	80016b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018cc:	4619      	mov	r1, r3
 80018ce:	482c      	ldr	r0, [pc, #176]	; (8001980 <MX_TIM1_Init+0x138>)
 80018d0:	f001 fe32 	bl	8003538 <HAL_TIM_ConfigClockSource>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80018da:	f7ff fee9 	bl	80016b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018de:	4828      	ldr	r0, [pc, #160]	; (8001980 <MX_TIM1_Init+0x138>)
 80018e0:	f001 fb3e 	bl	8002f60 <HAL_TIM_PWM_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80018ea:	f7ff fee1 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ee:	2300      	movs	r3, #0
 80018f0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018fa:	4619      	mov	r1, r3
 80018fc:	4820      	ldr	r0, [pc, #128]	; (8001980 <MX_TIM1_Init+0x138>)
 80018fe:	f002 fa1b 	bl	8003d38 <HAL_TIMEx_MasterConfigSynchronization>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001908:	f7ff fed2 	bl	80016b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800190c:	2360      	movs	r3, #96	; 0x60
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001914:	2300      	movs	r3, #0
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001918:	2300      	movs	r3, #0
 800191a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001920:	2300      	movs	r3, #0
 8001922:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001924:	2300      	movs	r3, #0
 8001926:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800192c:	2200      	movs	r2, #0
 800192e:	4619      	mov	r1, r3
 8001930:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_TIM1_Init+0x138>)
 8001932:	f001 fd3f 	bl	80033b4 <HAL_TIM_PWM_ConfigChannel>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800193c:	f7ff feb8 	bl	80016b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001948:	2300      	movs	r3, #0
 800194a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001954:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001958:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	4619      	mov	r1, r3
 8001962:	4807      	ldr	r0, [pc, #28]	; (8001980 <MX_TIM1_Init+0x138>)
 8001964:	f002 fa64 	bl	8003e30 <HAL_TIMEx_ConfigBreakDeadTime>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800196e:	f7ff fe9f 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001972:	4803      	ldr	r0, [pc, #12]	; (8001980 <MX_TIM1_Init+0x138>)
 8001974:	f000 f87c 	bl	8001a70 <HAL_TIM_MspPostInit>

}
 8001978:	bf00      	nop
 800197a:	3758      	adds	r7, #88	; 0x58
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000d00 	.word	0x20000d00
 8001984:	40010000 	.word	0x40010000

08001988 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198e:	463b      	mov	r3, r7
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001996:	4b15      	ldr	r3, [pc, #84]	; (80019ec <MX_TIM6_Init+0x64>)
 8001998:	4a15      	ldr	r2, [pc, #84]	; (80019f0 <MX_TIM6_Init+0x68>)
 800199a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 800199c:	4b13      	ldr	r3, [pc, #76]	; (80019ec <MX_TIM6_Init+0x64>)
 800199e:	2259      	movs	r2, #89	; 0x59
 80019a0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a2:	4b12      	ldr	r3, [pc, #72]	; (80019ec <MX_TIM6_Init+0x64>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80019a8:	4b10      	ldr	r3, [pc, #64]	; (80019ec <MX_TIM6_Init+0x64>)
 80019aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019ae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019b0:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_TIM6_Init+0x64>)
 80019b2:	2280      	movs	r2, #128	; 0x80
 80019b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80019b6:	480d      	ldr	r0, [pc, #52]	; (80019ec <MX_TIM6_Init+0x64>)
 80019b8:	f001 fa12 	bl	8002de0 <HAL_TIM_Base_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80019c2:	f7ff fe75 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c6:	2300      	movs	r3, #0
 80019c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ca:	2300      	movs	r3, #0
 80019cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019ce:	463b      	mov	r3, r7
 80019d0:	4619      	mov	r1, r3
 80019d2:	4806      	ldr	r0, [pc, #24]	; (80019ec <MX_TIM6_Init+0x64>)
 80019d4:	f002 f9b0 	bl	8003d38 <HAL_TIMEx_MasterConfigSynchronization>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80019de:	f7ff fe67 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000d48 	.word	0x20000d48
 80019f0:	40001000 	.word	0x40001000

080019f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a18      	ldr	r2, [pc, #96]	; (8001a64 <HAL_TIM_Base_MspInit+0x70>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d10e      	bne.n	8001a24 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <HAL_TIM_Base_MspInit+0x74>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0e:	4a16      	ldr	r2, [pc, #88]	; (8001a68 <HAL_TIM_Base_MspInit+0x74>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6453      	str	r3, [r2, #68]	; 0x44
 8001a16:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <HAL_TIM_Base_MspInit+0x74>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001a22:	e01a      	b.n	8001a5a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a10      	ldr	r2, [pc, #64]	; (8001a6c <HAL_TIM_Base_MspInit+0x78>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d115      	bne.n	8001a5a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_TIM_Base_MspInit+0x74>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	4a0c      	ldr	r2, [pc, #48]	; (8001a68 <HAL_TIM_Base_MspInit+0x74>)
 8001a38:	f043 0310 	orr.w	r3, r3, #16
 8001a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <HAL_TIM_Base_MspInit+0x74>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	f003 0310 	and.w	r3, r3, #16
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2036      	movs	r0, #54	; 0x36
 8001a50:	f000 fa5d 	bl	8001f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a54:	2036      	movs	r0, #54	; 0x36
 8001a56:	f000 fa76 	bl	8001f46 <HAL_NVIC_EnableIRQ>
}
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40010000 	.word	0x40010000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40001000 	.word	0x40001000

08001a70 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b088      	sub	sp, #32
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <HAL_TIM_MspPostInit+0x68>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d11e      	bne.n	8001ad0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <HAL_TIM_MspPostInit+0x6c>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	4a10      	ldr	r2, [pc, #64]	; (8001adc <HAL_TIM_MspPostInit+0x6c>)
 8001a9c:	f043 0310 	orr.w	r3, r3, #16
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <HAL_TIM_MspPostInit+0x6c>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	f003 0310 	and.w	r3, r3, #16
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001aae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ab2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <HAL_TIM_MspPostInit+0x70>)
 8001acc:	f000 fae8 	bl	80020a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ad0:	bf00      	nop
 8001ad2:	3720      	adds	r7, #32
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40010000 	.word	0x40010000
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001aea:	4a12      	ldr	r2, [pc, #72]	; (8001b34 <MX_USART6_UART_Init+0x50>)
 8001aec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 15200;
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001af0:	f643 3260 	movw	r2, #15200	; 0x3b60
 8001af4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b02:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <MX_USART6_UART_Init+0x4c>)
 8001b1c:	f002 f9ee 	bl	8003efc <HAL_UART_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001b26:	f7ff fdc3 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000d90 	.word	0x20000d90
 8001b34:	40011400 	.word	0x40011400

08001b38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	; 0x28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1d      	ldr	r2, [pc, #116]	; (8001bcc <HAL_UART_MspInit+0x94>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d133      	bne.n	8001bc2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	4b1c      	ldr	r3, [pc, #112]	; (8001bd0 <HAL_UART_MspInit+0x98>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	4a1b      	ldr	r2, [pc, #108]	; (8001bd0 <HAL_UART_MspInit+0x98>)
 8001b64:	f043 0320 	orr.w	r3, r3, #32
 8001b68:	6453      	str	r3, [r2, #68]	; 0x44
 8001b6a:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <HAL_UART_MspInit+0x98>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	f003 0320 	and.w	r3, r3, #32
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <HAL_UART_MspInit+0x98>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a14      	ldr	r2, [pc, #80]	; (8001bd0 <HAL_UART_MspInit+0x98>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <HAL_UART_MspInit+0x98>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b92:	23c0      	movs	r3, #192	; 0xc0
 8001b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001ba2:	2308      	movs	r3, #8
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	4619      	mov	r1, r3
 8001bac:	4809      	ldr	r0, [pc, #36]	; (8001bd4 <HAL_UART_MspInit+0x9c>)
 8001bae:	f000 fa77 	bl	80020a0 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2047      	movs	r0, #71	; 0x47
 8001bb8:	f000 f9a9 	bl	8001f0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001bbc:	2047      	movs	r0, #71	; 0x47
 8001bbe:	f000 f9c2 	bl	8001f46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3728      	adds	r7, #40	; 0x28
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40011400 	.word	0x40011400
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020800 	.word	0x40020800

08001bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001bdc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001bde:	e003      	b.n	8001be8 <LoopCopyDataInit>

08001be0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001be2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001be4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001be6:	3104      	adds	r1, #4

08001be8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001be8:	480b      	ldr	r0, [pc, #44]	; (8001c18 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001bea:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001bec:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bee:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bf0:	d3f6      	bcc.n	8001be0 <CopyDataInit>
  ldr  r2, =_sbss
 8001bf2:	4a0b      	ldr	r2, [pc, #44]	; (8001c20 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001bf4:	e002      	b.n	8001bfc <LoopFillZerobss>

08001bf6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001bf6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001bf8:	f842 3b04 	str.w	r3, [r2], #4

08001bfc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001bfc:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001bfe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c00:	d3f9      	bcc.n	8001bf6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c02:	f7ff fe0f 	bl	8001824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c06:	f003 fa31 	bl	800506c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0a:	f7ff f8f5 	bl	8000df8 <main>
  bx  lr    
 8001c0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c10:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001c14:	080066f4 	.word	0x080066f4
  ldr  r0, =_sdata
 8001c18:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c1c:	200003b8 	.word	0x200003b8
  ldr  r2, =_sbss
 8001c20:	200003b8 	.word	0x200003b8
  ldr  r3, = _ebss
 8001c24:	20000de8 	.word	0x20000de8

08001c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c30:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <HAL_Init+0x40>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <HAL_Init+0x40>)
 8001c36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_Init+0x40>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_Init+0x40>)
 8001c42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <HAL_Init+0x40>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a07      	ldr	r2, [pc, #28]	; (8001c6c <HAL_Init+0x40>)
 8001c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c54:	2003      	movs	r0, #3
 8001c56:	f000 f94f 	bl	8001ef8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c5a:	200f      	movs	r0, #15
 8001c5c:	f000 f808 	bl	8001c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c60:	f7ff fd4e 	bl	8001700 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40023c00 	.word	0x40023c00

08001c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c78:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <HAL_InitTick+0x54>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <HAL_InitTick+0x58>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	4619      	mov	r1, r3
 8001c82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f000 f967 	bl	8001f62 <HAL_SYSTICK_Config>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e00e      	b.n	8001cbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b0f      	cmp	r3, #15
 8001ca2:	d80a      	bhi.n	8001cba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cac:	f000 f92f 	bl	8001f0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cb0:	4a06      	ldr	r2, [pc, #24]	; (8001ccc <HAL_InitTick+0x5c>)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	e000      	b.n	8001cbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000348 	.word	0x20000348
 8001cc8:	20000350 	.word	0x20000350
 8001ccc:	2000034c 	.word	0x2000034c

08001cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_IncTick+0x20>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_IncTick+0x24>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4413      	add	r3, r2
 8001ce0:	4a04      	ldr	r2, [pc, #16]	; (8001cf4 <HAL_IncTick+0x24>)
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	20000350 	.word	0x20000350
 8001cf4:	20000dd4 	.word	0x20000dd4

08001cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <HAL_GetTick+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	20000dd4 	.word	0x20000dd4

08001d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d18:	f7ff ffee 	bl	8001cf8 <HAL_GetTick>
 8001d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d005      	beq.n	8001d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_Delay+0x44>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d36:	bf00      	nop
 8001d38:	f7ff ffde 	bl	8001cf8 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d8f7      	bhi.n	8001d38 <HAL_Delay+0x28>
  {
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000350 	.word	0x20000350

08001d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <__NVIC_SetPriorityGrouping+0x44>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d74:	4013      	ands	r3, r2
 8001d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d8a:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <__NVIC_SetPriorityGrouping+0x44>)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	60d3      	str	r3, [r2, #12]
}
 8001d90:	bf00      	nop
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <__NVIC_GetPriorityGrouping+0x18>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	f003 0307 	and.w	r3, r3, #7
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	db0b      	blt.n	8001de6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	f003 021f 	and.w	r2, r3, #31
 8001dd4:	4907      	ldr	r1, [pc, #28]	; (8001df4 <__NVIC_EnableIRQ+0x38>)
 8001dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	2001      	movs	r0, #1
 8001dde:	fa00 f202 	lsl.w	r2, r0, r2
 8001de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000e100 	.word	0xe000e100

08001df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	db0a      	blt.n	8001e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	490c      	ldr	r1, [pc, #48]	; (8001e44 <__NVIC_SetPriority+0x4c>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	0112      	lsls	r2, r2, #4
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e20:	e00a      	b.n	8001e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4908      	ldr	r1, [pc, #32]	; (8001e48 <__NVIC_SetPriority+0x50>)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	3b04      	subs	r3, #4
 8001e30:	0112      	lsls	r2, r2, #4
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	440b      	add	r3, r1
 8001e36:	761a      	strb	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	e000e100 	.word	0xe000e100
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	; 0x24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f1c3 0307 	rsb	r3, r3, #7
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	bf28      	it	cs
 8001e6a:	2304      	movcs	r3, #4
 8001e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3304      	adds	r3, #4
 8001e72:	2b06      	cmp	r3, #6
 8001e74:	d902      	bls.n	8001e7c <NVIC_EncodePriority+0x30>
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3b03      	subs	r3, #3
 8001e7a:	e000      	b.n	8001e7e <NVIC_EncodePriority+0x32>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	f04f 32ff 	mov.w	r2, #4294967295
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	401a      	ands	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e94:	f04f 31ff 	mov.w	r1, #4294967295
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	4313      	orrs	r3, r2
         );
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3724      	adds	r7, #36	; 0x24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
	...

08001eb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ec4:	d301      	bcc.n	8001eca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e00f      	b.n	8001eea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eca:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <SysTick_Config+0x40>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ed2:	210f      	movs	r1, #15
 8001ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed8:	f7ff ff8e 	bl	8001df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001edc:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <SysTick_Config+0x40>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ee2:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <SysTick_Config+0x40>)
 8001ee4:	2207      	movs	r2, #7
 8001ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	e000e010 	.word	0xe000e010

08001ef8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff29 	bl	8001d58 <__NVIC_SetPriorityGrouping>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b086      	sub	sp, #24
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	4603      	mov	r3, r0
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
 8001f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f20:	f7ff ff3e 	bl	8001da0 <__NVIC_GetPriorityGrouping>
 8001f24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	68b9      	ldr	r1, [r7, #8]
 8001f2a:	6978      	ldr	r0, [r7, #20]
 8001f2c:	f7ff ff8e 	bl	8001e4c <NVIC_EncodePriority>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff ff5d 	bl	8001df8 <__NVIC_SetPriority>
}
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b082      	sub	sp, #8
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff31 	bl	8001dbc <__NVIC_EnableIRQ>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b082      	sub	sp, #8
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff ffa2 	bl	8001eb4 <SysTick_Config>
 8001f70:	4603      	mov	r3, r0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b084      	sub	sp, #16
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f88:	f7ff feb6 	bl	8001cf8 <HAL_GetTick>
 8001f8c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d008      	beq.n	8001fac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2280      	movs	r2, #128	; 0x80
 8001f9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e052      	b.n	8002052 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 0216 	bic.w	r2, r2, #22
 8001fba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	695a      	ldr	r2, [r3, #20]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d103      	bne.n	8001fdc <HAL_DMA_Abort+0x62>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 0208 	bic.w	r2, r2, #8
 8001fea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 0201 	bic.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ffc:	e013      	b.n	8002026 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ffe:	f7ff fe7b 	bl	8001cf8 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b05      	cmp	r3, #5
 800200a:	d90c      	bls.n	8002026 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2220      	movs	r2, #32
 8002010:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2203      	movs	r2, #3
 8002016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e015      	b.n	8002052 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1e4      	bne.n	8001ffe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002038:	223f      	movs	r2, #63	; 0x3f
 800203a:	409a      	lsls	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d004      	beq.n	8002078 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2280      	movs	r2, #128	; 0x80
 8002072:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e00c      	b.n	8002092 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2205      	movs	r2, #5
 800207c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 0201 	bic.w	r2, r2, #1
 800208e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b089      	sub	sp, #36	; 0x24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020b6:	2300      	movs	r3, #0
 80020b8:	61fb      	str	r3, [r7, #28]
 80020ba:	e177      	b.n	80023ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020bc:	2201      	movs	r2, #1
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	4013      	ands	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	f040 8166 	bne.w	80023a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d005      	beq.n	80020f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d130      	bne.n	8002154 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	2203      	movs	r2, #3
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43db      	mvns	r3, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4013      	ands	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002128:	2201      	movs	r2, #1
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	4013      	ands	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	f003 0201 	and.w	r2, r3, #1
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b03      	cmp	r3, #3
 800215e:	d017      	beq.n	8002190 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	2203      	movs	r2, #3
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	4313      	orrs	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d123      	bne.n	80021e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	08da      	lsrs	r2, r3, #3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3208      	adds	r2, #8
 80021a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	f003 0307 	and.w	r3, r3, #7
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	220f      	movs	r2, #15
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	691a      	ldr	r2, [r3, #16]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	08da      	lsrs	r2, r3, #3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	3208      	adds	r2, #8
 80021de:	69b9      	ldr	r1, [r7, #24]
 80021e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	2203      	movs	r2, #3
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	4013      	ands	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f003 0203 	and.w	r2, r3, #3
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4313      	orrs	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002220:	2b00      	cmp	r3, #0
 8002222:	f000 80c0 	beq.w	80023a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	4b66      	ldr	r3, [pc, #408]	; (80023c4 <HAL_GPIO_Init+0x324>)
 800222c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222e:	4a65      	ldr	r2, [pc, #404]	; (80023c4 <HAL_GPIO_Init+0x324>)
 8002230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002234:	6453      	str	r3, [r2, #68]	; 0x44
 8002236:	4b63      	ldr	r3, [pc, #396]	; (80023c4 <HAL_GPIO_Init+0x324>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002242:	4a61      	ldr	r2, [pc, #388]	; (80023c8 <HAL_GPIO_Init+0x328>)
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	089b      	lsrs	r3, r3, #2
 8002248:	3302      	adds	r3, #2
 800224a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	220f      	movs	r2, #15
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	4013      	ands	r3, r2
 8002264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a58      	ldr	r2, [pc, #352]	; (80023cc <HAL_GPIO_Init+0x32c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d037      	beq.n	80022de <HAL_GPIO_Init+0x23e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a57      	ldr	r2, [pc, #348]	; (80023d0 <HAL_GPIO_Init+0x330>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d031      	beq.n	80022da <HAL_GPIO_Init+0x23a>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a56      	ldr	r2, [pc, #344]	; (80023d4 <HAL_GPIO_Init+0x334>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d02b      	beq.n	80022d6 <HAL_GPIO_Init+0x236>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a55      	ldr	r2, [pc, #340]	; (80023d8 <HAL_GPIO_Init+0x338>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d025      	beq.n	80022d2 <HAL_GPIO_Init+0x232>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a54      	ldr	r2, [pc, #336]	; (80023dc <HAL_GPIO_Init+0x33c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d01f      	beq.n	80022ce <HAL_GPIO_Init+0x22e>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a53      	ldr	r2, [pc, #332]	; (80023e0 <HAL_GPIO_Init+0x340>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d019      	beq.n	80022ca <HAL_GPIO_Init+0x22a>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a52      	ldr	r2, [pc, #328]	; (80023e4 <HAL_GPIO_Init+0x344>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d013      	beq.n	80022c6 <HAL_GPIO_Init+0x226>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a51      	ldr	r2, [pc, #324]	; (80023e8 <HAL_GPIO_Init+0x348>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d00d      	beq.n	80022c2 <HAL_GPIO_Init+0x222>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a50      	ldr	r2, [pc, #320]	; (80023ec <HAL_GPIO_Init+0x34c>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d007      	beq.n	80022be <HAL_GPIO_Init+0x21e>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a4f      	ldr	r2, [pc, #316]	; (80023f0 <HAL_GPIO_Init+0x350>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d101      	bne.n	80022ba <HAL_GPIO_Init+0x21a>
 80022b6:	2309      	movs	r3, #9
 80022b8:	e012      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022ba:	230a      	movs	r3, #10
 80022bc:	e010      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022be:	2308      	movs	r3, #8
 80022c0:	e00e      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022c2:	2307      	movs	r3, #7
 80022c4:	e00c      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022c6:	2306      	movs	r3, #6
 80022c8:	e00a      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022ca:	2305      	movs	r3, #5
 80022cc:	e008      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022ce:	2304      	movs	r3, #4
 80022d0:	e006      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022d2:	2303      	movs	r3, #3
 80022d4:	e004      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022d6:	2302      	movs	r3, #2
 80022d8:	e002      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <HAL_GPIO_Init+0x240>
 80022de:	2300      	movs	r3, #0
 80022e0:	69fa      	ldr	r2, [r7, #28]
 80022e2:	f002 0203 	and.w	r2, r2, #3
 80022e6:	0092      	lsls	r2, r2, #2
 80022e8:	4093      	lsls	r3, r2
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022f0:	4935      	ldr	r1, [pc, #212]	; (80023c8 <HAL_GPIO_Init+0x328>)
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	089b      	lsrs	r3, r3, #2
 80022f6:	3302      	adds	r3, #2
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022fe:	4b3d      	ldr	r3, [pc, #244]	; (80023f4 <HAL_GPIO_Init+0x354>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002322:	4a34      	ldr	r2, [pc, #208]	; (80023f4 <HAL_GPIO_Init+0x354>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002328:	4b32      	ldr	r3, [pc, #200]	; (80023f4 <HAL_GPIO_Init+0x354>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800234c:	4a29      	ldr	r2, [pc, #164]	; (80023f4 <HAL_GPIO_Init+0x354>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002352:	4b28      	ldr	r3, [pc, #160]	; (80023f4 <HAL_GPIO_Init+0x354>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	43db      	mvns	r3, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4013      	ands	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	4313      	orrs	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002376:	4a1f      	ldr	r2, [pc, #124]	; (80023f4 <HAL_GPIO_Init+0x354>)
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800237c:	4b1d      	ldr	r3, [pc, #116]	; (80023f4 <HAL_GPIO_Init+0x354>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023a0:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <HAL_GPIO_Init+0x354>)
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3301      	adds	r3, #1
 80023aa:	61fb      	str	r3, [r7, #28]
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b0f      	cmp	r3, #15
 80023b0:	f67f ae84 	bls.w	80020bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3724      	adds	r7, #36	; 0x24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800
 80023c8:	40013800 	.word	0x40013800
 80023cc:	40020000 	.word	0x40020000
 80023d0:	40020400 	.word	0x40020400
 80023d4:	40020800 	.word	0x40020800
 80023d8:	40020c00 	.word	0x40020c00
 80023dc:	40021000 	.word	0x40021000
 80023e0:	40021400 	.word	0x40021400
 80023e4:	40021800 	.word	0x40021800
 80023e8:	40021c00 	.word	0x40021c00
 80023ec:	40022000 	.word	0x40022000
 80023f0:	40022400 	.word	0x40022400
 80023f4:	40013c00 	.word	0x40013c00

080023f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	691a      	ldr	r2, [r3, #16]
 8002408:	887b      	ldrh	r3, [r7, #2]
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d002      	beq.n	8002416 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002410:	2301      	movs	r3, #1
 8002412:	73fb      	strb	r3, [r7, #15]
 8002414:	e001      	b.n	800241a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002416:	2300      	movs	r3, #0
 8002418:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800241a:	7bfb      	ldrb	r3, [r7, #15]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	460b      	mov	r3, r1
 8002432:	807b      	strh	r3, [r7, #2]
 8002434:	4613      	mov	r3, r2
 8002436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002438:	787b      	ldrb	r3, [r7, #1]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800243e:	887a      	ldrh	r2, [r7, #2]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002444:	e003      	b.n	800244e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002446:	887b      	ldrh	r3, [r7, #2]
 8002448:	041a      	lsls	r2, r3, #16
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	619a      	str	r2, [r3, #24]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800245a:	b480      	push	{r7}
 800245c:	b085      	sub	sp, #20
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	460b      	mov	r3, r1
 8002464:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800246c:	887a      	ldrh	r2, [r7, #2]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4013      	ands	r3, r2
 8002472:	041a      	lsls	r2, r3, #16
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	43d9      	mvns	r1, r3
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	400b      	ands	r3, r1
 800247c:	431a      	orrs	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	619a      	str	r2, [r3, #24]
}
 8002482:	bf00      	nop
 8002484:	3714      	adds	r7, #20
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
	...

08002490 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002496:	2300      	movs	r3, #0
 8002498:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	4b20      	ldr	r3, [pc, #128]	; (8002520 <HAL_PWREx_EnableOverDrive+0x90>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	4a1f      	ldr	r2, [pc, #124]	; (8002520 <HAL_PWREx_EnableOverDrive+0x90>)
 80024a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024a8:	6413      	str	r3, [r2, #64]	; 0x40
 80024aa:	4b1d      	ldr	r3, [pc, #116]	; (8002520 <HAL_PWREx_EnableOverDrive+0x90>)
 80024ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b2:	603b      	str	r3, [r7, #0]
 80024b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_PWREx_EnableOverDrive+0x94>)
 80024b8:	2201      	movs	r2, #1
 80024ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024bc:	f7ff fc1c 	bl	8001cf8 <HAL_GetTick>
 80024c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80024c2:	e009      	b.n	80024d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80024c4:	f7ff fc18 	bl	8001cf8 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024d2:	d901      	bls.n	80024d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e01f      	b.n	8002518 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80024d8:	4b13      	ldr	r3, [pc, #76]	; (8002528 <HAL_PWREx_EnableOverDrive+0x98>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e4:	d1ee      	bne.n	80024c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80024e6:	4b11      	ldr	r3, [pc, #68]	; (800252c <HAL_PWREx_EnableOverDrive+0x9c>)
 80024e8:	2201      	movs	r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024ec:	f7ff fc04 	bl	8001cf8 <HAL_GetTick>
 80024f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80024f2:	e009      	b.n	8002508 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80024f4:	f7ff fc00 	bl	8001cf8 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002502:	d901      	bls.n	8002508 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e007      	b.n	8002518 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002508:	4b07      	ldr	r3, [pc, #28]	; (8002528 <HAL_PWREx_EnableOverDrive+0x98>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002510:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002514:	d1ee      	bne.n	80024f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800
 8002524:	420e0040 	.word	0x420e0040
 8002528:	40007000 	.word	0x40007000
 800252c:	420e0044 	.word	0x420e0044

08002530 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e267      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	2b00      	cmp	r3, #0
 800254c:	d075      	beq.n	800263a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800254e:	4b88      	ldr	r3, [pc, #544]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b04      	cmp	r3, #4
 8002558:	d00c      	beq.n	8002574 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800255a:	4b85      	ldr	r3, [pc, #532]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002562:	2b08      	cmp	r3, #8
 8002564:	d112      	bne.n	800258c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002566:	4b82      	ldr	r3, [pc, #520]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800256e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002572:	d10b      	bne.n	800258c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002574:	4b7e      	ldr	r3, [pc, #504]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d05b      	beq.n	8002638 <HAL_RCC_OscConfig+0x108>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d157      	bne.n	8002638 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e242      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002594:	d106      	bne.n	80025a4 <HAL_RCC_OscConfig+0x74>
 8002596:	4b76      	ldr	r3, [pc, #472]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a75      	ldr	r2, [pc, #468]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 800259c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	e01d      	b.n	80025e0 <HAL_RCC_OscConfig+0xb0>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025ac:	d10c      	bne.n	80025c8 <HAL_RCC_OscConfig+0x98>
 80025ae:	4b70      	ldr	r3, [pc, #448]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a6f      	ldr	r2, [pc, #444]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	4b6d      	ldr	r3, [pc, #436]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a6c      	ldr	r2, [pc, #432]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	e00b      	b.n	80025e0 <HAL_RCC_OscConfig+0xb0>
 80025c8:	4b69      	ldr	r3, [pc, #420]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a68      	ldr	r2, [pc, #416]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d2:	6013      	str	r3, [r2, #0]
 80025d4:	4b66      	ldr	r3, [pc, #408]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a65      	ldr	r2, [pc, #404]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80025da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d013      	beq.n	8002610 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e8:	f7ff fb86 	bl	8001cf8 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f0:	f7ff fb82 	bl	8001cf8 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	; 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e207      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002602:	4b5b      	ldr	r3, [pc, #364]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0f0      	beq.n	80025f0 <HAL_RCC_OscConfig+0xc0>
 800260e:	e014      	b.n	800263a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7ff fb72 	bl	8001cf8 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002618:	f7ff fb6e 	bl	8001cf8 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b64      	cmp	r3, #100	; 0x64
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e1f3      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262a:	4b51      	ldr	r3, [pc, #324]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f0      	bne.n	8002618 <HAL_RCC_OscConfig+0xe8>
 8002636:	e000      	b.n	800263a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d063      	beq.n	800270e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002646:	4b4a      	ldr	r3, [pc, #296]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00b      	beq.n	800266a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002652:	4b47      	ldr	r3, [pc, #284]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800265a:	2b08      	cmp	r3, #8
 800265c:	d11c      	bne.n	8002698 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800265e:	4b44      	ldr	r3, [pc, #272]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d116      	bne.n	8002698 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266a:	4b41      	ldr	r3, [pc, #260]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d005      	beq.n	8002682 <HAL_RCC_OscConfig+0x152>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d001      	beq.n	8002682 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e1c7      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002682:	4b3b      	ldr	r3, [pc, #236]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4937      	ldr	r1, [pc, #220]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002692:	4313      	orrs	r3, r2
 8002694:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002696:	e03a      	b.n	800270e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d020      	beq.n	80026e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a0:	4b34      	ldr	r3, [pc, #208]	; (8002774 <HAL_RCC_OscConfig+0x244>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a6:	f7ff fb27 	bl	8001cf8 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026ae:	f7ff fb23 	bl	8001cf8 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e1a8      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c0:	4b2b      	ldr	r3, [pc, #172]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0f0      	beq.n	80026ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026cc:	4b28      	ldr	r3, [pc, #160]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	4925      	ldr	r1, [pc, #148]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	600b      	str	r3, [r1, #0]
 80026e0:	e015      	b.n	800270e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026e2:	4b24      	ldr	r3, [pc, #144]	; (8002774 <HAL_RCC_OscConfig+0x244>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7ff fb06 	bl	8001cf8 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026f0:	f7ff fb02 	bl	8001cf8 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e187      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002702:	4b1b      	ldr	r3, [pc, #108]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f0      	bne.n	80026f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	2b00      	cmp	r3, #0
 8002718:	d036      	beq.n	8002788 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d016      	beq.n	8002750 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002722:	4b15      	ldr	r3, [pc, #84]	; (8002778 <HAL_RCC_OscConfig+0x248>)
 8002724:	2201      	movs	r2, #1
 8002726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002728:	f7ff fae6 	bl	8001cf8 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002730:	f7ff fae2 	bl	8001cf8 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e167      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002742:	4b0b      	ldr	r3, [pc, #44]	; (8002770 <HAL_RCC_OscConfig+0x240>)
 8002744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0f0      	beq.n	8002730 <HAL_RCC_OscConfig+0x200>
 800274e:	e01b      	b.n	8002788 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002750:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_RCC_OscConfig+0x248>)
 8002752:	2200      	movs	r2, #0
 8002754:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002756:	f7ff facf 	bl	8001cf8 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800275c:	e00e      	b.n	800277c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800275e:	f7ff facb 	bl	8001cf8 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d907      	bls.n	800277c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e150      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
 8002770:	40023800 	.word	0x40023800
 8002774:	42470000 	.word	0x42470000
 8002778:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800277c:	4b88      	ldr	r3, [pc, #544]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800277e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1ea      	bne.n	800275e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 8097 	beq.w	80028c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002796:	2300      	movs	r3, #0
 8002798:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800279a:	4b81      	ldr	r3, [pc, #516]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10f      	bne.n	80027c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	60bb      	str	r3, [r7, #8]
 80027aa:	4b7d      	ldr	r3, [pc, #500]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	4a7c      	ldr	r2, [pc, #496]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80027b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b4:	6413      	str	r3, [r2, #64]	; 0x40
 80027b6:	4b7a      	ldr	r3, [pc, #488]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027be:	60bb      	str	r3, [r7, #8]
 80027c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027c2:	2301      	movs	r3, #1
 80027c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c6:	4b77      	ldr	r3, [pc, #476]	; (80029a4 <HAL_RCC_OscConfig+0x474>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d118      	bne.n	8002804 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027d2:	4b74      	ldr	r3, [pc, #464]	; (80029a4 <HAL_RCC_OscConfig+0x474>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a73      	ldr	r2, [pc, #460]	; (80029a4 <HAL_RCC_OscConfig+0x474>)
 80027d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027de:	f7ff fa8b 	bl	8001cf8 <HAL_GetTick>
 80027e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e4:	e008      	b.n	80027f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027e6:	f7ff fa87 	bl	8001cf8 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d901      	bls.n	80027f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e10c      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f8:	4b6a      	ldr	r3, [pc, #424]	; (80029a4 <HAL_RCC_OscConfig+0x474>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0f0      	beq.n	80027e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d106      	bne.n	800281a <HAL_RCC_OscConfig+0x2ea>
 800280c:	4b64      	ldr	r3, [pc, #400]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002810:	4a63      	ldr	r2, [pc, #396]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6713      	str	r3, [r2, #112]	; 0x70
 8002818:	e01c      	b.n	8002854 <HAL_RCC_OscConfig+0x324>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b05      	cmp	r3, #5
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0x30c>
 8002822:	4b5f      	ldr	r3, [pc, #380]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002826:	4a5e      	ldr	r2, [pc, #376]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002828:	f043 0304 	orr.w	r3, r3, #4
 800282c:	6713      	str	r3, [r2, #112]	; 0x70
 800282e:	4b5c      	ldr	r3, [pc, #368]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002832:	4a5b      	ldr	r2, [pc, #364]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6713      	str	r3, [r2, #112]	; 0x70
 800283a:	e00b      	b.n	8002854 <HAL_RCC_OscConfig+0x324>
 800283c:	4b58      	ldr	r3, [pc, #352]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800283e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002840:	4a57      	ldr	r2, [pc, #348]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002842:	f023 0301 	bic.w	r3, r3, #1
 8002846:	6713      	str	r3, [r2, #112]	; 0x70
 8002848:	4b55      	ldr	r3, [pc, #340]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800284a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284c:	4a54      	ldr	r2, [pc, #336]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800284e:	f023 0304 	bic.w	r3, r3, #4
 8002852:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d015      	beq.n	8002888 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285c:	f7ff fa4c 	bl	8001cf8 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002862:	e00a      	b.n	800287a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002864:	f7ff fa48 	bl	8001cf8 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e0cb      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287a:	4b49      	ldr	r3, [pc, #292]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800287c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d0ee      	beq.n	8002864 <HAL_RCC_OscConfig+0x334>
 8002886:	e014      	b.n	80028b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002888:	f7ff fa36 	bl	8001cf8 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800288e:	e00a      	b.n	80028a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002890:	f7ff fa32 	bl	8001cf8 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	f241 3288 	movw	r2, #5000	; 0x1388
 800289e:	4293      	cmp	r3, r2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e0b5      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a6:	4b3e      	ldr	r3, [pc, #248]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80028a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1ee      	bne.n	8002890 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028b2:	7dfb      	ldrb	r3, [r7, #23]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d105      	bne.n	80028c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028b8:	4b39      	ldr	r3, [pc, #228]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	4a38      	ldr	r2, [pc, #224]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80028be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 80a1 	beq.w	8002a10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028ce:	4b34      	ldr	r3, [pc, #208]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 030c 	and.w	r3, r3, #12
 80028d6:	2b08      	cmp	r3, #8
 80028d8:	d05c      	beq.n	8002994 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d141      	bne.n	8002966 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e2:	4b31      	ldr	r3, [pc, #196]	; (80029a8 <HAL_RCC_OscConfig+0x478>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7ff fa06 	bl	8001cf8 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f0:	f7ff fa02 	bl	8001cf8 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e087      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002902:	4b27      	ldr	r3, [pc, #156]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1f0      	bne.n	80028f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69da      	ldr	r2, [r3, #28]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	431a      	orrs	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291c:	019b      	lsls	r3, r3, #6
 800291e:	431a      	orrs	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002924:	085b      	lsrs	r3, r3, #1
 8002926:	3b01      	subs	r3, #1
 8002928:	041b      	lsls	r3, r3, #16
 800292a:	431a      	orrs	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	061b      	lsls	r3, r3, #24
 8002932:	491b      	ldr	r1, [pc, #108]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002934:	4313      	orrs	r3, r2
 8002936:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002938:	4b1b      	ldr	r3, [pc, #108]	; (80029a8 <HAL_RCC_OscConfig+0x478>)
 800293a:	2201      	movs	r2, #1
 800293c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293e:	f7ff f9db 	bl	8001cf8 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002946:	f7ff f9d7 	bl	8001cf8 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e05c      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002958:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0f0      	beq.n	8002946 <HAL_RCC_OscConfig+0x416>
 8002964:	e054      	b.n	8002a10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002966:	4b10      	ldr	r3, [pc, #64]	; (80029a8 <HAL_RCC_OscConfig+0x478>)
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296c:	f7ff f9c4 	bl	8001cf8 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002974:	f7ff f9c0 	bl	8001cf8 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e045      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002986:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <HAL_RCC_OscConfig+0x470>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1f0      	bne.n	8002974 <HAL_RCC_OscConfig+0x444>
 8002992:	e03d      	b.n	8002a10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d107      	bne.n	80029ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e038      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
 80029a0:	40023800 	.word	0x40023800
 80029a4:	40007000 	.word	0x40007000
 80029a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029ac:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <HAL_RCC_OscConfig+0x4ec>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d028      	beq.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d121      	bne.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d11a      	bne.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029dc:	4013      	ands	r3, r2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d111      	bne.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f2:	085b      	lsrs	r3, r3, #1
 80029f4:	3b01      	subs	r3, #1
 80029f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d107      	bne.n	8002a0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023800 	.word	0x40023800

08002a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0cc      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a34:	4b68      	ldr	r3, [pc, #416]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 030f 	and.w	r3, r3, #15
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d90c      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b65      	ldr	r3, [pc, #404]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b63      	ldr	r3, [pc, #396]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 030f 	and.w	r3, r3, #15
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0b8      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d020      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a74:	4b59      	ldr	r3, [pc, #356]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	4a58      	ldr	r2, [pc, #352]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a8c:	4b53      	ldr	r3, [pc, #332]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	4a52      	ldr	r2, [pc, #328]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a98:	4b50      	ldr	r3, [pc, #320]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	494d      	ldr	r1, [pc, #308]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d044      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b47      	ldr	r3, [pc, #284]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d119      	bne.n	8002afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e07f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d003      	beq.n	8002ade <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d107      	bne.n	8002aee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ade:	4b3f      	ldr	r3, [pc, #252]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d109      	bne.n	8002afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e06f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aee:	4b3b      	ldr	r3, [pc, #236]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e067      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002afe:	4b37      	ldr	r3, [pc, #220]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f023 0203 	bic.w	r2, r3, #3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	4934      	ldr	r1, [pc, #208]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b10:	f7ff f8f2 	bl	8001cf8 <HAL_GetTick>
 8002b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b18:	f7ff f8ee 	bl	8001cf8 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e04f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2e:	4b2b      	ldr	r3, [pc, #172]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 020c 	and.w	r2, r3, #12
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d1eb      	bne.n	8002b18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b40:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 030f 	and.w	r3, r3, #15
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d20c      	bcs.n	8002b68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4e:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b56:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e032      	b.n	8002bce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b74:	4b19      	ldr	r3, [pc, #100]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4916      	ldr	r1, [pc, #88]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d009      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b92:	4b12      	ldr	r3, [pc, #72]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	490e      	ldr	r1, [pc, #56]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ba6:	f000 f821 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <HAL_RCC_ClockConfig+0x1bc>)
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	490a      	ldr	r1, [pc, #40]	; (8002be0 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb8:	5ccb      	ldrb	r3, [r1, r3]
 8002bba:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbe:	4a09      	ldr	r2, [pc, #36]	; (8002be4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002bc2:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff f852 	bl	8001c70 <HAL_InitTick>

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023c00 	.word	0x40023c00
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	08006598 	.word	0x08006598
 8002be4:	20000348 	.word	0x20000348
 8002be8:	2000034c 	.word	0x2000034c

08002bec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bf0:	b090      	sub	sp, #64	; 0x40
 8002bf2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	637b      	str	r3, [r7, #52]	; 0x34
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002c00:	2300      	movs	r3, #0
 8002c02:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c04:	4b59      	ldr	r3, [pc, #356]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d00d      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x40>
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	f200 80a1 	bhi.w	8002d58 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <HAL_RCC_GetSysClockFreq+0x34>
 8002c1a:	2b04      	cmp	r3, #4
 8002c1c:	d003      	beq.n	8002c26 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c1e:	e09b      	b.n	8002d58 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c20:	4b53      	ldr	r3, [pc, #332]	; (8002d70 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c22:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002c24:	e09b      	b.n	8002d5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c26:	4b53      	ldr	r3, [pc, #332]	; (8002d74 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c28:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c2a:	e098      	b.n	8002d5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c2c:	4b4f      	ldr	r3, [pc, #316]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c34:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c36:	4b4d      	ldr	r3, [pc, #308]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d028      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c42:	4b4a      	ldr	r3, [pc, #296]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	099b      	lsrs	r3, r3, #6
 8002c48:	2200      	movs	r2, #0
 8002c4a:	623b      	str	r3, [r7, #32]
 8002c4c:	627a      	str	r2, [r7, #36]	; 0x24
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c54:	2100      	movs	r1, #0
 8002c56:	4b47      	ldr	r3, [pc, #284]	; (8002d74 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c58:	fb03 f201 	mul.w	r2, r3, r1
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	fb00 f303 	mul.w	r3, r0, r3
 8002c62:	4413      	add	r3, r2
 8002c64:	4a43      	ldr	r2, [pc, #268]	; (8002d74 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c66:	fba0 1202 	umull	r1, r2, r0, r2
 8002c6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c6c:	460a      	mov	r2, r1
 8002c6e:	62ba      	str	r2, [r7, #40]	; 0x28
 8002c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c72:	4413      	add	r3, r2
 8002c74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c78:	2200      	movs	r2, #0
 8002c7a:	61bb      	str	r3, [r7, #24]
 8002c7c:	61fa      	str	r2, [r7, #28]
 8002c7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002c86:	f7fd fb0b 	bl	80002a0 <__aeabi_uldivmod>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	4613      	mov	r3, r2
 8002c90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c92:	e053      	b.n	8002d3c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c94:	4b35      	ldr	r3, [pc, #212]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	099b      	lsrs	r3, r3, #6
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	617a      	str	r2, [r7, #20]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002ca6:	f04f 0b00 	mov.w	fp, #0
 8002caa:	4652      	mov	r2, sl
 8002cac:	465b      	mov	r3, fp
 8002cae:	f04f 0000 	mov.w	r0, #0
 8002cb2:	f04f 0100 	mov.w	r1, #0
 8002cb6:	0159      	lsls	r1, r3, #5
 8002cb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cbc:	0150      	lsls	r0, r2, #5
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	ebb2 080a 	subs.w	r8, r2, sl
 8002cc6:	eb63 090b 	sbc.w	r9, r3, fp
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	f04f 0300 	mov.w	r3, #0
 8002cd2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cd6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cda:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002cde:	ebb2 0408 	subs.w	r4, r2, r8
 8002ce2:	eb63 0509 	sbc.w	r5, r3, r9
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	f04f 0300 	mov.w	r3, #0
 8002cee:	00eb      	lsls	r3, r5, #3
 8002cf0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cf4:	00e2      	lsls	r2, r4, #3
 8002cf6:	4614      	mov	r4, r2
 8002cf8:	461d      	mov	r5, r3
 8002cfa:	eb14 030a 	adds.w	r3, r4, sl
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	eb45 030b 	adc.w	r3, r5, fp
 8002d04:	607b      	str	r3, [r7, #4]
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d12:	4629      	mov	r1, r5
 8002d14:	028b      	lsls	r3, r1, #10
 8002d16:	4621      	mov	r1, r4
 8002d18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d1c:	4621      	mov	r1, r4
 8002d1e:	028a      	lsls	r2, r1, #10
 8002d20:	4610      	mov	r0, r2
 8002d22:	4619      	mov	r1, r3
 8002d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d26:	2200      	movs	r2, #0
 8002d28:	60bb      	str	r3, [r7, #8]
 8002d2a:	60fa      	str	r2, [r7, #12]
 8002d2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d30:	f7fd fab6 	bl	80002a0 <__aeabi_uldivmod>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4613      	mov	r3, r2
 8002d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d3c:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	0c1b      	lsrs	r3, r3, #16
 8002d42:	f003 0303 	and.w	r3, r3, #3
 8002d46:	3301      	adds	r3, #1
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002d4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d54:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d56:	e002      	b.n	8002d5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d58:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d5a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3740      	adds	r7, #64	; 0x40
 8002d64:	46bd      	mov	sp, r7
 8002d66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	00f42400 	.word	0x00f42400
 8002d74:	017d7840 	.word	0x017d7840

08002d78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d7c:	4b03      	ldr	r3, [pc, #12]	; (8002d8c <HAL_RCC_GetHCLKFreq+0x14>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	20000348 	.word	0x20000348

08002d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d94:	f7ff fff0 	bl	8002d78 <HAL_RCC_GetHCLKFreq>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	0a9b      	lsrs	r3, r3, #10
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	4903      	ldr	r1, [pc, #12]	; (8002db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002da6:	5ccb      	ldrb	r3, [r1, r3]
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40023800 	.word	0x40023800
 8002db4:	080065a8 	.word	0x080065a8

08002db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002dbc:	f7ff ffdc 	bl	8002d78 <HAL_RCC_GetHCLKFreq>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	0b5b      	lsrs	r3, r3, #13
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	4903      	ldr	r1, [pc, #12]	; (8002ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dce:	5ccb      	ldrb	r3, [r1, r3]
 8002dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	080065a8 	.word	0x080065a8

08002de0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e041      	b.n	8002e76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d106      	bne.n	8002e0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7fe fdf4 	bl	80019f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2202      	movs	r2, #2
 8002e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4610      	mov	r0, r2
 8002e20:	f000 fc7a 	bl	8003718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d001      	beq.n	8002e98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e04e      	b.n	8002f36 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0201 	orr.w	r2, r2, #1
 8002eae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a23      	ldr	r2, [pc, #140]	; (8002f44 <HAL_TIM_Base_Start_IT+0xc4>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d022      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ec2:	d01d      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a1f      	ldr	r2, [pc, #124]	; (8002f48 <HAL_TIM_Base_Start_IT+0xc8>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d018      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a1e      	ldr	r2, [pc, #120]	; (8002f4c <HAL_TIM_Base_Start_IT+0xcc>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d013      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d00e      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a1b      	ldr	r2, [pc, #108]	; (8002f54 <HAL_TIM_Base_Start_IT+0xd4>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d009      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <HAL_TIM_Base_Start_IT+0xd8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d004      	beq.n	8002f00 <HAL_TIM_Base_Start_IT+0x80>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a18      	ldr	r2, [pc, #96]	; (8002f5c <HAL_TIM_Base_Start_IT+0xdc>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d111      	bne.n	8002f24 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b06      	cmp	r3, #6
 8002f10:	d010      	beq.n	8002f34 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f042 0201 	orr.w	r2, r2, #1
 8002f20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f22:	e007      	b.n	8002f34 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40010000 	.word	0x40010000
 8002f48:	40000400 	.word	0x40000400
 8002f4c:	40000800 	.word	0x40000800
 8002f50:	40000c00 	.word	0x40000c00
 8002f54:	40010400 	.word	0x40010400
 8002f58:	40014000 	.word	0x40014000
 8002f5c:	40001800 	.word	0x40001800

08002f60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e041      	b.n	8002ff6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d106      	bne.n	8002f8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f839 	bl	8002ffe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	f000 fbba 	bl	8003718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d109      	bne.n	8003038 <HAL_TIM_PWM_Start+0x24>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b01      	cmp	r3, #1
 800302e:	bf14      	ite	ne
 8003030:	2301      	movne	r3, #1
 8003032:	2300      	moveq	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	e022      	b.n	800307e <HAL_TIM_PWM_Start+0x6a>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2b04      	cmp	r3, #4
 800303c:	d109      	bne.n	8003052 <HAL_TIM_PWM_Start+0x3e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b01      	cmp	r3, #1
 8003048:	bf14      	ite	ne
 800304a:	2301      	movne	r3, #1
 800304c:	2300      	moveq	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	e015      	b.n	800307e <HAL_TIM_PWM_Start+0x6a>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b08      	cmp	r3, #8
 8003056:	d109      	bne.n	800306c <HAL_TIM_PWM_Start+0x58>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b01      	cmp	r3, #1
 8003062:	bf14      	ite	ne
 8003064:	2301      	movne	r3, #1
 8003066:	2300      	moveq	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	e008      	b.n	800307e <HAL_TIM_PWM_Start+0x6a>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b01      	cmp	r3, #1
 8003076:	bf14      	ite	ne
 8003078:	2301      	movne	r3, #1
 800307a:	2300      	moveq	r3, #0
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e07c      	b.n	8003180 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d104      	bne.n	8003096 <HAL_TIM_PWM_Start+0x82>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2202      	movs	r2, #2
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003094:	e013      	b.n	80030be <HAL_TIM_PWM_Start+0xaa>
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	2b04      	cmp	r3, #4
 800309a:	d104      	bne.n	80030a6 <HAL_TIM_PWM_Start+0x92>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2202      	movs	r2, #2
 80030a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030a4:	e00b      	b.n	80030be <HAL_TIM_PWM_Start+0xaa>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	d104      	bne.n	80030b6 <HAL_TIM_PWM_Start+0xa2>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030b4:	e003      	b.n	80030be <HAL_TIM_PWM_Start+0xaa>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2202      	movs	r2, #2
 80030ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2201      	movs	r2, #1
 80030c4:	6839      	ldr	r1, [r7, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 fe10 	bl	8003cec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a2d      	ldr	r2, [pc, #180]	; (8003188 <HAL_TIM_PWM_Start+0x174>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d004      	beq.n	80030e0 <HAL_TIM_PWM_Start+0xcc>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a2c      	ldr	r2, [pc, #176]	; (800318c <HAL_TIM_PWM_Start+0x178>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d101      	bne.n	80030e4 <HAL_TIM_PWM_Start+0xd0>
 80030e0:	2301      	movs	r3, #1
 80030e2:	e000      	b.n	80030e6 <HAL_TIM_PWM_Start+0xd2>
 80030e4:	2300      	movs	r3, #0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d007      	beq.n	80030fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a22      	ldr	r2, [pc, #136]	; (8003188 <HAL_TIM_PWM_Start+0x174>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d022      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800310c:	d01d      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a1f      	ldr	r2, [pc, #124]	; (8003190 <HAL_TIM_PWM_Start+0x17c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d018      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a1d      	ldr	r2, [pc, #116]	; (8003194 <HAL_TIM_PWM_Start+0x180>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a1c      	ldr	r2, [pc, #112]	; (8003198 <HAL_TIM_PWM_Start+0x184>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d00e      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a16      	ldr	r2, [pc, #88]	; (800318c <HAL_TIM_PWM_Start+0x178>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d009      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a18      	ldr	r2, [pc, #96]	; (800319c <HAL_TIM_PWM_Start+0x188>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d004      	beq.n	800314a <HAL_TIM_PWM_Start+0x136>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a16      	ldr	r2, [pc, #88]	; (80031a0 <HAL_TIM_PWM_Start+0x18c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d111      	bne.n	800316e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2b06      	cmp	r3, #6
 800315a:	d010      	beq.n	800317e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0201 	orr.w	r2, r2, #1
 800316a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316c:	e007      	b.n	800317e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f042 0201 	orr.w	r2, r2, #1
 800317c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40010000 	.word	0x40010000
 800318c:	40010400 	.word	0x40010400
 8003190:	40000400 	.word	0x40000400
 8003194:	40000800 	.word	0x40000800
 8003198:	40000c00 	.word	0x40000c00
 800319c:	40014000 	.word	0x40014000
 80031a0:	40001800 	.word	0x40001800

080031a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d122      	bne.n	8003200 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d11b      	bne.n	8003200 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f06f 0202 	mvn.w	r2, #2
 80031d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	f003 0303 	and.w	r3, r3, #3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 fa77 	bl	80036da <HAL_TIM_IC_CaptureCallback>
 80031ec:	e005      	b.n	80031fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 fa69 	bl	80036c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 fa7a 	bl	80036ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	2b04      	cmp	r3, #4
 800320c:	d122      	bne.n	8003254 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	f003 0304 	and.w	r3, r3, #4
 8003218:	2b04      	cmp	r3, #4
 800321a:	d11b      	bne.n	8003254 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f06f 0204 	mvn.w	r2, #4
 8003224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2202      	movs	r2, #2
 800322a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 fa4d 	bl	80036da <HAL_TIM_IC_CaptureCallback>
 8003240:	e005      	b.n	800324e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 fa3f 	bl	80036c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 fa50 	bl	80036ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b08      	cmp	r3, #8
 8003260:	d122      	bne.n	80032a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	2b08      	cmp	r3, #8
 800326e:	d11b      	bne.n	80032a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f06f 0208 	mvn.w	r2, #8
 8003278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2204      	movs	r2, #4
 800327e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 fa23 	bl	80036da <HAL_TIM_IC_CaptureCallback>
 8003294:	e005      	b.n	80032a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fa15 	bl	80036c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f000 fa26 	bl	80036ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	f003 0310 	and.w	r3, r3, #16
 80032b2:	2b10      	cmp	r3, #16
 80032b4:	d122      	bne.n	80032fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f003 0310 	and.w	r3, r3, #16
 80032c0:	2b10      	cmp	r3, #16
 80032c2:	d11b      	bne.n	80032fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0210 	mvn.w	r2, #16
 80032cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2208      	movs	r2, #8
 80032d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f9f9 	bl	80036da <HAL_TIM_IC_CaptureCallback>
 80032e8:	e005      	b.n	80032f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f9eb 	bl	80036c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f9fc 	bl	80036ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b01      	cmp	r3, #1
 8003308:	d10e      	bne.n	8003328 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b01      	cmp	r3, #1
 8003316:	d107      	bne.n	8003328 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0201 	mvn.w	r2, #1
 8003320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fd fce8 	bl	8000cf8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003332:	2b80      	cmp	r3, #128	; 0x80
 8003334:	d10e      	bne.n	8003354 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003340:	2b80      	cmp	r3, #128	; 0x80
 8003342:	d107      	bne.n	8003354 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800334c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 fdca 	bl	8003ee8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335e:	2b40      	cmp	r3, #64	; 0x40
 8003360:	d10e      	bne.n	8003380 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800336c:	2b40      	cmp	r3, #64	; 0x40
 800336e:	d107      	bne.n	8003380 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f9c1 	bl	8003702 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	f003 0320 	and.w	r3, r3, #32
 800338a:	2b20      	cmp	r3, #32
 800338c:	d10e      	bne.n	80033ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f003 0320 	and.w	r3, r3, #32
 8003398:	2b20      	cmp	r3, #32
 800339a:	d107      	bne.n	80033ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f06f 0220 	mvn.w	r2, #32
 80033a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 fd94 	bl	8003ed4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033ac:	bf00      	nop
 80033ae:	3708      	adds	r7, #8
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c0:	2300      	movs	r3, #0
 80033c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e0ae      	b.n	8003530 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b0c      	cmp	r3, #12
 80033de:	f200 809f 	bhi.w	8003520 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80033e2:	a201      	add	r2, pc, #4	; (adr r2, 80033e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80033e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e8:	0800341d 	.word	0x0800341d
 80033ec:	08003521 	.word	0x08003521
 80033f0:	08003521 	.word	0x08003521
 80033f4:	08003521 	.word	0x08003521
 80033f8:	0800345d 	.word	0x0800345d
 80033fc:	08003521 	.word	0x08003521
 8003400:	08003521 	.word	0x08003521
 8003404:	08003521 	.word	0x08003521
 8003408:	0800349f 	.word	0x0800349f
 800340c:	08003521 	.word	0x08003521
 8003410:	08003521 	.word	0x08003521
 8003414:	08003521 	.word	0x08003521
 8003418:	080034df 	.word	0x080034df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	4618      	mov	r0, r3
 8003424:	f000 fa18 	bl	8003858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	699a      	ldr	r2, [r3, #24]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f042 0208 	orr.w	r2, r2, #8
 8003436:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0204 	bic.w	r2, r2, #4
 8003446:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6999      	ldr	r1, [r3, #24]
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	691a      	ldr	r2, [r3, #16]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	430a      	orrs	r2, r1
 8003458:	619a      	str	r2, [r3, #24]
      break;
 800345a:	e064      	b.n	8003526 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68b9      	ldr	r1, [r7, #8]
 8003462:	4618      	mov	r0, r3
 8003464:	f000 fa68 	bl	8003938 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699a      	ldr	r2, [r3, #24]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003476:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699a      	ldr	r2, [r3, #24]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003486:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6999      	ldr	r1, [r3, #24]
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	021a      	lsls	r2, r3, #8
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	619a      	str	r2, [r3, #24]
      break;
 800349c:	e043      	b.n	8003526 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68b9      	ldr	r1, [r7, #8]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 fabd 	bl	8003a24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	69da      	ldr	r2, [r3, #28]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f042 0208 	orr.w	r2, r2, #8
 80034b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	69da      	ldr	r2, [r3, #28]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 0204 	bic.w	r2, r2, #4
 80034c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69d9      	ldr	r1, [r3, #28]
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	691a      	ldr	r2, [r3, #16]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	61da      	str	r2, [r3, #28]
      break;
 80034dc:	e023      	b.n	8003526 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68b9      	ldr	r1, [r7, #8]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f000 fb11 	bl	8003b0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	69da      	ldr	r2, [r3, #28]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	69da      	ldr	r2, [r3, #28]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003508:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69d9      	ldr	r1, [r3, #28]
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	021a      	lsls	r2, r3, #8
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	61da      	str	r2, [r3, #28]
      break;
 800351e:	e002      	b.n	8003526 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	75fb      	strb	r3, [r7, #23]
      break;
 8003524:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800352e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_TIM_ConfigClockSource+0x1c>
 8003550:	2302      	movs	r3, #2
 8003552:	e0b4      	b.n	80036be <HAL_TIM_ConfigClockSource+0x186>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2202      	movs	r2, #2
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003572:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800357a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800358c:	d03e      	beq.n	800360c <HAL_TIM_ConfigClockSource+0xd4>
 800358e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003592:	f200 8087 	bhi.w	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 8003596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800359a:	f000 8086 	beq.w	80036aa <HAL_TIM_ConfigClockSource+0x172>
 800359e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a2:	d87f      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035a4:	2b70      	cmp	r3, #112	; 0x70
 80035a6:	d01a      	beq.n	80035de <HAL_TIM_ConfigClockSource+0xa6>
 80035a8:	2b70      	cmp	r3, #112	; 0x70
 80035aa:	d87b      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035ac:	2b60      	cmp	r3, #96	; 0x60
 80035ae:	d050      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0x11a>
 80035b0:	2b60      	cmp	r3, #96	; 0x60
 80035b2:	d877      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035b4:	2b50      	cmp	r3, #80	; 0x50
 80035b6:	d03c      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0xfa>
 80035b8:	2b50      	cmp	r3, #80	; 0x50
 80035ba:	d873      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035bc:	2b40      	cmp	r3, #64	; 0x40
 80035be:	d058      	beq.n	8003672 <HAL_TIM_ConfigClockSource+0x13a>
 80035c0:	2b40      	cmp	r3, #64	; 0x40
 80035c2:	d86f      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035c4:	2b30      	cmp	r3, #48	; 0x30
 80035c6:	d064      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x15a>
 80035c8:	2b30      	cmp	r3, #48	; 0x30
 80035ca:	d86b      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d060      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x15a>
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d867      	bhi.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d05c      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x15a>
 80035d8:	2b10      	cmp	r3, #16
 80035da:	d05a      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x15a>
 80035dc:	e062      	b.n	80036a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6818      	ldr	r0, [r3, #0]
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	6899      	ldr	r1, [r3, #8]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f000 fb5d 	bl	8003cac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003600:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	609a      	str	r2, [r3, #8]
      break;
 800360a:	e04f      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6818      	ldr	r0, [r3, #0]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	6899      	ldr	r1, [r3, #8]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f000 fb46 	bl	8003cac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800362e:	609a      	str	r2, [r3, #8]
      break;
 8003630:	e03c      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	6859      	ldr	r1, [r3, #4]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	461a      	mov	r2, r3
 8003640:	f000 faba 	bl	8003bb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2150      	movs	r1, #80	; 0x50
 800364a:	4618      	mov	r0, r3
 800364c:	f000 fb13 	bl	8003c76 <TIM_ITRx_SetConfig>
      break;
 8003650:	e02c      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	6859      	ldr	r1, [r3, #4]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	461a      	mov	r2, r3
 8003660:	f000 fad9 	bl	8003c16 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2160      	movs	r1, #96	; 0x60
 800366a:	4618      	mov	r0, r3
 800366c:	f000 fb03 	bl	8003c76 <TIM_ITRx_SetConfig>
      break;
 8003670:	e01c      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6859      	ldr	r1, [r3, #4]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	461a      	mov	r2, r3
 8003680:	f000 fa9a 	bl	8003bb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2140      	movs	r1, #64	; 0x40
 800368a:	4618      	mov	r0, r3
 800368c:	f000 faf3 	bl	8003c76 <TIM_ITRx_SetConfig>
      break;
 8003690:	e00c      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4619      	mov	r1, r3
 800369c:	4610      	mov	r0, r2
 800369e:	f000 faea 	bl	8003c76 <TIM_ITRx_SetConfig>
      break;
 80036a2:	e003      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	73fb      	strb	r3, [r7, #15]
      break;
 80036a8:	e000      	b.n	80036ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80036aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036da:	b480      	push	{r7}
 80036dc:	b083      	sub	sp, #12
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a40      	ldr	r2, [pc, #256]	; (800382c <TIM_Base_SetConfig+0x114>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d013      	beq.n	8003758 <TIM_Base_SetConfig+0x40>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003736:	d00f      	beq.n	8003758 <TIM_Base_SetConfig+0x40>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a3d      	ldr	r2, [pc, #244]	; (8003830 <TIM_Base_SetConfig+0x118>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d00b      	beq.n	8003758 <TIM_Base_SetConfig+0x40>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a3c      	ldr	r2, [pc, #240]	; (8003834 <TIM_Base_SetConfig+0x11c>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d007      	beq.n	8003758 <TIM_Base_SetConfig+0x40>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a3b      	ldr	r2, [pc, #236]	; (8003838 <TIM_Base_SetConfig+0x120>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d003      	beq.n	8003758 <TIM_Base_SetConfig+0x40>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a3a      	ldr	r2, [pc, #232]	; (800383c <TIM_Base_SetConfig+0x124>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d108      	bne.n	800376a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800375e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	4313      	orrs	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a2f      	ldr	r2, [pc, #188]	; (800382c <TIM_Base_SetConfig+0x114>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d02b      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003778:	d027      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a2c      	ldr	r2, [pc, #176]	; (8003830 <TIM_Base_SetConfig+0x118>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d023      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a2b      	ldr	r2, [pc, #172]	; (8003834 <TIM_Base_SetConfig+0x11c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d01f      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a2a      	ldr	r2, [pc, #168]	; (8003838 <TIM_Base_SetConfig+0x120>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d01b      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a29      	ldr	r2, [pc, #164]	; (800383c <TIM_Base_SetConfig+0x124>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d017      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a28      	ldr	r2, [pc, #160]	; (8003840 <TIM_Base_SetConfig+0x128>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d013      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a27      	ldr	r2, [pc, #156]	; (8003844 <TIM_Base_SetConfig+0x12c>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00f      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a26      	ldr	r2, [pc, #152]	; (8003848 <TIM_Base_SetConfig+0x130>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00b      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a25      	ldr	r2, [pc, #148]	; (800384c <TIM_Base_SetConfig+0x134>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d007      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a24      	ldr	r2, [pc, #144]	; (8003850 <TIM_Base_SetConfig+0x138>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d003      	beq.n	80037ca <TIM_Base_SetConfig+0xb2>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a23      	ldr	r2, [pc, #140]	; (8003854 <TIM_Base_SetConfig+0x13c>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d108      	bne.n	80037dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	4313      	orrs	r3, r2
 80037da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a0a      	ldr	r2, [pc, #40]	; (800382c <TIM_Base_SetConfig+0x114>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d003      	beq.n	8003810 <TIM_Base_SetConfig+0xf8>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a0c      	ldr	r2, [pc, #48]	; (800383c <TIM_Base_SetConfig+0x124>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d103      	bne.n	8003818 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	691a      	ldr	r2, [r3, #16]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	615a      	str	r2, [r3, #20]
}
 800381e:	bf00      	nop
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	40010000 	.word	0x40010000
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800
 8003838:	40000c00 	.word	0x40000c00
 800383c:	40010400 	.word	0x40010400
 8003840:	40014000 	.word	0x40014000
 8003844:	40014400 	.word	0x40014400
 8003848:	40014800 	.word	0x40014800
 800384c:	40001800 	.word	0x40001800
 8003850:	40001c00 	.word	0x40001c00
 8003854:	40002000 	.word	0x40002000

08003858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	f023 0201 	bic.w	r2, r3, #1
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	4313      	orrs	r3, r2
 8003898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f023 0302 	bic.w	r3, r3, #2
 80038a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a20      	ldr	r2, [pc, #128]	; (8003930 <TIM_OC1_SetConfig+0xd8>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d003      	beq.n	80038bc <TIM_OC1_SetConfig+0x64>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a1f      	ldr	r2, [pc, #124]	; (8003934 <TIM_OC1_SetConfig+0xdc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d10c      	bne.n	80038d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	f023 0308 	bic.w	r3, r3, #8
 80038c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f023 0304 	bic.w	r3, r3, #4
 80038d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a15      	ldr	r2, [pc, #84]	; (8003930 <TIM_OC1_SetConfig+0xd8>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d003      	beq.n	80038e6 <TIM_OC1_SetConfig+0x8e>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a14      	ldr	r2, [pc, #80]	; (8003934 <TIM_OC1_SetConfig+0xdc>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d111      	bne.n	800390a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	4313      	orrs	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	697a      	ldr	r2, [r7, #20]
 8003922:	621a      	str	r2, [r3, #32]
}
 8003924:	bf00      	nop
 8003926:	371c      	adds	r7, #28
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	40010000 	.word	0x40010000
 8003934:	40010400 	.word	0x40010400

08003938 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003938:	b480      	push	{r7}
 800393a:	b087      	sub	sp, #28
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	f023 0210 	bic.w	r2, r3, #16
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800396e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	021b      	lsls	r3, r3, #8
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f023 0320 	bic.w	r3, r3, #32
 8003982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a22      	ldr	r2, [pc, #136]	; (8003a1c <TIM_OC2_SetConfig+0xe4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d003      	beq.n	80039a0 <TIM_OC2_SetConfig+0x68>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a21      	ldr	r2, [pc, #132]	; (8003a20 <TIM_OC2_SetConfig+0xe8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d10d      	bne.n	80039bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a17      	ldr	r2, [pc, #92]	; (8003a1c <TIM_OC2_SetConfig+0xe4>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d003      	beq.n	80039cc <TIM_OC2_SetConfig+0x94>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a16      	ldr	r2, [pc, #88]	; (8003a20 <TIM_OC2_SetConfig+0xe8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d113      	bne.n	80039f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	621a      	str	r2, [r3, #32]
}
 8003a0e:	bf00      	nop
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40010000 	.word	0x40010000
 8003a20:	40010400 	.word	0x40010400

08003a24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f023 0303 	bic.w	r3, r3, #3
 8003a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a21      	ldr	r2, [pc, #132]	; (8003b04 <TIM_OC3_SetConfig+0xe0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d003      	beq.n	8003a8a <TIM_OC3_SetConfig+0x66>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a20      	ldr	r2, [pc, #128]	; (8003b08 <TIM_OC3_SetConfig+0xe4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d10d      	bne.n	8003aa6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	021b      	lsls	r3, r3, #8
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003aa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a16      	ldr	r2, [pc, #88]	; (8003b04 <TIM_OC3_SetConfig+0xe0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d003      	beq.n	8003ab6 <TIM_OC3_SetConfig+0x92>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a15      	ldr	r2, [pc, #84]	; (8003b08 <TIM_OC3_SetConfig+0xe4>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d113      	bne.n	8003ade <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	699b      	ldr	r3, [r3, #24]
 8003ad6:	011b      	lsls	r3, r3, #4
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	621a      	str	r2, [r3, #32]
}
 8003af8:	bf00      	nop
 8003afa:	371c      	adds	r7, #28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	40010000 	.word	0x40010000
 8003b08:	40010400 	.word	0x40010400

08003b0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b087      	sub	sp, #28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	021b      	lsls	r3, r3, #8
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	031b      	lsls	r3, r3, #12
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a12      	ldr	r2, [pc, #72]	; (8003bb0 <TIM_OC4_SetConfig+0xa4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d003      	beq.n	8003b74 <TIM_OC4_SetConfig+0x68>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a11      	ldr	r2, [pc, #68]	; (8003bb4 <TIM_OC4_SetConfig+0xa8>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d109      	bne.n	8003b88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	019b      	lsls	r3, r3, #6
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	621a      	str	r2, [r3, #32]
}
 8003ba2:	bf00      	nop
 8003ba4:	371c      	adds	r7, #28
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	40010000 	.word	0x40010000
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	f023 0201 	bic.w	r2, r3, #1
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003be2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f023 030a 	bic.w	r3, r3, #10
 8003bf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	621a      	str	r2, [r3, #32]
}
 8003c0a:	bf00      	nop
 8003c0c:	371c      	adds	r7, #28
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b087      	sub	sp, #28
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	f023 0210 	bic.w	r2, r3, #16
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	031b      	lsls	r3, r3, #12
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	693a      	ldr	r2, [r7, #16]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	621a      	str	r2, [r3, #32]
}
 8003c6a:	bf00      	nop
 8003c6c:	371c      	adds	r7, #28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr

08003c76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c76:	b480      	push	{r7}
 8003c78:	b085      	sub	sp, #20
 8003c7a:	af00      	add	r7, sp, #0
 8003c7c:	6078      	str	r0, [r7, #4]
 8003c7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	f043 0307 	orr.w	r3, r3, #7
 8003c98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	609a      	str	r2, [r3, #8]
}
 8003ca0:	bf00      	nop
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b087      	sub	sp, #28
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	021a      	lsls	r2, r3, #8
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	609a      	str	r2, [r3, #8]
}
 8003ce0:	bf00      	nop
 8003ce2:	371c      	adds	r7, #28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b087      	sub	sp, #28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f003 031f 	and.w	r3, r3, #31
 8003cfe:	2201      	movs	r2, #1
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6a1a      	ldr	r2, [r3, #32]
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	401a      	ands	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a1a      	ldr	r2, [r3, #32]
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f003 031f 	and.w	r3, r3, #31
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	fa01 f303 	lsl.w	r3, r1, r3
 8003d24:	431a      	orrs	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	621a      	str	r2, [r3, #32]
}
 8003d2a:	bf00      	nop
 8003d2c:	371c      	adds	r7, #28
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
	...

08003d38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d101      	bne.n	8003d50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e05a      	b.n	8003e06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a21      	ldr	r2, [pc, #132]	; (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d022      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9c:	d01d      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a1d      	ldr	r2, [pc, #116]	; (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d018      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a1b      	ldr	r2, [pc, #108]	; (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d013      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a1a      	ldr	r2, [pc, #104]	; (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d00e      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a18      	ldr	r2, [pc, #96]	; (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d009      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a17      	ldr	r2, [pc, #92]	; (8003e28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d004      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a15      	ldr	r2, [pc, #84]	; (8003e2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d10c      	bne.n	8003df4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003de0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	40010000 	.word	0x40010000
 8003e18:	40000400 	.word	0x40000400
 8003e1c:	40000800 	.word	0x40000800
 8003e20:	40000c00 	.word	0x40000c00
 8003e24:	40010400 	.word	0x40010400
 8003e28:	40014000 	.word	0x40014000
 8003e2c:	40001800 	.word	0x40001800

08003e30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e48:	2302      	movs	r3, #2
 8003e4a:	e03d      	b.n	8003ec8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3714      	adds	r7, #20
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e03f      	b.n	8003f8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d106      	bne.n	8003f28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7fd fe08 	bl	8001b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2224      	movs	r2, #36	; 0x24
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68da      	ldr	r2, [r3, #12]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fe19 	bl	8004b78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	691a      	ldr	r2, [r3, #16]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68da      	ldr	r2, [r3, #12]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2220      	movs	r2, #32
 8003f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b08a      	sub	sp, #40	; 0x28
 8003f9a:	af02      	add	r7, sp, #8
 8003f9c:	60f8      	str	r0, [r7, #12]
 8003f9e:	60b9      	str	r1, [r7, #8]
 8003fa0:	603b      	str	r3, [r7, #0]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b20      	cmp	r3, #32
 8003fb4:	d17c      	bne.n	80040b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d002      	beq.n	8003fc2 <HAL_UART_Transmit+0x2c>
 8003fbc:	88fb      	ldrh	r3, [r7, #6]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e075      	b.n	80040b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_UART_Transmit+0x3e>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e06e      	b.n	80040b2 <HAL_UART_Transmit+0x11c>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2221      	movs	r2, #33	; 0x21
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fea:	f7fd fe85 	bl	8001cf8 <HAL_GetTick>
 8003fee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	88fa      	ldrh	r2, [r7, #6]
 8003ffa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004004:	d108      	bne.n	8004018 <HAL_UART_Transmit+0x82>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d104      	bne.n	8004018 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	61bb      	str	r3, [r7, #24]
 8004016:	e003      	b.n	8004020 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800401c:	2300      	movs	r3, #0
 800401e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004028:	e02a      	b.n	8004080 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	2200      	movs	r2, #0
 8004032:	2180      	movs	r1, #128	; 0x80
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 fb59 	bl	80046ec <UART_WaitOnFlagUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d001      	beq.n	8004044 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e036      	b.n	80040b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10b      	bne.n	8004062 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004058:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	3302      	adds	r3, #2
 800405e:	61bb      	str	r3, [r7, #24]
 8004060:	e007      	b.n	8004072 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	781a      	ldrb	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	3301      	adds	r3, #1
 8004070:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004076:	b29b      	uxth	r3, r3
 8004078:	3b01      	subs	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1cf      	bne.n	800402a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	2200      	movs	r2, #0
 8004092:	2140      	movs	r1, #64	; 0x40
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f000 fb29 	bl	80046ec <UART_WaitOnFlagUntilTimeout>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e006      	b.n	80040b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	e000      	b.n	80040b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80040b0:	2302      	movs	r3, #2
  }
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3720      	adds	r7, #32
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b085      	sub	sp, #20
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	4613      	mov	r3, r2
 80040c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d130      	bne.n	8004136 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d002      	beq.n	80040e0 <HAL_UART_Transmit_IT+0x26>
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e029      	b.n	8004138 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d101      	bne.n	80040f2 <HAL_UART_Transmit_IT+0x38>
 80040ee:	2302      	movs	r3, #2
 80040f0:	e022      	b.n	8004138 <HAL_UART_Transmit_IT+0x7e>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	88fa      	ldrh	r2, [r7, #6]
 8004104:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	88fa      	ldrh	r2, [r7, #6]
 800410a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2221      	movs	r2, #33	; 0x21
 8004116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68da      	ldr	r2, [r3, #12]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004130:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004132:	2300      	movs	r3, #0
 8004134:	e000      	b.n	8004138 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004136:	2302      	movs	r3, #2
  }
}
 8004138:	4618      	mov	r0, r3
 800413a:	3714      	adds	r7, #20
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	4613      	mov	r3, r2
 8004150:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b20      	cmp	r3, #32
 800415c:	d11d      	bne.n	800419a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d002      	beq.n	800416a <HAL_UART_Receive_IT+0x26>
 8004164:	88fb      	ldrh	r3, [r7, #6]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e016      	b.n	800419c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004174:	2b01      	cmp	r3, #1
 8004176:	d101      	bne.n	800417c <HAL_UART_Receive_IT+0x38>
 8004178:	2302      	movs	r3, #2
 800417a:	e00f      	b.n	800419c <HAL_UART_Receive_IT+0x58>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800418a:	88fb      	ldrh	r3, [r7, #6]
 800418c:	461a      	mov	r2, r3
 800418e:	68b9      	ldr	r1, [r7, #8]
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 fb19 	bl	80047c8 <UART_Start_Receive_IT>
 8004196:	4603      	mov	r3, r0
 8004198:	e000      	b.n	800419c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800419a:	2302      	movs	r3, #2
  }
}
 800419c:	4618      	mov	r0, r3
 800419e:	3710      	adds	r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b0ba      	sub	sp, #232	; 0xe8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80041d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041da:	f003 030f 	and.w	r3, r3, #15
 80041de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80041e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10f      	bne.n	800420a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041ee:	f003 0320 	and.w	r3, r3, #32
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d009      	beq.n	800420a <HAL_UART_IRQHandler+0x66>
 80041f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fbfd 	bl	8004a02 <UART_Receive_IT>
      return;
 8004208:	e256      	b.n	80046b8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800420a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 80de 	beq.w	80043d0 <HAL_UART_IRQHandler+0x22c>
 8004214:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b00      	cmp	r3, #0
 800421e:	d106      	bne.n	800422e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004224:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 80d1 	beq.w	80043d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800422e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00b      	beq.n	8004252 <HAL_UART_IRQHandler+0xae>
 800423a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800423e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004242:	2b00      	cmp	r3, #0
 8004244:	d005      	beq.n	8004252 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	f043 0201 	orr.w	r2, r3, #1
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004256:	f003 0304 	and.w	r3, r3, #4
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00b      	beq.n	8004276 <HAL_UART_IRQHandler+0xd2>
 800425e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d005      	beq.n	8004276 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	f043 0202 	orr.w	r2, r3, #2
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00b      	beq.n	800429a <HAL_UART_IRQHandler+0xf6>
 8004282:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d005      	beq.n	800429a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f043 0204 	orr.w	r2, r3, #4
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800429a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d011      	beq.n	80042ca <HAL_UART_IRQHandler+0x126>
 80042a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d105      	bne.n	80042be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80042b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d005      	beq.n	80042ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	f043 0208 	orr.w	r2, r3, #8
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 81ed 	beq.w	80046ae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042d8:	f003 0320 	and.w	r3, r3, #32
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_UART_IRQHandler+0x14e>
 80042e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042e4:	f003 0320 	and.w	r3, r3, #32
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d002      	beq.n	80042f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 fb88 	bl	8004a02 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042fc:	2b40      	cmp	r3, #64	; 0x40
 80042fe:	bf0c      	ite	eq
 8004300:	2301      	moveq	r3, #1
 8004302:	2300      	movne	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	f003 0308 	and.w	r3, r3, #8
 8004312:	2b00      	cmp	r3, #0
 8004314:	d103      	bne.n	800431e <HAL_UART_IRQHandler+0x17a>
 8004316:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800431a:	2b00      	cmp	r3, #0
 800431c:	d04f      	beq.n	80043be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fa90 	bl	8004844 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800432e:	2b40      	cmp	r3, #64	; 0x40
 8004330:	d141      	bne.n	80043b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3314      	adds	r3, #20
 8004338:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004340:	e853 3f00 	ldrex	r3, [r3]
 8004344:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004348:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800434c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004350:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3314      	adds	r3, #20
 800435a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800435e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004362:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004366:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800436a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800436e:	e841 2300 	strex	r3, r2, [r1]
 8004372:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004376:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1d9      	bne.n	8004332 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004382:	2b00      	cmp	r3, #0
 8004384:	d013      	beq.n	80043ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438a:	4a7d      	ldr	r2, [pc, #500]	; (8004580 <HAL_UART_IRQHandler+0x3dc>)
 800438c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004392:	4618      	mov	r0, r3
 8004394:	f7fd fe61 	bl	800205a <HAL_DMA_Abort_IT>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d016      	beq.n	80043cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043a8:	4610      	mov	r0, r2
 80043aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ac:	e00e      	b.n	80043cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 f986 	bl	80046c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b4:	e00a      	b.n	80043cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f982 	bl	80046c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043bc:	e006      	b.n	80043cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f97e 	bl	80046c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80043ca:	e170      	b.n	80046ae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043cc:	bf00      	nop
    return;
 80043ce:	e16e      	b.n	80046ae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	f040 814a 	bne.w	800466e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80043da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043de:	f003 0310 	and.w	r3, r3, #16
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 8143 	beq.w	800466e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80043e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043ec:	f003 0310 	and.w	r3, r3, #16
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 813c 	beq.w	800466e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043f6:	2300      	movs	r3, #0
 80043f8:	60bb      	str	r3, [r7, #8]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60bb      	str	r3, [r7, #8]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004416:	2b40      	cmp	r3, #64	; 0x40
 8004418:	f040 80b4 	bne.w	8004584 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004428:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 8140 	beq.w	80046b2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800443a:	429a      	cmp	r2, r3
 800443c:	f080 8139 	bcs.w	80046b2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004446:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004452:	f000 8088 	beq.w	8004566 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	330c      	adds	r3, #12
 800445c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004460:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004464:	e853 3f00 	ldrex	r3, [r3]
 8004468:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800446c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004470:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004474:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	330c      	adds	r3, #12
 800447e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004482:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004486:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800448e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004492:	e841 2300 	strex	r3, r2, [r1]
 8004496:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800449a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1d9      	bne.n	8004456 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3314      	adds	r3, #20
 80044a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044ac:	e853 3f00 	ldrex	r3, [r3]
 80044b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80044b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044b4:	f023 0301 	bic.w	r3, r3, #1
 80044b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3314      	adds	r3, #20
 80044c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80044ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80044d2:	e841 2300 	strex	r3, r2, [r1]
 80044d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80044d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1e1      	bne.n	80044a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3314      	adds	r3, #20
 80044e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044e8:	e853 3f00 	ldrex	r3, [r3]
 80044ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80044ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3314      	adds	r3, #20
 80044fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004502:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004504:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004506:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004508:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800450a:	e841 2300 	strex	r3, r2, [r1]
 800450e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004510:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1e3      	bne.n	80044de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	330c      	adds	r3, #12
 800452a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800452e:	e853 3f00 	ldrex	r3, [r3]
 8004532:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004534:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004536:	f023 0310 	bic.w	r3, r3, #16
 800453a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	330c      	adds	r3, #12
 8004544:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004548:	65ba      	str	r2, [r7, #88]	; 0x58
 800454a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800454e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004550:	e841 2300 	strex	r3, r2, [r1]
 8004554:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e3      	bne.n	8004524 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004560:	4618      	mov	r0, r3
 8004562:	f7fd fd0a 	bl	8001f7a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800456e:	b29b      	uxth	r3, r3
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	b29b      	uxth	r3, r3
 8004574:	4619      	mov	r1, r3
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f8ac 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800457c:	e099      	b.n	80046b2 <HAL_UART_IRQHandler+0x50e>
 800457e:	bf00      	nop
 8004580:	0800490b 	.word	0x0800490b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800458c:	b29b      	uxth	r3, r3
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004598:	b29b      	uxth	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 808b 	beq.w	80046b6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80045a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 8086 	beq.w	80046b6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b4:	e853 3f00 	ldrex	r3, [r3]
 80045b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	330c      	adds	r3, #12
 80045ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80045ce:	647a      	str	r2, [r7, #68]	; 0x44
 80045d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045d6:	e841 2300 	strex	r3, r2, [r1]
 80045da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80045dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1e3      	bne.n	80045aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	3314      	adds	r3, #20
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ec:	e853 3f00 	ldrex	r3, [r3]
 80045f0:	623b      	str	r3, [r7, #32]
   return(result);
 80045f2:	6a3b      	ldr	r3, [r7, #32]
 80045f4:	f023 0301 	bic.w	r3, r3, #1
 80045f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3314      	adds	r3, #20
 8004602:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004606:	633a      	str	r2, [r7, #48]	; 0x30
 8004608:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800460c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800460e:	e841 2300 	strex	r3, r2, [r1]
 8004612:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1e3      	bne.n	80045e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2220      	movs	r2, #32
 800461e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	330c      	adds	r3, #12
 800462e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	e853 3f00 	ldrex	r3, [r3]
 8004636:	60fb      	str	r3, [r7, #12]
   return(result);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 0310 	bic.w	r3, r3, #16
 800463e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	330c      	adds	r3, #12
 8004648:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800464c:	61fa      	str	r2, [r7, #28]
 800464e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004650:	69b9      	ldr	r1, [r7, #24]
 8004652:	69fa      	ldr	r2, [r7, #28]
 8004654:	e841 2300 	strex	r3, r2, [r1]
 8004658:	617b      	str	r3, [r7, #20]
   return(result);
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1e3      	bne.n	8004628 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004660:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004664:	4619      	mov	r1, r3
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f834 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800466c:	e023      	b.n	80046b6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800466e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004676:	2b00      	cmp	r3, #0
 8004678:	d009      	beq.n	800468e <HAL_UART_IRQHandler+0x4ea>
 800467a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f953 	bl	8004932 <UART_Transmit_IT>
    return;
 800468c:	e014      	b.n	80046b8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800468e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00e      	beq.n	80046b8 <HAL_UART_IRQHandler+0x514>
 800469a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800469e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d008      	beq.n	80046b8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f993 	bl	80049d2 <UART_EndTransmit_IT>
    return;
 80046ac:	e004      	b.n	80046b8 <HAL_UART_IRQHandler+0x514>
    return;
 80046ae:	bf00      	nop
 80046b0:	e002      	b.n	80046b8 <HAL_UART_IRQHandler+0x514>
      return;
 80046b2:	bf00      	nop
 80046b4:	e000      	b.n	80046b8 <HAL_UART_IRQHandler+0x514>
      return;
 80046b6:	bf00      	nop
  }
}
 80046b8:	37e8      	adds	r7, #232	; 0xe8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop

080046c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	460b      	mov	r3, r1
 80046de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b090      	sub	sp, #64	; 0x40
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	603b      	str	r3, [r7, #0]
 80046f8:	4613      	mov	r3, r2
 80046fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046fc:	e050      	b.n	80047a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004704:	d04c      	beq.n	80047a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004706:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004708:	2b00      	cmp	r3, #0
 800470a:	d007      	beq.n	800471c <UART_WaitOnFlagUntilTimeout+0x30>
 800470c:	f7fd faf4 	bl	8001cf8 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004718:	429a      	cmp	r2, r3
 800471a:	d241      	bcs.n	80047a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	330c      	adds	r3, #12
 8004722:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004726:	e853 3f00 	ldrex	r3, [r3]
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800472c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004732:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	330c      	adds	r3, #12
 800473a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800473c:	637a      	str	r2, [r7, #52]	; 0x34
 800473e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004740:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004742:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004744:	e841 2300 	strex	r3, r2, [r1]
 8004748:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800474a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1e5      	bne.n	800471c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3314      	adds	r3, #20
 8004756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	e853 3f00 	ldrex	r3, [r3]
 800475e:	613b      	str	r3, [r7, #16]
   return(result);
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	f023 0301 	bic.w	r3, r3, #1
 8004766:	63bb      	str	r3, [r7, #56]	; 0x38
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	3314      	adds	r3, #20
 800476e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004770:	623a      	str	r2, [r7, #32]
 8004772:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004774:	69f9      	ldr	r1, [r7, #28]
 8004776:	6a3a      	ldr	r2, [r7, #32]
 8004778:	e841 2300 	strex	r3, r2, [r1]
 800477c:	61bb      	str	r3, [r7, #24]
   return(result);
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1e5      	bne.n	8004750 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2220      	movs	r2, #32
 8004790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e00f      	b.n	80047c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	4013      	ands	r3, r2
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	bf0c      	ite	eq
 80047b0:	2301      	moveq	r3, #1
 80047b2:	2300      	movne	r3, #0
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	461a      	mov	r2, r3
 80047b8:	79fb      	ldrb	r3, [r7, #7]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d09f      	beq.n	80046fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3740      	adds	r7, #64	; 0x40
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	4613      	mov	r3, r2
 80047d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	88fa      	ldrh	r2, [r7, #6]
 80047e0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	88fa      	ldrh	r2, [r7, #6]
 80047e6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2222      	movs	r2, #34	; 0x22
 80047f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d007      	beq.n	8004816 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004814:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	695a      	ldr	r2, [r3, #20]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f042 0201 	orr.w	r2, r2, #1
 8004824:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f042 0220 	orr.w	r2, r2, #32
 8004834:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3714      	adds	r7, #20
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004844:	b480      	push	{r7}
 8004846:	b095      	sub	sp, #84	; 0x54
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	330c      	adds	r3, #12
 8004852:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004856:	e853 3f00 	ldrex	r3, [r3]
 800485a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800485c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800485e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004862:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	330c      	adds	r3, #12
 800486a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800486c:	643a      	str	r2, [r7, #64]	; 0x40
 800486e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004870:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004872:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004874:	e841 2300 	strex	r3, r2, [r1]
 8004878:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800487a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1e5      	bne.n	800484c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3314      	adds	r3, #20
 8004886:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004888:	6a3b      	ldr	r3, [r7, #32]
 800488a:	e853 3f00 	ldrex	r3, [r3]
 800488e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f023 0301 	bic.w	r3, r3, #1
 8004896:	64bb      	str	r3, [r7, #72]	; 0x48
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	3314      	adds	r3, #20
 800489e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048a8:	e841 2300 	strex	r3, r2, [r1]
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1e5      	bne.n	8004880 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d119      	bne.n	80048f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	330c      	adds	r3, #12
 80048c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	e853 3f00 	ldrex	r3, [r3]
 80048ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f023 0310 	bic.w	r3, r3, #16
 80048d2:	647b      	str	r3, [r7, #68]	; 0x44
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048dc:	61ba      	str	r2, [r7, #24]
 80048de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e0:	6979      	ldr	r1, [r7, #20]
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	e841 2300 	strex	r3, r2, [r1]
 80048e8:	613b      	str	r3, [r7, #16]
   return(result);
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1e5      	bne.n	80048bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2220      	movs	r2, #32
 80048f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80048fe:	bf00      	nop
 8004900:	3754      	adds	r7, #84	; 0x54
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004916:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f7ff fecb 	bl	80046c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800492a:	bf00      	nop
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004932:	b480      	push	{r7}
 8004934:	b085      	sub	sp, #20
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b21      	cmp	r3, #33	; 0x21
 8004944:	d13e      	bne.n	80049c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800494e:	d114      	bne.n	800497a <UART_Transmit_IT+0x48>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d110      	bne.n	800497a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	881b      	ldrh	r3, [r3, #0]
 8004962:	461a      	mov	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800496c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	1c9a      	adds	r2, r3, #2
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	621a      	str	r2, [r3, #32]
 8004978:	e008      	b.n	800498c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	1c59      	adds	r1, r3, #1
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	6211      	str	r1, [r2, #32]
 8004984:	781a      	ldrb	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004990:	b29b      	uxth	r3, r3
 8004992:	3b01      	subs	r3, #1
 8004994:	b29b      	uxth	r3, r3
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	4619      	mov	r1, r3
 800499a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10f      	bne.n	80049c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68da      	ldr	r2, [r3, #12]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	e000      	b.n	80049c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049c4:	2302      	movs	r3, #2
  }
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b082      	sub	sp, #8
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68da      	ldr	r2, [r3, #12]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2220      	movs	r2, #32
 80049ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fc f96a 	bl	8000ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b08c      	sub	sp, #48	; 0x30
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b22      	cmp	r3, #34	; 0x22
 8004a14:	f040 80ab 	bne.w	8004b6e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a20:	d117      	bne.n	8004a52 <UART_Receive_IT+0x50>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d113      	bne.n	8004a52 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a32:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a44:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4a:	1c9a      	adds	r2, r3, #2
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	629a      	str	r2, [r3, #40]	; 0x28
 8004a50:	e026      	b.n	8004aa0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a56:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a64:	d007      	beq.n	8004a76 <UART_Receive_IT+0x74>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10a      	bne.n	8004a84 <UART_Receive_IT+0x82>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a80:	701a      	strb	r2, [r3, #0]
 8004a82:	e008      	b.n	8004a96 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a94:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	4619      	mov	r1, r3
 8004aae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d15a      	bne.n	8004b6a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0220 	bic.w	r2, r2, #32
 8004ac2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ad2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	695a      	ldr	r2, [r3, #20]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d135      	bne.n	8004b60 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	330c      	adds	r3, #12
 8004b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	e853 3f00 	ldrex	r3, [r3]
 8004b08:	613b      	str	r3, [r7, #16]
   return(result);
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	f023 0310 	bic.w	r3, r3, #16
 8004b10:	627b      	str	r3, [r7, #36]	; 0x24
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	330c      	adds	r3, #12
 8004b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1a:	623a      	str	r2, [r7, #32]
 8004b1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1e:	69f9      	ldr	r1, [r7, #28]
 8004b20:	6a3a      	ldr	r2, [r7, #32]
 8004b22:	e841 2300 	strex	r3, r2, [r1]
 8004b26:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1e5      	bne.n	8004afa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b10      	cmp	r3, #16
 8004b3a:	d10a      	bne.n	8004b52 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	60fb      	str	r3, [r7, #12]
 8004b50:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b56:	4619      	mov	r1, r3
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7ff fdbb 	bl	80046d4 <HAL_UARTEx_RxEventCallback>
 8004b5e:	e002      	b.n	8004b66 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7fc f87b 	bl	8000c5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b66:	2300      	movs	r3, #0
 8004b68:	e002      	b.n	8004b70 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	e000      	b.n	8004b70 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004b6e:	2302      	movs	r3, #2
  }
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3730      	adds	r7, #48	; 0x30
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b7c:	b0c0      	sub	sp, #256	; 0x100
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b94:	68d9      	ldr	r1, [r3, #12]
 8004b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	ea40 0301 	orr.w	r3, r0, r1
 8004ba0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba6:	689a      	ldr	r2, [r3, #8]
 8004ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004bd0:	f021 010c 	bic.w	r1, r1, #12
 8004bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004bde:	430b      	orrs	r3, r1
 8004be0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf2:	6999      	ldr	r1, [r3, #24]
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	ea40 0301 	orr.w	r3, r0, r1
 8004bfe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	4b8f      	ldr	r3, [pc, #572]	; (8004e44 <UART_SetConfig+0x2cc>)
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d005      	beq.n	8004c18 <UART_SetConfig+0xa0>
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	4b8d      	ldr	r3, [pc, #564]	; (8004e48 <UART_SetConfig+0x2d0>)
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d104      	bne.n	8004c22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c18:	f7fe f8ce 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8004c1c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004c20:	e003      	b.n	8004c2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c22:	f7fe f8b5 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8004c26:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2e:	69db      	ldr	r3, [r3, #28]
 8004c30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c34:	f040 810c 	bne.w	8004e50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c42:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004c46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c4a:	4622      	mov	r2, r4
 8004c4c:	462b      	mov	r3, r5
 8004c4e:	1891      	adds	r1, r2, r2
 8004c50:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c52:	415b      	adcs	r3, r3
 8004c54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c5a:	4621      	mov	r1, r4
 8004c5c:	eb12 0801 	adds.w	r8, r2, r1
 8004c60:	4629      	mov	r1, r5
 8004c62:	eb43 0901 	adc.w	r9, r3, r1
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c7a:	4690      	mov	r8, r2
 8004c7c:	4699      	mov	r9, r3
 8004c7e:	4623      	mov	r3, r4
 8004c80:	eb18 0303 	adds.w	r3, r8, r3
 8004c84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004c88:	462b      	mov	r3, r5
 8004c8a:	eb49 0303 	adc.w	r3, r9, r3
 8004c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004c9e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ca2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	18db      	adds	r3, r3, r3
 8004caa:	653b      	str	r3, [r7, #80]	; 0x50
 8004cac:	4613      	mov	r3, r2
 8004cae:	eb42 0303 	adc.w	r3, r2, r3
 8004cb2:	657b      	str	r3, [r7, #84]	; 0x54
 8004cb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004cb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004cbc:	f7fb faf0 	bl	80002a0 <__aeabi_uldivmod>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4b61      	ldr	r3, [pc, #388]	; (8004e4c <UART_SetConfig+0x2d4>)
 8004cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8004cca:	095b      	lsrs	r3, r3, #5
 8004ccc:	011c      	lsls	r4, r3, #4
 8004cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cd8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004cdc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004ce0:	4642      	mov	r2, r8
 8004ce2:	464b      	mov	r3, r9
 8004ce4:	1891      	adds	r1, r2, r2
 8004ce6:	64b9      	str	r1, [r7, #72]	; 0x48
 8004ce8:	415b      	adcs	r3, r3
 8004cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004cf0:	4641      	mov	r1, r8
 8004cf2:	eb12 0a01 	adds.w	sl, r2, r1
 8004cf6:	4649      	mov	r1, r9
 8004cf8:	eb43 0b01 	adc.w	fp, r3, r1
 8004cfc:	f04f 0200 	mov.w	r2, #0
 8004d00:	f04f 0300 	mov.w	r3, #0
 8004d04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d10:	4692      	mov	sl, r2
 8004d12:	469b      	mov	fp, r3
 8004d14:	4643      	mov	r3, r8
 8004d16:	eb1a 0303 	adds.w	r3, sl, r3
 8004d1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d1e:	464b      	mov	r3, r9
 8004d20:	eb4b 0303 	adc.w	r3, fp, r3
 8004d24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d34:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	18db      	adds	r3, r3, r3
 8004d40:	643b      	str	r3, [r7, #64]	; 0x40
 8004d42:	4613      	mov	r3, r2
 8004d44:	eb42 0303 	adc.w	r3, r2, r3
 8004d48:	647b      	str	r3, [r7, #68]	; 0x44
 8004d4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d52:	f7fb faa5 	bl	80002a0 <__aeabi_uldivmod>
 8004d56:	4602      	mov	r2, r0
 8004d58:	460b      	mov	r3, r1
 8004d5a:	4611      	mov	r1, r2
 8004d5c:	4b3b      	ldr	r3, [pc, #236]	; (8004e4c <UART_SetConfig+0x2d4>)
 8004d5e:	fba3 2301 	umull	r2, r3, r3, r1
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	2264      	movs	r2, #100	; 0x64
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	1acb      	subs	r3, r1, r3
 8004d6c:	00db      	lsls	r3, r3, #3
 8004d6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004d72:	4b36      	ldr	r3, [pc, #216]	; (8004e4c <UART_SetConfig+0x2d4>)
 8004d74:	fba3 2302 	umull	r2, r3, r3, r2
 8004d78:	095b      	lsrs	r3, r3, #5
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d80:	441c      	add	r4, r3
 8004d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d86:	2200      	movs	r2, #0
 8004d88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d8c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004d90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004d94:	4642      	mov	r2, r8
 8004d96:	464b      	mov	r3, r9
 8004d98:	1891      	adds	r1, r2, r2
 8004d9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004d9c:	415b      	adcs	r3, r3
 8004d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004da0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004da4:	4641      	mov	r1, r8
 8004da6:	1851      	adds	r1, r2, r1
 8004da8:	6339      	str	r1, [r7, #48]	; 0x30
 8004daa:	4649      	mov	r1, r9
 8004dac:	414b      	adcs	r3, r1
 8004dae:	637b      	str	r3, [r7, #52]	; 0x34
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
 8004db8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004dbc:	4659      	mov	r1, fp
 8004dbe:	00cb      	lsls	r3, r1, #3
 8004dc0:	4651      	mov	r1, sl
 8004dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dc6:	4651      	mov	r1, sl
 8004dc8:	00ca      	lsls	r2, r1, #3
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4603      	mov	r3, r0
 8004dd0:	4642      	mov	r2, r8
 8004dd2:	189b      	adds	r3, r3, r2
 8004dd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004dd8:	464b      	mov	r3, r9
 8004dda:	460a      	mov	r2, r1
 8004ddc:	eb42 0303 	adc.w	r3, r2, r3
 8004de0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004df0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004df4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004df8:	460b      	mov	r3, r1
 8004dfa:	18db      	adds	r3, r3, r3
 8004dfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dfe:	4613      	mov	r3, r2
 8004e00:	eb42 0303 	adc.w	r3, r2, r3
 8004e04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e0e:	f7fb fa47 	bl	80002a0 <__aeabi_uldivmod>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4b0d      	ldr	r3, [pc, #52]	; (8004e4c <UART_SetConfig+0x2d4>)
 8004e18:	fba3 1302 	umull	r1, r3, r3, r2
 8004e1c:	095b      	lsrs	r3, r3, #5
 8004e1e:	2164      	movs	r1, #100	; 0x64
 8004e20:	fb01 f303 	mul.w	r3, r1, r3
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	3332      	adds	r3, #50	; 0x32
 8004e2a:	4a08      	ldr	r2, [pc, #32]	; (8004e4c <UART_SetConfig+0x2d4>)
 8004e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	f003 0207 	and.w	r2, r3, #7
 8004e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4422      	add	r2, r4
 8004e3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e40:	e105      	b.n	800504e <UART_SetConfig+0x4d6>
 8004e42:	bf00      	nop
 8004e44:	40011000 	.word	0x40011000
 8004e48:	40011400 	.word	0x40011400
 8004e4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e54:	2200      	movs	r2, #0
 8004e56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e5a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e62:	4642      	mov	r2, r8
 8004e64:	464b      	mov	r3, r9
 8004e66:	1891      	adds	r1, r2, r2
 8004e68:	6239      	str	r1, [r7, #32]
 8004e6a:	415b      	adcs	r3, r3
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004e6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e72:	4641      	mov	r1, r8
 8004e74:	1854      	adds	r4, r2, r1
 8004e76:	4649      	mov	r1, r9
 8004e78:	eb43 0501 	adc.w	r5, r3, r1
 8004e7c:	f04f 0200 	mov.w	r2, #0
 8004e80:	f04f 0300 	mov.w	r3, #0
 8004e84:	00eb      	lsls	r3, r5, #3
 8004e86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e8a:	00e2      	lsls	r2, r4, #3
 8004e8c:	4614      	mov	r4, r2
 8004e8e:	461d      	mov	r5, r3
 8004e90:	4643      	mov	r3, r8
 8004e92:	18e3      	adds	r3, r4, r3
 8004e94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004e98:	464b      	mov	r3, r9
 8004e9a:	eb45 0303 	adc.w	r3, r5, r3
 8004e9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004eae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004eb2:	f04f 0200 	mov.w	r2, #0
 8004eb6:	f04f 0300 	mov.w	r3, #0
 8004eba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004ebe:	4629      	mov	r1, r5
 8004ec0:	008b      	lsls	r3, r1, #2
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ec8:	4621      	mov	r1, r4
 8004eca:	008a      	lsls	r2, r1, #2
 8004ecc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ed0:	f7fb f9e6 	bl	80002a0 <__aeabi_uldivmod>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	4b60      	ldr	r3, [pc, #384]	; (800505c <UART_SetConfig+0x4e4>)
 8004eda:	fba3 2302 	umull	r2, r3, r3, r2
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	011c      	lsls	r4, r3, #4
 8004ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004eec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004ef0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004ef4:	4642      	mov	r2, r8
 8004ef6:	464b      	mov	r3, r9
 8004ef8:	1891      	adds	r1, r2, r2
 8004efa:	61b9      	str	r1, [r7, #24]
 8004efc:	415b      	adcs	r3, r3
 8004efe:	61fb      	str	r3, [r7, #28]
 8004f00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f04:	4641      	mov	r1, r8
 8004f06:	1851      	adds	r1, r2, r1
 8004f08:	6139      	str	r1, [r7, #16]
 8004f0a:	4649      	mov	r1, r9
 8004f0c:	414b      	adcs	r3, r1
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	f04f 0200 	mov.w	r2, #0
 8004f14:	f04f 0300 	mov.w	r3, #0
 8004f18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f1c:	4659      	mov	r1, fp
 8004f1e:	00cb      	lsls	r3, r1, #3
 8004f20:	4651      	mov	r1, sl
 8004f22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f26:	4651      	mov	r1, sl
 8004f28:	00ca      	lsls	r2, r1, #3
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4603      	mov	r3, r0
 8004f30:	4642      	mov	r2, r8
 8004f32:	189b      	adds	r3, r3, r2
 8004f34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f38:	464b      	mov	r3, r9
 8004f3a:	460a      	mov	r2, r1
 8004f3c:	eb42 0303 	adc.w	r3, r2, r3
 8004f40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f4e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f50:	f04f 0200 	mov.w	r2, #0
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f5c:	4649      	mov	r1, r9
 8004f5e:	008b      	lsls	r3, r1, #2
 8004f60:	4641      	mov	r1, r8
 8004f62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f66:	4641      	mov	r1, r8
 8004f68:	008a      	lsls	r2, r1, #2
 8004f6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f6e:	f7fb f997 	bl	80002a0 <__aeabi_uldivmod>
 8004f72:	4602      	mov	r2, r0
 8004f74:	460b      	mov	r3, r1
 8004f76:	4b39      	ldr	r3, [pc, #228]	; (800505c <UART_SetConfig+0x4e4>)
 8004f78:	fba3 1302 	umull	r1, r3, r3, r2
 8004f7c:	095b      	lsrs	r3, r3, #5
 8004f7e:	2164      	movs	r1, #100	; 0x64
 8004f80:	fb01 f303 	mul.w	r3, r1, r3
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	011b      	lsls	r3, r3, #4
 8004f88:	3332      	adds	r3, #50	; 0x32
 8004f8a:	4a34      	ldr	r2, [pc, #208]	; (800505c <UART_SetConfig+0x4e4>)
 8004f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f90:	095b      	lsrs	r3, r3, #5
 8004f92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f96:	441c      	add	r4, r3
 8004f98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	673b      	str	r3, [r7, #112]	; 0x70
 8004fa0:	677a      	str	r2, [r7, #116]	; 0x74
 8004fa2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004fa6:	4642      	mov	r2, r8
 8004fa8:	464b      	mov	r3, r9
 8004faa:	1891      	adds	r1, r2, r2
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	415b      	adcs	r3, r3
 8004fb0:	60fb      	str	r3, [r7, #12]
 8004fb2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fb6:	4641      	mov	r1, r8
 8004fb8:	1851      	adds	r1, r2, r1
 8004fba:	6039      	str	r1, [r7, #0]
 8004fbc:	4649      	mov	r1, r9
 8004fbe:	414b      	adcs	r3, r1
 8004fc0:	607b      	str	r3, [r7, #4]
 8004fc2:	f04f 0200 	mov.w	r2, #0
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004fce:	4659      	mov	r1, fp
 8004fd0:	00cb      	lsls	r3, r1, #3
 8004fd2:	4651      	mov	r1, sl
 8004fd4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fd8:	4651      	mov	r1, sl
 8004fda:	00ca      	lsls	r2, r1, #3
 8004fdc:	4610      	mov	r0, r2
 8004fde:	4619      	mov	r1, r3
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	4642      	mov	r2, r8
 8004fe4:	189b      	adds	r3, r3, r2
 8004fe6:	66bb      	str	r3, [r7, #104]	; 0x68
 8004fe8:	464b      	mov	r3, r9
 8004fea:	460a      	mov	r2, r1
 8004fec:	eb42 0303 	adc.w	r3, r2, r3
 8004ff0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	663b      	str	r3, [r7, #96]	; 0x60
 8004ffc:	667a      	str	r2, [r7, #100]	; 0x64
 8004ffe:	f04f 0200 	mov.w	r2, #0
 8005002:	f04f 0300 	mov.w	r3, #0
 8005006:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800500a:	4649      	mov	r1, r9
 800500c:	008b      	lsls	r3, r1, #2
 800500e:	4641      	mov	r1, r8
 8005010:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005014:	4641      	mov	r1, r8
 8005016:	008a      	lsls	r2, r1, #2
 8005018:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800501c:	f7fb f940 	bl	80002a0 <__aeabi_uldivmod>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4b0d      	ldr	r3, [pc, #52]	; (800505c <UART_SetConfig+0x4e4>)
 8005026:	fba3 1302 	umull	r1, r3, r3, r2
 800502a:	095b      	lsrs	r3, r3, #5
 800502c:	2164      	movs	r1, #100	; 0x64
 800502e:	fb01 f303 	mul.w	r3, r1, r3
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	3332      	adds	r3, #50	; 0x32
 8005038:	4a08      	ldr	r2, [pc, #32]	; (800505c <UART_SetConfig+0x4e4>)
 800503a:	fba2 2303 	umull	r2, r3, r2, r3
 800503e:	095b      	lsrs	r3, r3, #5
 8005040:	f003 020f 	and.w	r2, r3, #15
 8005044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4422      	add	r2, r4
 800504c:	609a      	str	r2, [r3, #8]
}
 800504e:	bf00      	nop
 8005050:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005054:	46bd      	mov	sp, r7
 8005056:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800505a:	bf00      	nop
 800505c:	51eb851f 	.word	0x51eb851f

08005060 <__errno>:
 8005060:	4b01      	ldr	r3, [pc, #4]	; (8005068 <__errno+0x8>)
 8005062:	6818      	ldr	r0, [r3, #0]
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000354 	.word	0x20000354

0800506c <__libc_init_array>:
 800506c:	b570      	push	{r4, r5, r6, lr}
 800506e:	4d0d      	ldr	r5, [pc, #52]	; (80050a4 <__libc_init_array+0x38>)
 8005070:	4c0d      	ldr	r4, [pc, #52]	; (80050a8 <__libc_init_array+0x3c>)
 8005072:	1b64      	subs	r4, r4, r5
 8005074:	10a4      	asrs	r4, r4, #2
 8005076:	2600      	movs	r6, #0
 8005078:	42a6      	cmp	r6, r4
 800507a:	d109      	bne.n	8005090 <__libc_init_array+0x24>
 800507c:	4d0b      	ldr	r5, [pc, #44]	; (80050ac <__libc_init_array+0x40>)
 800507e:	4c0c      	ldr	r4, [pc, #48]	; (80050b0 <__libc_init_array+0x44>)
 8005080:	f000 fca2 	bl	80059c8 <_init>
 8005084:	1b64      	subs	r4, r4, r5
 8005086:	10a4      	asrs	r4, r4, #2
 8005088:	2600      	movs	r6, #0
 800508a:	42a6      	cmp	r6, r4
 800508c:	d105      	bne.n	800509a <__libc_init_array+0x2e>
 800508e:	bd70      	pop	{r4, r5, r6, pc}
 8005090:	f855 3b04 	ldr.w	r3, [r5], #4
 8005094:	4798      	blx	r3
 8005096:	3601      	adds	r6, #1
 8005098:	e7ee      	b.n	8005078 <__libc_init_array+0xc>
 800509a:	f855 3b04 	ldr.w	r3, [r5], #4
 800509e:	4798      	blx	r3
 80050a0:	3601      	adds	r6, #1
 80050a2:	e7f2      	b.n	800508a <__libc_init_array+0x1e>
 80050a4:	080066ec 	.word	0x080066ec
 80050a8:	080066ec 	.word	0x080066ec
 80050ac:	080066ec 	.word	0x080066ec
 80050b0:	080066f0 	.word	0x080066f0

080050b4 <memcpy>:
 80050b4:	440a      	add	r2, r1
 80050b6:	4291      	cmp	r1, r2
 80050b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80050bc:	d100      	bne.n	80050c0 <memcpy+0xc>
 80050be:	4770      	bx	lr
 80050c0:	b510      	push	{r4, lr}
 80050c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050ca:	4291      	cmp	r1, r2
 80050cc:	d1f9      	bne.n	80050c2 <memcpy+0xe>
 80050ce:	bd10      	pop	{r4, pc}

080050d0 <memset>:
 80050d0:	4402      	add	r2, r0
 80050d2:	4603      	mov	r3, r0
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d100      	bne.n	80050da <memset+0xa>
 80050d8:	4770      	bx	lr
 80050da:	f803 1b01 	strb.w	r1, [r3], #1
 80050de:	e7f9      	b.n	80050d4 <memset+0x4>

080050e0 <sniprintf>:
 80050e0:	b40c      	push	{r2, r3}
 80050e2:	b530      	push	{r4, r5, lr}
 80050e4:	4b17      	ldr	r3, [pc, #92]	; (8005144 <sniprintf+0x64>)
 80050e6:	1e0c      	subs	r4, r1, #0
 80050e8:	681d      	ldr	r5, [r3, #0]
 80050ea:	b09d      	sub	sp, #116	; 0x74
 80050ec:	da08      	bge.n	8005100 <sniprintf+0x20>
 80050ee:	238b      	movs	r3, #139	; 0x8b
 80050f0:	602b      	str	r3, [r5, #0]
 80050f2:	f04f 30ff 	mov.w	r0, #4294967295
 80050f6:	b01d      	add	sp, #116	; 0x74
 80050f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80050fc:	b002      	add	sp, #8
 80050fe:	4770      	bx	lr
 8005100:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005104:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005108:	bf14      	ite	ne
 800510a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800510e:	4623      	moveq	r3, r4
 8005110:	9304      	str	r3, [sp, #16]
 8005112:	9307      	str	r3, [sp, #28]
 8005114:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005118:	9002      	str	r0, [sp, #8]
 800511a:	9006      	str	r0, [sp, #24]
 800511c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005120:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005122:	ab21      	add	r3, sp, #132	; 0x84
 8005124:	a902      	add	r1, sp, #8
 8005126:	4628      	mov	r0, r5
 8005128:	9301      	str	r3, [sp, #4]
 800512a:	f000 f869 	bl	8005200 <_svfiprintf_r>
 800512e:	1c43      	adds	r3, r0, #1
 8005130:	bfbc      	itt	lt
 8005132:	238b      	movlt	r3, #139	; 0x8b
 8005134:	602b      	strlt	r3, [r5, #0]
 8005136:	2c00      	cmp	r4, #0
 8005138:	d0dd      	beq.n	80050f6 <sniprintf+0x16>
 800513a:	9b02      	ldr	r3, [sp, #8]
 800513c:	2200      	movs	r2, #0
 800513e:	701a      	strb	r2, [r3, #0]
 8005140:	e7d9      	b.n	80050f6 <sniprintf+0x16>
 8005142:	bf00      	nop
 8005144:	20000354 	.word	0x20000354

08005148 <__ssputs_r>:
 8005148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800514c:	688e      	ldr	r6, [r1, #8]
 800514e:	429e      	cmp	r6, r3
 8005150:	4682      	mov	sl, r0
 8005152:	460c      	mov	r4, r1
 8005154:	4690      	mov	r8, r2
 8005156:	461f      	mov	r7, r3
 8005158:	d838      	bhi.n	80051cc <__ssputs_r+0x84>
 800515a:	898a      	ldrh	r2, [r1, #12]
 800515c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005160:	d032      	beq.n	80051c8 <__ssputs_r+0x80>
 8005162:	6825      	ldr	r5, [r4, #0]
 8005164:	6909      	ldr	r1, [r1, #16]
 8005166:	eba5 0901 	sub.w	r9, r5, r1
 800516a:	6965      	ldr	r5, [r4, #20]
 800516c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005170:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005174:	3301      	adds	r3, #1
 8005176:	444b      	add	r3, r9
 8005178:	106d      	asrs	r5, r5, #1
 800517a:	429d      	cmp	r5, r3
 800517c:	bf38      	it	cc
 800517e:	461d      	movcc	r5, r3
 8005180:	0553      	lsls	r3, r2, #21
 8005182:	d531      	bpl.n	80051e8 <__ssputs_r+0xa0>
 8005184:	4629      	mov	r1, r5
 8005186:	f000 fb55 	bl	8005834 <_malloc_r>
 800518a:	4606      	mov	r6, r0
 800518c:	b950      	cbnz	r0, 80051a4 <__ssputs_r+0x5c>
 800518e:	230c      	movs	r3, #12
 8005190:	f8ca 3000 	str.w	r3, [sl]
 8005194:	89a3      	ldrh	r3, [r4, #12]
 8005196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800519a:	81a3      	strh	r3, [r4, #12]
 800519c:	f04f 30ff 	mov.w	r0, #4294967295
 80051a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051a4:	6921      	ldr	r1, [r4, #16]
 80051a6:	464a      	mov	r2, r9
 80051a8:	f7ff ff84 	bl	80050b4 <memcpy>
 80051ac:	89a3      	ldrh	r3, [r4, #12]
 80051ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80051b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051b6:	81a3      	strh	r3, [r4, #12]
 80051b8:	6126      	str	r6, [r4, #16]
 80051ba:	6165      	str	r5, [r4, #20]
 80051bc:	444e      	add	r6, r9
 80051be:	eba5 0509 	sub.w	r5, r5, r9
 80051c2:	6026      	str	r6, [r4, #0]
 80051c4:	60a5      	str	r5, [r4, #8]
 80051c6:	463e      	mov	r6, r7
 80051c8:	42be      	cmp	r6, r7
 80051ca:	d900      	bls.n	80051ce <__ssputs_r+0x86>
 80051cc:	463e      	mov	r6, r7
 80051ce:	6820      	ldr	r0, [r4, #0]
 80051d0:	4632      	mov	r2, r6
 80051d2:	4641      	mov	r1, r8
 80051d4:	f000 faa8 	bl	8005728 <memmove>
 80051d8:	68a3      	ldr	r3, [r4, #8]
 80051da:	1b9b      	subs	r3, r3, r6
 80051dc:	60a3      	str	r3, [r4, #8]
 80051de:	6823      	ldr	r3, [r4, #0]
 80051e0:	4433      	add	r3, r6
 80051e2:	6023      	str	r3, [r4, #0]
 80051e4:	2000      	movs	r0, #0
 80051e6:	e7db      	b.n	80051a0 <__ssputs_r+0x58>
 80051e8:	462a      	mov	r2, r5
 80051ea:	f000 fb97 	bl	800591c <_realloc_r>
 80051ee:	4606      	mov	r6, r0
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d1e1      	bne.n	80051b8 <__ssputs_r+0x70>
 80051f4:	6921      	ldr	r1, [r4, #16]
 80051f6:	4650      	mov	r0, sl
 80051f8:	f000 fab0 	bl	800575c <_free_r>
 80051fc:	e7c7      	b.n	800518e <__ssputs_r+0x46>
	...

08005200 <_svfiprintf_r>:
 8005200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005204:	4698      	mov	r8, r3
 8005206:	898b      	ldrh	r3, [r1, #12]
 8005208:	061b      	lsls	r3, r3, #24
 800520a:	b09d      	sub	sp, #116	; 0x74
 800520c:	4607      	mov	r7, r0
 800520e:	460d      	mov	r5, r1
 8005210:	4614      	mov	r4, r2
 8005212:	d50e      	bpl.n	8005232 <_svfiprintf_r+0x32>
 8005214:	690b      	ldr	r3, [r1, #16]
 8005216:	b963      	cbnz	r3, 8005232 <_svfiprintf_r+0x32>
 8005218:	2140      	movs	r1, #64	; 0x40
 800521a:	f000 fb0b 	bl	8005834 <_malloc_r>
 800521e:	6028      	str	r0, [r5, #0]
 8005220:	6128      	str	r0, [r5, #16]
 8005222:	b920      	cbnz	r0, 800522e <_svfiprintf_r+0x2e>
 8005224:	230c      	movs	r3, #12
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	f04f 30ff 	mov.w	r0, #4294967295
 800522c:	e0d1      	b.n	80053d2 <_svfiprintf_r+0x1d2>
 800522e:	2340      	movs	r3, #64	; 0x40
 8005230:	616b      	str	r3, [r5, #20]
 8005232:	2300      	movs	r3, #0
 8005234:	9309      	str	r3, [sp, #36]	; 0x24
 8005236:	2320      	movs	r3, #32
 8005238:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800523c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005240:	2330      	movs	r3, #48	; 0x30
 8005242:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80053ec <_svfiprintf_r+0x1ec>
 8005246:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800524a:	f04f 0901 	mov.w	r9, #1
 800524e:	4623      	mov	r3, r4
 8005250:	469a      	mov	sl, r3
 8005252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005256:	b10a      	cbz	r2, 800525c <_svfiprintf_r+0x5c>
 8005258:	2a25      	cmp	r2, #37	; 0x25
 800525a:	d1f9      	bne.n	8005250 <_svfiprintf_r+0x50>
 800525c:	ebba 0b04 	subs.w	fp, sl, r4
 8005260:	d00b      	beq.n	800527a <_svfiprintf_r+0x7a>
 8005262:	465b      	mov	r3, fp
 8005264:	4622      	mov	r2, r4
 8005266:	4629      	mov	r1, r5
 8005268:	4638      	mov	r0, r7
 800526a:	f7ff ff6d 	bl	8005148 <__ssputs_r>
 800526e:	3001      	adds	r0, #1
 8005270:	f000 80aa 	beq.w	80053c8 <_svfiprintf_r+0x1c8>
 8005274:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005276:	445a      	add	r2, fp
 8005278:	9209      	str	r2, [sp, #36]	; 0x24
 800527a:	f89a 3000 	ldrb.w	r3, [sl]
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 80a2 	beq.w	80053c8 <_svfiprintf_r+0x1c8>
 8005284:	2300      	movs	r3, #0
 8005286:	f04f 32ff 	mov.w	r2, #4294967295
 800528a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800528e:	f10a 0a01 	add.w	sl, sl, #1
 8005292:	9304      	str	r3, [sp, #16]
 8005294:	9307      	str	r3, [sp, #28]
 8005296:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800529a:	931a      	str	r3, [sp, #104]	; 0x68
 800529c:	4654      	mov	r4, sl
 800529e:	2205      	movs	r2, #5
 80052a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052a4:	4851      	ldr	r0, [pc, #324]	; (80053ec <_svfiprintf_r+0x1ec>)
 80052a6:	f7fa ffab 	bl	8000200 <memchr>
 80052aa:	9a04      	ldr	r2, [sp, #16]
 80052ac:	b9d8      	cbnz	r0, 80052e6 <_svfiprintf_r+0xe6>
 80052ae:	06d0      	lsls	r0, r2, #27
 80052b0:	bf44      	itt	mi
 80052b2:	2320      	movmi	r3, #32
 80052b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052b8:	0711      	lsls	r1, r2, #28
 80052ba:	bf44      	itt	mi
 80052bc:	232b      	movmi	r3, #43	; 0x2b
 80052be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052c2:	f89a 3000 	ldrb.w	r3, [sl]
 80052c6:	2b2a      	cmp	r3, #42	; 0x2a
 80052c8:	d015      	beq.n	80052f6 <_svfiprintf_r+0xf6>
 80052ca:	9a07      	ldr	r2, [sp, #28]
 80052cc:	4654      	mov	r4, sl
 80052ce:	2000      	movs	r0, #0
 80052d0:	f04f 0c0a 	mov.w	ip, #10
 80052d4:	4621      	mov	r1, r4
 80052d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052da:	3b30      	subs	r3, #48	; 0x30
 80052dc:	2b09      	cmp	r3, #9
 80052de:	d94e      	bls.n	800537e <_svfiprintf_r+0x17e>
 80052e0:	b1b0      	cbz	r0, 8005310 <_svfiprintf_r+0x110>
 80052e2:	9207      	str	r2, [sp, #28]
 80052e4:	e014      	b.n	8005310 <_svfiprintf_r+0x110>
 80052e6:	eba0 0308 	sub.w	r3, r0, r8
 80052ea:	fa09 f303 	lsl.w	r3, r9, r3
 80052ee:	4313      	orrs	r3, r2
 80052f0:	9304      	str	r3, [sp, #16]
 80052f2:	46a2      	mov	sl, r4
 80052f4:	e7d2      	b.n	800529c <_svfiprintf_r+0x9c>
 80052f6:	9b03      	ldr	r3, [sp, #12]
 80052f8:	1d19      	adds	r1, r3, #4
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	9103      	str	r1, [sp, #12]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	bfbb      	ittet	lt
 8005302:	425b      	neglt	r3, r3
 8005304:	f042 0202 	orrlt.w	r2, r2, #2
 8005308:	9307      	strge	r3, [sp, #28]
 800530a:	9307      	strlt	r3, [sp, #28]
 800530c:	bfb8      	it	lt
 800530e:	9204      	strlt	r2, [sp, #16]
 8005310:	7823      	ldrb	r3, [r4, #0]
 8005312:	2b2e      	cmp	r3, #46	; 0x2e
 8005314:	d10c      	bne.n	8005330 <_svfiprintf_r+0x130>
 8005316:	7863      	ldrb	r3, [r4, #1]
 8005318:	2b2a      	cmp	r3, #42	; 0x2a
 800531a:	d135      	bne.n	8005388 <_svfiprintf_r+0x188>
 800531c:	9b03      	ldr	r3, [sp, #12]
 800531e:	1d1a      	adds	r2, r3, #4
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	9203      	str	r2, [sp, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	bfb8      	it	lt
 8005328:	f04f 33ff 	movlt.w	r3, #4294967295
 800532c:	3402      	adds	r4, #2
 800532e:	9305      	str	r3, [sp, #20]
 8005330:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80053fc <_svfiprintf_r+0x1fc>
 8005334:	7821      	ldrb	r1, [r4, #0]
 8005336:	2203      	movs	r2, #3
 8005338:	4650      	mov	r0, sl
 800533a:	f7fa ff61 	bl	8000200 <memchr>
 800533e:	b140      	cbz	r0, 8005352 <_svfiprintf_r+0x152>
 8005340:	2340      	movs	r3, #64	; 0x40
 8005342:	eba0 000a 	sub.w	r0, r0, sl
 8005346:	fa03 f000 	lsl.w	r0, r3, r0
 800534a:	9b04      	ldr	r3, [sp, #16]
 800534c:	4303      	orrs	r3, r0
 800534e:	3401      	adds	r4, #1
 8005350:	9304      	str	r3, [sp, #16]
 8005352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005356:	4826      	ldr	r0, [pc, #152]	; (80053f0 <_svfiprintf_r+0x1f0>)
 8005358:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800535c:	2206      	movs	r2, #6
 800535e:	f7fa ff4f 	bl	8000200 <memchr>
 8005362:	2800      	cmp	r0, #0
 8005364:	d038      	beq.n	80053d8 <_svfiprintf_r+0x1d8>
 8005366:	4b23      	ldr	r3, [pc, #140]	; (80053f4 <_svfiprintf_r+0x1f4>)
 8005368:	bb1b      	cbnz	r3, 80053b2 <_svfiprintf_r+0x1b2>
 800536a:	9b03      	ldr	r3, [sp, #12]
 800536c:	3307      	adds	r3, #7
 800536e:	f023 0307 	bic.w	r3, r3, #7
 8005372:	3308      	adds	r3, #8
 8005374:	9303      	str	r3, [sp, #12]
 8005376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005378:	4433      	add	r3, r6
 800537a:	9309      	str	r3, [sp, #36]	; 0x24
 800537c:	e767      	b.n	800524e <_svfiprintf_r+0x4e>
 800537e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005382:	460c      	mov	r4, r1
 8005384:	2001      	movs	r0, #1
 8005386:	e7a5      	b.n	80052d4 <_svfiprintf_r+0xd4>
 8005388:	2300      	movs	r3, #0
 800538a:	3401      	adds	r4, #1
 800538c:	9305      	str	r3, [sp, #20]
 800538e:	4619      	mov	r1, r3
 8005390:	f04f 0c0a 	mov.w	ip, #10
 8005394:	4620      	mov	r0, r4
 8005396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800539a:	3a30      	subs	r2, #48	; 0x30
 800539c:	2a09      	cmp	r2, #9
 800539e:	d903      	bls.n	80053a8 <_svfiprintf_r+0x1a8>
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0c5      	beq.n	8005330 <_svfiprintf_r+0x130>
 80053a4:	9105      	str	r1, [sp, #20]
 80053a6:	e7c3      	b.n	8005330 <_svfiprintf_r+0x130>
 80053a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80053ac:	4604      	mov	r4, r0
 80053ae:	2301      	movs	r3, #1
 80053b0:	e7f0      	b.n	8005394 <_svfiprintf_r+0x194>
 80053b2:	ab03      	add	r3, sp, #12
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	462a      	mov	r2, r5
 80053b8:	4b0f      	ldr	r3, [pc, #60]	; (80053f8 <_svfiprintf_r+0x1f8>)
 80053ba:	a904      	add	r1, sp, #16
 80053bc:	4638      	mov	r0, r7
 80053be:	f3af 8000 	nop.w
 80053c2:	1c42      	adds	r2, r0, #1
 80053c4:	4606      	mov	r6, r0
 80053c6:	d1d6      	bne.n	8005376 <_svfiprintf_r+0x176>
 80053c8:	89ab      	ldrh	r3, [r5, #12]
 80053ca:	065b      	lsls	r3, r3, #25
 80053cc:	f53f af2c 	bmi.w	8005228 <_svfiprintf_r+0x28>
 80053d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053d2:	b01d      	add	sp, #116	; 0x74
 80053d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d8:	ab03      	add	r3, sp, #12
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	462a      	mov	r2, r5
 80053de:	4b06      	ldr	r3, [pc, #24]	; (80053f8 <_svfiprintf_r+0x1f8>)
 80053e0:	a904      	add	r1, sp, #16
 80053e2:	4638      	mov	r0, r7
 80053e4:	f000 f87a 	bl	80054dc <_printf_i>
 80053e8:	e7eb      	b.n	80053c2 <_svfiprintf_r+0x1c2>
 80053ea:	bf00      	nop
 80053ec:	080066b1 	.word	0x080066b1
 80053f0:	080066bb 	.word	0x080066bb
 80053f4:	00000000 	.word	0x00000000
 80053f8:	08005149 	.word	0x08005149
 80053fc:	080066b7 	.word	0x080066b7

08005400 <_printf_common>:
 8005400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005404:	4616      	mov	r6, r2
 8005406:	4699      	mov	r9, r3
 8005408:	688a      	ldr	r2, [r1, #8]
 800540a:	690b      	ldr	r3, [r1, #16]
 800540c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005410:	4293      	cmp	r3, r2
 8005412:	bfb8      	it	lt
 8005414:	4613      	movlt	r3, r2
 8005416:	6033      	str	r3, [r6, #0]
 8005418:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800541c:	4607      	mov	r7, r0
 800541e:	460c      	mov	r4, r1
 8005420:	b10a      	cbz	r2, 8005426 <_printf_common+0x26>
 8005422:	3301      	adds	r3, #1
 8005424:	6033      	str	r3, [r6, #0]
 8005426:	6823      	ldr	r3, [r4, #0]
 8005428:	0699      	lsls	r1, r3, #26
 800542a:	bf42      	ittt	mi
 800542c:	6833      	ldrmi	r3, [r6, #0]
 800542e:	3302      	addmi	r3, #2
 8005430:	6033      	strmi	r3, [r6, #0]
 8005432:	6825      	ldr	r5, [r4, #0]
 8005434:	f015 0506 	ands.w	r5, r5, #6
 8005438:	d106      	bne.n	8005448 <_printf_common+0x48>
 800543a:	f104 0a19 	add.w	sl, r4, #25
 800543e:	68e3      	ldr	r3, [r4, #12]
 8005440:	6832      	ldr	r2, [r6, #0]
 8005442:	1a9b      	subs	r3, r3, r2
 8005444:	42ab      	cmp	r3, r5
 8005446:	dc26      	bgt.n	8005496 <_printf_common+0x96>
 8005448:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800544c:	1e13      	subs	r3, r2, #0
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	bf18      	it	ne
 8005452:	2301      	movne	r3, #1
 8005454:	0692      	lsls	r2, r2, #26
 8005456:	d42b      	bmi.n	80054b0 <_printf_common+0xb0>
 8005458:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800545c:	4649      	mov	r1, r9
 800545e:	4638      	mov	r0, r7
 8005460:	47c0      	blx	r8
 8005462:	3001      	adds	r0, #1
 8005464:	d01e      	beq.n	80054a4 <_printf_common+0xa4>
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	68e5      	ldr	r5, [r4, #12]
 800546a:	6832      	ldr	r2, [r6, #0]
 800546c:	f003 0306 	and.w	r3, r3, #6
 8005470:	2b04      	cmp	r3, #4
 8005472:	bf08      	it	eq
 8005474:	1aad      	subeq	r5, r5, r2
 8005476:	68a3      	ldr	r3, [r4, #8]
 8005478:	6922      	ldr	r2, [r4, #16]
 800547a:	bf0c      	ite	eq
 800547c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005480:	2500      	movne	r5, #0
 8005482:	4293      	cmp	r3, r2
 8005484:	bfc4      	itt	gt
 8005486:	1a9b      	subgt	r3, r3, r2
 8005488:	18ed      	addgt	r5, r5, r3
 800548a:	2600      	movs	r6, #0
 800548c:	341a      	adds	r4, #26
 800548e:	42b5      	cmp	r5, r6
 8005490:	d11a      	bne.n	80054c8 <_printf_common+0xc8>
 8005492:	2000      	movs	r0, #0
 8005494:	e008      	b.n	80054a8 <_printf_common+0xa8>
 8005496:	2301      	movs	r3, #1
 8005498:	4652      	mov	r2, sl
 800549a:	4649      	mov	r1, r9
 800549c:	4638      	mov	r0, r7
 800549e:	47c0      	blx	r8
 80054a0:	3001      	adds	r0, #1
 80054a2:	d103      	bne.n	80054ac <_printf_common+0xac>
 80054a4:	f04f 30ff 	mov.w	r0, #4294967295
 80054a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ac:	3501      	adds	r5, #1
 80054ae:	e7c6      	b.n	800543e <_printf_common+0x3e>
 80054b0:	18e1      	adds	r1, r4, r3
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	2030      	movs	r0, #48	; 0x30
 80054b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054ba:	4422      	add	r2, r4
 80054bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054c4:	3302      	adds	r3, #2
 80054c6:	e7c7      	b.n	8005458 <_printf_common+0x58>
 80054c8:	2301      	movs	r3, #1
 80054ca:	4622      	mov	r2, r4
 80054cc:	4649      	mov	r1, r9
 80054ce:	4638      	mov	r0, r7
 80054d0:	47c0      	blx	r8
 80054d2:	3001      	adds	r0, #1
 80054d4:	d0e6      	beq.n	80054a4 <_printf_common+0xa4>
 80054d6:	3601      	adds	r6, #1
 80054d8:	e7d9      	b.n	800548e <_printf_common+0x8e>
	...

080054dc <_printf_i>:
 80054dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054e0:	7e0f      	ldrb	r7, [r1, #24]
 80054e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054e4:	2f78      	cmp	r7, #120	; 0x78
 80054e6:	4691      	mov	r9, r2
 80054e8:	4680      	mov	r8, r0
 80054ea:	460c      	mov	r4, r1
 80054ec:	469a      	mov	sl, r3
 80054ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054f2:	d807      	bhi.n	8005504 <_printf_i+0x28>
 80054f4:	2f62      	cmp	r7, #98	; 0x62
 80054f6:	d80a      	bhi.n	800550e <_printf_i+0x32>
 80054f8:	2f00      	cmp	r7, #0
 80054fa:	f000 80d8 	beq.w	80056ae <_printf_i+0x1d2>
 80054fe:	2f58      	cmp	r7, #88	; 0x58
 8005500:	f000 80a3 	beq.w	800564a <_printf_i+0x16e>
 8005504:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005508:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800550c:	e03a      	b.n	8005584 <_printf_i+0xa8>
 800550e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005512:	2b15      	cmp	r3, #21
 8005514:	d8f6      	bhi.n	8005504 <_printf_i+0x28>
 8005516:	a101      	add	r1, pc, #4	; (adr r1, 800551c <_printf_i+0x40>)
 8005518:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800551c:	08005575 	.word	0x08005575
 8005520:	08005589 	.word	0x08005589
 8005524:	08005505 	.word	0x08005505
 8005528:	08005505 	.word	0x08005505
 800552c:	08005505 	.word	0x08005505
 8005530:	08005505 	.word	0x08005505
 8005534:	08005589 	.word	0x08005589
 8005538:	08005505 	.word	0x08005505
 800553c:	08005505 	.word	0x08005505
 8005540:	08005505 	.word	0x08005505
 8005544:	08005505 	.word	0x08005505
 8005548:	08005695 	.word	0x08005695
 800554c:	080055b9 	.word	0x080055b9
 8005550:	08005677 	.word	0x08005677
 8005554:	08005505 	.word	0x08005505
 8005558:	08005505 	.word	0x08005505
 800555c:	080056b7 	.word	0x080056b7
 8005560:	08005505 	.word	0x08005505
 8005564:	080055b9 	.word	0x080055b9
 8005568:	08005505 	.word	0x08005505
 800556c:	08005505 	.word	0x08005505
 8005570:	0800567f 	.word	0x0800567f
 8005574:	682b      	ldr	r3, [r5, #0]
 8005576:	1d1a      	adds	r2, r3, #4
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	602a      	str	r2, [r5, #0]
 800557c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005580:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005584:	2301      	movs	r3, #1
 8005586:	e0a3      	b.n	80056d0 <_printf_i+0x1f4>
 8005588:	6820      	ldr	r0, [r4, #0]
 800558a:	6829      	ldr	r1, [r5, #0]
 800558c:	0606      	lsls	r6, r0, #24
 800558e:	f101 0304 	add.w	r3, r1, #4
 8005592:	d50a      	bpl.n	80055aa <_printf_i+0xce>
 8005594:	680e      	ldr	r6, [r1, #0]
 8005596:	602b      	str	r3, [r5, #0]
 8005598:	2e00      	cmp	r6, #0
 800559a:	da03      	bge.n	80055a4 <_printf_i+0xc8>
 800559c:	232d      	movs	r3, #45	; 0x2d
 800559e:	4276      	negs	r6, r6
 80055a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055a4:	485e      	ldr	r0, [pc, #376]	; (8005720 <_printf_i+0x244>)
 80055a6:	230a      	movs	r3, #10
 80055a8:	e019      	b.n	80055de <_printf_i+0x102>
 80055aa:	680e      	ldr	r6, [r1, #0]
 80055ac:	602b      	str	r3, [r5, #0]
 80055ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055b2:	bf18      	it	ne
 80055b4:	b236      	sxthne	r6, r6
 80055b6:	e7ef      	b.n	8005598 <_printf_i+0xbc>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	6820      	ldr	r0, [r4, #0]
 80055bc:	1d19      	adds	r1, r3, #4
 80055be:	6029      	str	r1, [r5, #0]
 80055c0:	0601      	lsls	r1, r0, #24
 80055c2:	d501      	bpl.n	80055c8 <_printf_i+0xec>
 80055c4:	681e      	ldr	r6, [r3, #0]
 80055c6:	e002      	b.n	80055ce <_printf_i+0xf2>
 80055c8:	0646      	lsls	r6, r0, #25
 80055ca:	d5fb      	bpl.n	80055c4 <_printf_i+0xe8>
 80055cc:	881e      	ldrh	r6, [r3, #0]
 80055ce:	4854      	ldr	r0, [pc, #336]	; (8005720 <_printf_i+0x244>)
 80055d0:	2f6f      	cmp	r7, #111	; 0x6f
 80055d2:	bf0c      	ite	eq
 80055d4:	2308      	moveq	r3, #8
 80055d6:	230a      	movne	r3, #10
 80055d8:	2100      	movs	r1, #0
 80055da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055de:	6865      	ldr	r5, [r4, #4]
 80055e0:	60a5      	str	r5, [r4, #8]
 80055e2:	2d00      	cmp	r5, #0
 80055e4:	bfa2      	ittt	ge
 80055e6:	6821      	ldrge	r1, [r4, #0]
 80055e8:	f021 0104 	bicge.w	r1, r1, #4
 80055ec:	6021      	strge	r1, [r4, #0]
 80055ee:	b90e      	cbnz	r6, 80055f4 <_printf_i+0x118>
 80055f0:	2d00      	cmp	r5, #0
 80055f2:	d04d      	beq.n	8005690 <_printf_i+0x1b4>
 80055f4:	4615      	mov	r5, r2
 80055f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80055fa:	fb03 6711 	mls	r7, r3, r1, r6
 80055fe:	5dc7      	ldrb	r7, [r0, r7]
 8005600:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005604:	4637      	mov	r7, r6
 8005606:	42bb      	cmp	r3, r7
 8005608:	460e      	mov	r6, r1
 800560a:	d9f4      	bls.n	80055f6 <_printf_i+0x11a>
 800560c:	2b08      	cmp	r3, #8
 800560e:	d10b      	bne.n	8005628 <_printf_i+0x14c>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	07de      	lsls	r6, r3, #31
 8005614:	d508      	bpl.n	8005628 <_printf_i+0x14c>
 8005616:	6923      	ldr	r3, [r4, #16]
 8005618:	6861      	ldr	r1, [r4, #4]
 800561a:	4299      	cmp	r1, r3
 800561c:	bfde      	ittt	le
 800561e:	2330      	movle	r3, #48	; 0x30
 8005620:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005624:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005628:	1b52      	subs	r2, r2, r5
 800562a:	6122      	str	r2, [r4, #16]
 800562c:	f8cd a000 	str.w	sl, [sp]
 8005630:	464b      	mov	r3, r9
 8005632:	aa03      	add	r2, sp, #12
 8005634:	4621      	mov	r1, r4
 8005636:	4640      	mov	r0, r8
 8005638:	f7ff fee2 	bl	8005400 <_printf_common>
 800563c:	3001      	adds	r0, #1
 800563e:	d14c      	bne.n	80056da <_printf_i+0x1fe>
 8005640:	f04f 30ff 	mov.w	r0, #4294967295
 8005644:	b004      	add	sp, #16
 8005646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800564a:	4835      	ldr	r0, [pc, #212]	; (8005720 <_printf_i+0x244>)
 800564c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005650:	6829      	ldr	r1, [r5, #0]
 8005652:	6823      	ldr	r3, [r4, #0]
 8005654:	f851 6b04 	ldr.w	r6, [r1], #4
 8005658:	6029      	str	r1, [r5, #0]
 800565a:	061d      	lsls	r5, r3, #24
 800565c:	d514      	bpl.n	8005688 <_printf_i+0x1ac>
 800565e:	07df      	lsls	r7, r3, #31
 8005660:	bf44      	itt	mi
 8005662:	f043 0320 	orrmi.w	r3, r3, #32
 8005666:	6023      	strmi	r3, [r4, #0]
 8005668:	b91e      	cbnz	r6, 8005672 <_printf_i+0x196>
 800566a:	6823      	ldr	r3, [r4, #0]
 800566c:	f023 0320 	bic.w	r3, r3, #32
 8005670:	6023      	str	r3, [r4, #0]
 8005672:	2310      	movs	r3, #16
 8005674:	e7b0      	b.n	80055d8 <_printf_i+0xfc>
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	f043 0320 	orr.w	r3, r3, #32
 800567c:	6023      	str	r3, [r4, #0]
 800567e:	2378      	movs	r3, #120	; 0x78
 8005680:	4828      	ldr	r0, [pc, #160]	; (8005724 <_printf_i+0x248>)
 8005682:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005686:	e7e3      	b.n	8005650 <_printf_i+0x174>
 8005688:	0659      	lsls	r1, r3, #25
 800568a:	bf48      	it	mi
 800568c:	b2b6      	uxthmi	r6, r6
 800568e:	e7e6      	b.n	800565e <_printf_i+0x182>
 8005690:	4615      	mov	r5, r2
 8005692:	e7bb      	b.n	800560c <_printf_i+0x130>
 8005694:	682b      	ldr	r3, [r5, #0]
 8005696:	6826      	ldr	r6, [r4, #0]
 8005698:	6961      	ldr	r1, [r4, #20]
 800569a:	1d18      	adds	r0, r3, #4
 800569c:	6028      	str	r0, [r5, #0]
 800569e:	0635      	lsls	r5, r6, #24
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	d501      	bpl.n	80056a8 <_printf_i+0x1cc>
 80056a4:	6019      	str	r1, [r3, #0]
 80056a6:	e002      	b.n	80056ae <_printf_i+0x1d2>
 80056a8:	0670      	lsls	r0, r6, #25
 80056aa:	d5fb      	bpl.n	80056a4 <_printf_i+0x1c8>
 80056ac:	8019      	strh	r1, [r3, #0]
 80056ae:	2300      	movs	r3, #0
 80056b0:	6123      	str	r3, [r4, #16]
 80056b2:	4615      	mov	r5, r2
 80056b4:	e7ba      	b.n	800562c <_printf_i+0x150>
 80056b6:	682b      	ldr	r3, [r5, #0]
 80056b8:	1d1a      	adds	r2, r3, #4
 80056ba:	602a      	str	r2, [r5, #0]
 80056bc:	681d      	ldr	r5, [r3, #0]
 80056be:	6862      	ldr	r2, [r4, #4]
 80056c0:	2100      	movs	r1, #0
 80056c2:	4628      	mov	r0, r5
 80056c4:	f7fa fd9c 	bl	8000200 <memchr>
 80056c8:	b108      	cbz	r0, 80056ce <_printf_i+0x1f2>
 80056ca:	1b40      	subs	r0, r0, r5
 80056cc:	6060      	str	r0, [r4, #4]
 80056ce:	6863      	ldr	r3, [r4, #4]
 80056d0:	6123      	str	r3, [r4, #16]
 80056d2:	2300      	movs	r3, #0
 80056d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056d8:	e7a8      	b.n	800562c <_printf_i+0x150>
 80056da:	6923      	ldr	r3, [r4, #16]
 80056dc:	462a      	mov	r2, r5
 80056de:	4649      	mov	r1, r9
 80056e0:	4640      	mov	r0, r8
 80056e2:	47d0      	blx	sl
 80056e4:	3001      	adds	r0, #1
 80056e6:	d0ab      	beq.n	8005640 <_printf_i+0x164>
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	079b      	lsls	r3, r3, #30
 80056ec:	d413      	bmi.n	8005716 <_printf_i+0x23a>
 80056ee:	68e0      	ldr	r0, [r4, #12]
 80056f0:	9b03      	ldr	r3, [sp, #12]
 80056f2:	4298      	cmp	r0, r3
 80056f4:	bfb8      	it	lt
 80056f6:	4618      	movlt	r0, r3
 80056f8:	e7a4      	b.n	8005644 <_printf_i+0x168>
 80056fa:	2301      	movs	r3, #1
 80056fc:	4632      	mov	r2, r6
 80056fe:	4649      	mov	r1, r9
 8005700:	4640      	mov	r0, r8
 8005702:	47d0      	blx	sl
 8005704:	3001      	adds	r0, #1
 8005706:	d09b      	beq.n	8005640 <_printf_i+0x164>
 8005708:	3501      	adds	r5, #1
 800570a:	68e3      	ldr	r3, [r4, #12]
 800570c:	9903      	ldr	r1, [sp, #12]
 800570e:	1a5b      	subs	r3, r3, r1
 8005710:	42ab      	cmp	r3, r5
 8005712:	dcf2      	bgt.n	80056fa <_printf_i+0x21e>
 8005714:	e7eb      	b.n	80056ee <_printf_i+0x212>
 8005716:	2500      	movs	r5, #0
 8005718:	f104 0619 	add.w	r6, r4, #25
 800571c:	e7f5      	b.n	800570a <_printf_i+0x22e>
 800571e:	bf00      	nop
 8005720:	080066c2 	.word	0x080066c2
 8005724:	080066d3 	.word	0x080066d3

08005728 <memmove>:
 8005728:	4288      	cmp	r0, r1
 800572a:	b510      	push	{r4, lr}
 800572c:	eb01 0402 	add.w	r4, r1, r2
 8005730:	d902      	bls.n	8005738 <memmove+0x10>
 8005732:	4284      	cmp	r4, r0
 8005734:	4623      	mov	r3, r4
 8005736:	d807      	bhi.n	8005748 <memmove+0x20>
 8005738:	1e43      	subs	r3, r0, #1
 800573a:	42a1      	cmp	r1, r4
 800573c:	d008      	beq.n	8005750 <memmove+0x28>
 800573e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005742:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005746:	e7f8      	b.n	800573a <memmove+0x12>
 8005748:	4402      	add	r2, r0
 800574a:	4601      	mov	r1, r0
 800574c:	428a      	cmp	r2, r1
 800574e:	d100      	bne.n	8005752 <memmove+0x2a>
 8005750:	bd10      	pop	{r4, pc}
 8005752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800575a:	e7f7      	b.n	800574c <memmove+0x24>

0800575c <_free_r>:
 800575c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800575e:	2900      	cmp	r1, #0
 8005760:	d044      	beq.n	80057ec <_free_r+0x90>
 8005762:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005766:	9001      	str	r0, [sp, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	f1a1 0404 	sub.w	r4, r1, #4
 800576e:	bfb8      	it	lt
 8005770:	18e4      	addlt	r4, r4, r3
 8005772:	f000 f913 	bl	800599c <__malloc_lock>
 8005776:	4a1e      	ldr	r2, [pc, #120]	; (80057f0 <_free_r+0x94>)
 8005778:	9801      	ldr	r0, [sp, #4]
 800577a:	6813      	ldr	r3, [r2, #0]
 800577c:	b933      	cbnz	r3, 800578c <_free_r+0x30>
 800577e:	6063      	str	r3, [r4, #4]
 8005780:	6014      	str	r4, [r2, #0]
 8005782:	b003      	add	sp, #12
 8005784:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005788:	f000 b90e 	b.w	80059a8 <__malloc_unlock>
 800578c:	42a3      	cmp	r3, r4
 800578e:	d908      	bls.n	80057a2 <_free_r+0x46>
 8005790:	6825      	ldr	r5, [r4, #0]
 8005792:	1961      	adds	r1, r4, r5
 8005794:	428b      	cmp	r3, r1
 8005796:	bf01      	itttt	eq
 8005798:	6819      	ldreq	r1, [r3, #0]
 800579a:	685b      	ldreq	r3, [r3, #4]
 800579c:	1949      	addeq	r1, r1, r5
 800579e:	6021      	streq	r1, [r4, #0]
 80057a0:	e7ed      	b.n	800577e <_free_r+0x22>
 80057a2:	461a      	mov	r2, r3
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	b10b      	cbz	r3, 80057ac <_free_r+0x50>
 80057a8:	42a3      	cmp	r3, r4
 80057aa:	d9fa      	bls.n	80057a2 <_free_r+0x46>
 80057ac:	6811      	ldr	r1, [r2, #0]
 80057ae:	1855      	adds	r5, r2, r1
 80057b0:	42a5      	cmp	r5, r4
 80057b2:	d10b      	bne.n	80057cc <_free_r+0x70>
 80057b4:	6824      	ldr	r4, [r4, #0]
 80057b6:	4421      	add	r1, r4
 80057b8:	1854      	adds	r4, r2, r1
 80057ba:	42a3      	cmp	r3, r4
 80057bc:	6011      	str	r1, [r2, #0]
 80057be:	d1e0      	bne.n	8005782 <_free_r+0x26>
 80057c0:	681c      	ldr	r4, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	6053      	str	r3, [r2, #4]
 80057c6:	4421      	add	r1, r4
 80057c8:	6011      	str	r1, [r2, #0]
 80057ca:	e7da      	b.n	8005782 <_free_r+0x26>
 80057cc:	d902      	bls.n	80057d4 <_free_r+0x78>
 80057ce:	230c      	movs	r3, #12
 80057d0:	6003      	str	r3, [r0, #0]
 80057d2:	e7d6      	b.n	8005782 <_free_r+0x26>
 80057d4:	6825      	ldr	r5, [r4, #0]
 80057d6:	1961      	adds	r1, r4, r5
 80057d8:	428b      	cmp	r3, r1
 80057da:	bf04      	itt	eq
 80057dc:	6819      	ldreq	r1, [r3, #0]
 80057de:	685b      	ldreq	r3, [r3, #4]
 80057e0:	6063      	str	r3, [r4, #4]
 80057e2:	bf04      	itt	eq
 80057e4:	1949      	addeq	r1, r1, r5
 80057e6:	6021      	streq	r1, [r4, #0]
 80057e8:	6054      	str	r4, [r2, #4]
 80057ea:	e7ca      	b.n	8005782 <_free_r+0x26>
 80057ec:	b003      	add	sp, #12
 80057ee:	bd30      	pop	{r4, r5, pc}
 80057f0:	20000dd8 	.word	0x20000dd8

080057f4 <sbrk_aligned>:
 80057f4:	b570      	push	{r4, r5, r6, lr}
 80057f6:	4e0e      	ldr	r6, [pc, #56]	; (8005830 <sbrk_aligned+0x3c>)
 80057f8:	460c      	mov	r4, r1
 80057fa:	6831      	ldr	r1, [r6, #0]
 80057fc:	4605      	mov	r5, r0
 80057fe:	b911      	cbnz	r1, 8005806 <sbrk_aligned+0x12>
 8005800:	f000 f8bc 	bl	800597c <_sbrk_r>
 8005804:	6030      	str	r0, [r6, #0]
 8005806:	4621      	mov	r1, r4
 8005808:	4628      	mov	r0, r5
 800580a:	f000 f8b7 	bl	800597c <_sbrk_r>
 800580e:	1c43      	adds	r3, r0, #1
 8005810:	d00a      	beq.n	8005828 <sbrk_aligned+0x34>
 8005812:	1cc4      	adds	r4, r0, #3
 8005814:	f024 0403 	bic.w	r4, r4, #3
 8005818:	42a0      	cmp	r0, r4
 800581a:	d007      	beq.n	800582c <sbrk_aligned+0x38>
 800581c:	1a21      	subs	r1, r4, r0
 800581e:	4628      	mov	r0, r5
 8005820:	f000 f8ac 	bl	800597c <_sbrk_r>
 8005824:	3001      	adds	r0, #1
 8005826:	d101      	bne.n	800582c <sbrk_aligned+0x38>
 8005828:	f04f 34ff 	mov.w	r4, #4294967295
 800582c:	4620      	mov	r0, r4
 800582e:	bd70      	pop	{r4, r5, r6, pc}
 8005830:	20000ddc 	.word	0x20000ddc

08005834 <_malloc_r>:
 8005834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005838:	1ccd      	adds	r5, r1, #3
 800583a:	f025 0503 	bic.w	r5, r5, #3
 800583e:	3508      	adds	r5, #8
 8005840:	2d0c      	cmp	r5, #12
 8005842:	bf38      	it	cc
 8005844:	250c      	movcc	r5, #12
 8005846:	2d00      	cmp	r5, #0
 8005848:	4607      	mov	r7, r0
 800584a:	db01      	blt.n	8005850 <_malloc_r+0x1c>
 800584c:	42a9      	cmp	r1, r5
 800584e:	d905      	bls.n	800585c <_malloc_r+0x28>
 8005850:	230c      	movs	r3, #12
 8005852:	603b      	str	r3, [r7, #0]
 8005854:	2600      	movs	r6, #0
 8005856:	4630      	mov	r0, r6
 8005858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800585c:	4e2e      	ldr	r6, [pc, #184]	; (8005918 <_malloc_r+0xe4>)
 800585e:	f000 f89d 	bl	800599c <__malloc_lock>
 8005862:	6833      	ldr	r3, [r6, #0]
 8005864:	461c      	mov	r4, r3
 8005866:	bb34      	cbnz	r4, 80058b6 <_malloc_r+0x82>
 8005868:	4629      	mov	r1, r5
 800586a:	4638      	mov	r0, r7
 800586c:	f7ff ffc2 	bl	80057f4 <sbrk_aligned>
 8005870:	1c43      	adds	r3, r0, #1
 8005872:	4604      	mov	r4, r0
 8005874:	d14d      	bne.n	8005912 <_malloc_r+0xde>
 8005876:	6834      	ldr	r4, [r6, #0]
 8005878:	4626      	mov	r6, r4
 800587a:	2e00      	cmp	r6, #0
 800587c:	d140      	bne.n	8005900 <_malloc_r+0xcc>
 800587e:	6823      	ldr	r3, [r4, #0]
 8005880:	4631      	mov	r1, r6
 8005882:	4638      	mov	r0, r7
 8005884:	eb04 0803 	add.w	r8, r4, r3
 8005888:	f000 f878 	bl	800597c <_sbrk_r>
 800588c:	4580      	cmp	r8, r0
 800588e:	d13a      	bne.n	8005906 <_malloc_r+0xd2>
 8005890:	6821      	ldr	r1, [r4, #0]
 8005892:	3503      	adds	r5, #3
 8005894:	1a6d      	subs	r5, r5, r1
 8005896:	f025 0503 	bic.w	r5, r5, #3
 800589a:	3508      	adds	r5, #8
 800589c:	2d0c      	cmp	r5, #12
 800589e:	bf38      	it	cc
 80058a0:	250c      	movcc	r5, #12
 80058a2:	4629      	mov	r1, r5
 80058a4:	4638      	mov	r0, r7
 80058a6:	f7ff ffa5 	bl	80057f4 <sbrk_aligned>
 80058aa:	3001      	adds	r0, #1
 80058ac:	d02b      	beq.n	8005906 <_malloc_r+0xd2>
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	442b      	add	r3, r5
 80058b2:	6023      	str	r3, [r4, #0]
 80058b4:	e00e      	b.n	80058d4 <_malloc_r+0xa0>
 80058b6:	6822      	ldr	r2, [r4, #0]
 80058b8:	1b52      	subs	r2, r2, r5
 80058ba:	d41e      	bmi.n	80058fa <_malloc_r+0xc6>
 80058bc:	2a0b      	cmp	r2, #11
 80058be:	d916      	bls.n	80058ee <_malloc_r+0xba>
 80058c0:	1961      	adds	r1, r4, r5
 80058c2:	42a3      	cmp	r3, r4
 80058c4:	6025      	str	r5, [r4, #0]
 80058c6:	bf18      	it	ne
 80058c8:	6059      	strne	r1, [r3, #4]
 80058ca:	6863      	ldr	r3, [r4, #4]
 80058cc:	bf08      	it	eq
 80058ce:	6031      	streq	r1, [r6, #0]
 80058d0:	5162      	str	r2, [r4, r5]
 80058d2:	604b      	str	r3, [r1, #4]
 80058d4:	4638      	mov	r0, r7
 80058d6:	f104 060b 	add.w	r6, r4, #11
 80058da:	f000 f865 	bl	80059a8 <__malloc_unlock>
 80058de:	f026 0607 	bic.w	r6, r6, #7
 80058e2:	1d23      	adds	r3, r4, #4
 80058e4:	1af2      	subs	r2, r6, r3
 80058e6:	d0b6      	beq.n	8005856 <_malloc_r+0x22>
 80058e8:	1b9b      	subs	r3, r3, r6
 80058ea:	50a3      	str	r3, [r4, r2]
 80058ec:	e7b3      	b.n	8005856 <_malloc_r+0x22>
 80058ee:	6862      	ldr	r2, [r4, #4]
 80058f0:	42a3      	cmp	r3, r4
 80058f2:	bf0c      	ite	eq
 80058f4:	6032      	streq	r2, [r6, #0]
 80058f6:	605a      	strne	r2, [r3, #4]
 80058f8:	e7ec      	b.n	80058d4 <_malloc_r+0xa0>
 80058fa:	4623      	mov	r3, r4
 80058fc:	6864      	ldr	r4, [r4, #4]
 80058fe:	e7b2      	b.n	8005866 <_malloc_r+0x32>
 8005900:	4634      	mov	r4, r6
 8005902:	6876      	ldr	r6, [r6, #4]
 8005904:	e7b9      	b.n	800587a <_malloc_r+0x46>
 8005906:	230c      	movs	r3, #12
 8005908:	603b      	str	r3, [r7, #0]
 800590a:	4638      	mov	r0, r7
 800590c:	f000 f84c 	bl	80059a8 <__malloc_unlock>
 8005910:	e7a1      	b.n	8005856 <_malloc_r+0x22>
 8005912:	6025      	str	r5, [r4, #0]
 8005914:	e7de      	b.n	80058d4 <_malloc_r+0xa0>
 8005916:	bf00      	nop
 8005918:	20000dd8 	.word	0x20000dd8

0800591c <_realloc_r>:
 800591c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005920:	4680      	mov	r8, r0
 8005922:	4614      	mov	r4, r2
 8005924:	460e      	mov	r6, r1
 8005926:	b921      	cbnz	r1, 8005932 <_realloc_r+0x16>
 8005928:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800592c:	4611      	mov	r1, r2
 800592e:	f7ff bf81 	b.w	8005834 <_malloc_r>
 8005932:	b92a      	cbnz	r2, 8005940 <_realloc_r+0x24>
 8005934:	f7ff ff12 	bl	800575c <_free_r>
 8005938:	4625      	mov	r5, r4
 800593a:	4628      	mov	r0, r5
 800593c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005940:	f000 f838 	bl	80059b4 <_malloc_usable_size_r>
 8005944:	4284      	cmp	r4, r0
 8005946:	4607      	mov	r7, r0
 8005948:	d802      	bhi.n	8005950 <_realloc_r+0x34>
 800594a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800594e:	d812      	bhi.n	8005976 <_realloc_r+0x5a>
 8005950:	4621      	mov	r1, r4
 8005952:	4640      	mov	r0, r8
 8005954:	f7ff ff6e 	bl	8005834 <_malloc_r>
 8005958:	4605      	mov	r5, r0
 800595a:	2800      	cmp	r0, #0
 800595c:	d0ed      	beq.n	800593a <_realloc_r+0x1e>
 800595e:	42bc      	cmp	r4, r7
 8005960:	4622      	mov	r2, r4
 8005962:	4631      	mov	r1, r6
 8005964:	bf28      	it	cs
 8005966:	463a      	movcs	r2, r7
 8005968:	f7ff fba4 	bl	80050b4 <memcpy>
 800596c:	4631      	mov	r1, r6
 800596e:	4640      	mov	r0, r8
 8005970:	f7ff fef4 	bl	800575c <_free_r>
 8005974:	e7e1      	b.n	800593a <_realloc_r+0x1e>
 8005976:	4635      	mov	r5, r6
 8005978:	e7df      	b.n	800593a <_realloc_r+0x1e>
	...

0800597c <_sbrk_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	4d06      	ldr	r5, [pc, #24]	; (8005998 <_sbrk_r+0x1c>)
 8005980:	2300      	movs	r3, #0
 8005982:	4604      	mov	r4, r0
 8005984:	4608      	mov	r0, r1
 8005986:	602b      	str	r3, [r5, #0]
 8005988:	f7fb ff20 	bl	80017cc <_sbrk>
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	d102      	bne.n	8005996 <_sbrk_r+0x1a>
 8005990:	682b      	ldr	r3, [r5, #0]
 8005992:	b103      	cbz	r3, 8005996 <_sbrk_r+0x1a>
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	bd38      	pop	{r3, r4, r5, pc}
 8005998:	20000de0 	.word	0x20000de0

0800599c <__malloc_lock>:
 800599c:	4801      	ldr	r0, [pc, #4]	; (80059a4 <__malloc_lock+0x8>)
 800599e:	f000 b811 	b.w	80059c4 <__retarget_lock_acquire_recursive>
 80059a2:	bf00      	nop
 80059a4:	20000de4 	.word	0x20000de4

080059a8 <__malloc_unlock>:
 80059a8:	4801      	ldr	r0, [pc, #4]	; (80059b0 <__malloc_unlock+0x8>)
 80059aa:	f000 b80c 	b.w	80059c6 <__retarget_lock_release_recursive>
 80059ae:	bf00      	nop
 80059b0:	20000de4 	.word	0x20000de4

080059b4 <_malloc_usable_size_r>:
 80059b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059b8:	1f18      	subs	r0, r3, #4
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	bfbc      	itt	lt
 80059be:	580b      	ldrlt	r3, [r1, r0]
 80059c0:	18c0      	addlt	r0, r0, r3
 80059c2:	4770      	bx	lr

080059c4 <__retarget_lock_acquire_recursive>:
 80059c4:	4770      	bx	lr

080059c6 <__retarget_lock_release_recursive>:
 80059c6:	4770      	bx	lr

080059c8 <_init>:
 80059c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ca:	bf00      	nop
 80059cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ce:	bc08      	pop	{r3}
 80059d0:	469e      	mov	lr, r3
 80059d2:	4770      	bx	lr

080059d4 <_fini>:
 80059d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d6:	bf00      	nop
 80059d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059da:	bc08      	pop	{r3}
 80059dc:	469e      	mov	lr, r3
 80059de:	4770      	bx	lr
