# Median-filter-verilog-
Design a median filter for a Generic RGB image.

Final Project of the course "Logic Design and Verilog"

Dirtylena.v:
The module of the state machine

test_lena.v:
test banch 

