{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480085178457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480085178457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 22:46:18 2016 " "Processing started: Fri Nov 25 22:46:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480085178457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085178457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ft232h_simple -c ft232h_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off ft232h_simple -c ft232h_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085178457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480085179385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_hardware/usb_ft2232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_hardware/usb_ft2232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_ft2232-RTL " "Found design unit 1: usb_ft2232-RTL" {  } { { "usb_hardware/usb_ft2232.vhd" "" { Text "H:/project/ft232h_simple/usb_hardware/usb_ft2232.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191112 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_ft2232 " "Found entity 1: usb_ft2232" {  } { { "usb_hardware/usb_ft2232.vhd" "" { Text "H:/project/ft232h_simple/usb_hardware/usb_ft2232.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incr_data/incr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file incr_data/incr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 incr_data " "Found entity 1: incr_data" {  } { { "incr_data/incr_data.v" "" { Text "H:/project/ft232h_simple/incr_data/incr_data.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft232h_sync/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ft232h_sync/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "ft232h_sync/tx_fifo.v" "" { Text "H:/project/ft232h_simple/ft232h_sync/tx_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191145 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ft232h_sync.v(79) " "Verilog HDL warning at ft232h_sync.v(79): extended using \"x\" or \"z\"" {  } { { "ft232h_sync/ft232h_sync.v" "" { Text "H:/project/ft232h_simple/ft232h_sync/ft232h_sync.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480085191152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft232h_sync/ft232h_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ft232h_sync/ft232h_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_sync " "Found entity 1: ft232h_sync" {  } { { "ft232h_sync/ft232h_sync.v" "" { Text "H:/project/ft232h_simple/ft232h_sync/ft232h_sync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft232h_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file ft232h_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_simple " "Found entity 1: ft232h_simple" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "H:/project/ft232h_simple/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "H:/project/ft232h_simple/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480085191173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085191173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ft232h_simple " "Elaborating entity \"ft232h_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480085191359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "ft232h_simple.v" "pll_inst" { Text "H:/project/ft232h_simple/ft232h_simple.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480085191590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "H:/project/ft232h_simple/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480085191601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "H:/project/ft232h_simple/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480085191648 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1480085191671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "H:/project/ft232h_simple/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480085191671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 24.0 MHz " "Parameter \"reference_clock_frequency\" = \"24.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 96.000000 MHz " "Parameter \"output_clock_frequency0\" = \"96.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480085191683 ""}  } { { "pll/pll_0002.v" "" { Text "H:/project/ft232h_simple/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480085191683 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1480085191886 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1480085191886 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1480085191886 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1480085193223 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[0\] " "Inserted always-enabled tri-state buffer between \"data\[0\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[1\] " "Inserted always-enabled tri-state buffer between \"data\[1\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[2\] " "Inserted always-enabled tri-state buffer between \"data\[2\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[3\] " "Inserted always-enabled tri-state buffer between \"data\[3\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[4\] " "Inserted always-enabled tri-state buffer between \"data\[4\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[5\] " "Inserted always-enabled tri-state buffer between \"data\[5\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[6\] " "Inserted always-enabled tri-state buffer between \"data\[6\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "data\[7\] " "Inserted always-enabled tri-state buffer between \"data\[7\]\" and its non-tri-state driver." {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480085193270 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1480085193270 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data\[0\]~synth " "Node \"data\[0\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[1\]~synth " "Node \"data\[1\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[2\]~synth " "Node \"data\[2\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[3\]~synth " "Node \"data\[3\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[4\]~synth " "Node \"data\[4\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[5\]~synth " "Node \"data\[5\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[6\]~synth " "Node \"data\[6\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data\[7\]~synth " "Node \"data\[7\]~synth\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085193299 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480085193299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_n VCC " "Pin \"rd_n\" is stuck at VCC" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480085193299 "|ft232h_simple|rd_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "oe_n GND " "Pin \"oe_n\" is stuck at GND" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480085193299 "|ft232h_simple|oe_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "siwu_n VCC " "Pin \"siwu_n\" is stuck at VCC" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480085193299 "|ft232h_simple|siwu_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480085193299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480085193520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480085194191 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480085194191 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480085194191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480085194191 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480085194191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480085194191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/project/ft232h_simple/output_files/ft232h_simple.map.smsg " "Generated suppressed messages file H:/project/ft232h_simple/output_files/ft232h_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085194269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480085194491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 22:46:34 2016 " "Processing ended: Fri Nov 25 22:46:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480085194491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480085194491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480085194491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480085194491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480085199828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480085199834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 22:46:39 2016 " "Processing started: Fri Nov 25 22:46:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480085199834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1480085199834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1480085199834 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1480085200262 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1480085200262 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085200263 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1480085200344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480085200433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085200433 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1480085200979 ""}  } { { "altera_pll.v" "" { Text "d:/software/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1480085200979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxf_n " "No output dependent on input pin \"rxf_n\"" {  } { { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480085201155 "|ft232h_simple|rxf_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1480085201155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480085201155 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480085201155 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480085201155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480085201155 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480085201155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1480085201155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 4 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480085201254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 22:46:41 2016 " "Processing ended: Fri Nov 25 22:46:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480085201254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480085201254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480085201254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1480085201254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480085206490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480085206490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 22:46:44 2016 " "Processing started: Fri Nov 25 22:46:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480085206490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480085206490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480085206490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480085207323 ""}
{ "Info" "0" "" "Project  = ft232h_simple" {  } {  } 0 0 "Project  = ft232h_simple" 0 0 "Fitter" 0 0 1480085207332 ""}
{ "Info" "0" "" "Revision = ft232h_simple" {  } {  } 0 0 "Revision = ft232h_simple" 0 0 "Fitter" 0 0 1480085207332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480085207554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ft232h_simple 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"ft232h_simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480085207669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480085207814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480085207814 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1480085207961 ""}  } { { "altera_pll.v" "" { Text "d:/software/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1480085207961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480085208510 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480085209552 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1480085216018 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clock~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clock~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clock PIN_AA12 " "Refclk input I/O pad clock is placed onto PIN_AA12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1480085216118 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1480085216118 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1480085216118 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 10 global CLKCTRL_G7 " "clock~inputCLKENA0 with 10 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1480085216119 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1480085216119 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1480085216119 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480085216121 ""}
{ "Info" "ISTA_SDC_FOUND" "ft232h_simple.out.sdc " "Reading SDC File: 'ft232h_simple.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480085218068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 42 altera_reserved_tck port " "Ignored filter at ft232h_simple.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085218070 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 43 pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\] net " "Ignored filter at ft232h_simple.out.sdc(43): pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\] could not be matched with a net" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{sys_clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_nets \{pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]\}\] " "create_clock -name \{sys_clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_nets \{pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085218070 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 101 altera_reserved_tck clock " "Ignored filter at ft232h_simple.out.sdc(101): altera_reserved_tck could not be matched with a clock" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups ft232h_simple.out.sdc 101 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at ft232h_simple.out.sdc(101): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085218072 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 108 *rdptr_g* keeper " "Ignored filter at ft232h_simple.out.sdc(108): *rdptr_g* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 108 *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* keeper " "Ignored filter at ft232h_simple.out.sdc(108): *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085218074 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(108): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 109 *delayed_wrptr_g* keeper " "Ignored filter at ft232h_simple.out.sdc(109): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 109 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at ft232h_simple.out.sdc(109): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085218075 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(109): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 110 *ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a* keeper " "Ignored filter at ft232h_simple.out.sdc(110): *ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1480085218075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085218076 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(110): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1480085218076 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480085218089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480085218089 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1480085218101 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1480085218101 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1480085218102 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480085218103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480085218103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    input_clk " "  20.000    input_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480085218103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500      usb_clk " "  12.500      usb_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480085218103 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1480085218103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480085218236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480085218237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480085218238 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480085218238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480085218239 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480085218240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480085218338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 I/O output buffer " "Packed 9 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1480085218339 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1480085218339 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480085218339 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480085218418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480085222490 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1480085222867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480085225420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480085227261 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480085227603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480085227604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480085236330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "H:/project/ft232h_simple/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480085239450 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480085239450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480085239699 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1480085239699 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480085239699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480085239704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480085240718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480085240908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480085241583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480085241766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480085245633 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480085251794 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[0\] a permanently enabled " "Pin data\[0\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 14 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[1\] a permanently enabled " "Pin data\[1\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 13 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[2\] a permanently enabled " "Pin data\[2\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 12 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[3\] a permanently enabled " "Pin data\[3\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 11 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[4\] a permanently enabled " "Pin data\[4\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 10 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[5\] a permanently enabled " "Pin data\[5\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 9 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[6\] a permanently enabled " "Pin data\[6\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 8 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data\[7\] a permanently enabled " "Pin data\[7\] has a permanently enabled output enable" {  } { { "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "ft232h_simple.v" "" { Text "H:/project/ft232h_simple/ft232h_simple.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/project/ft232h_simple/" { { 0 { 0 ""} 0 7 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480085252132 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480085252132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/project/ft232h_simple/output_files/ft232h_simple.fit.smsg " "Generated suppressed messages file H:/project/ft232h_simple/output_files/ft232h_simple.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480085252376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3275 " "Peak virtual memory: 3275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480085253482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 22:47:33 2016 " "Processing ended: Fri Nov 25 22:47:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480085253482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480085253482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480085253482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480085253482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480085258731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480085258736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 22:47:38 2016 " "Processing started: Fri Nov 25 22:47:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480085258736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480085258736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480085258736 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480085264288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480085266009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 22:47:46 2016 " "Processing ended: Fri Nov 25 22:47:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480085266009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480085266009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480085266009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480085266009 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480085267020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480085270395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480085270401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 22:47:49 2016 " "Processing started: Fri Nov 25 22:47:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480085270401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085270401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ft232h_simple -c ft232h_simple " "Command: quartus_sta ft232h_simple -c ft232h_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085270402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480085270617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085271527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085271588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085271589 ""}
{ "Info" "ISTA_SDC_FOUND" "ft232h_simple.out.sdc " "Reading SDC File: 'ft232h_simple.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 42 altera_reserved_tck port " "Ignored filter at ft232h_simple.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085272154 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 43 pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\] net " "Ignored filter at ft232h_simple.out.sdc(43): pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\] could not be matched with a net" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ft232h_simple.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at ft232h_simple.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{sys_clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_nets \{pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]\}\] " "create_clock -name \{sys_clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_nets \{pll_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085272155 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 101 altera_reserved_tck clock " "Ignored filter at ft232h_simple.out.sdc(101): altera_reserved_tck could not be matched with a clock" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups ft232h_simple.out.sdc 101 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at ft232h_simple.out.sdc(101): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085272159 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 108 *rdptr_g* keeper " "Ignored filter at ft232h_simple.out.sdc(108): *rdptr_g* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 108 *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* keeper " "Ignored filter at ft232h_simple.out.sdc(108): *ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe19\|dffe20a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085272160 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(108): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 109 *delayed_wrptr_g* keeper " "Ignored filter at ft232h_simple.out.sdc(109): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 109 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at ft232h_simple.out.sdc(109): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085272161 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(109): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ft232h_simple.out.sdc 110 *ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a* keeper " "Ignored filter at ft232h_simple.out.sdc(110): *ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a* could not be matched with a keeper" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_te9:dffpipe11\|dffe12a*\}\]" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1480085272162 ""}  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ft232h_simple.out.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at ft232h_simple.out.sdc(110): Argument <to> is an empty collection" {  } { { "H:/project/ft232h_simple/ft232h_simple.out.sdc" "" { Text "H:/project/ft232h_simple/ft232h_simple.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272162 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272319 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1480085272319 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272319 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480085272321 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480085272356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480085272392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.251 " "Worst-case setup slack is -8.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.251             -73.015 usb_clk  " "   -8.251             -73.015 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.565 " "Worst-case hold slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 usb_clk  " "    0.565               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.221 " "Worst-case minimum pulse width slack is 5.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.221               0.000 usb_clk  " "    5.221               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085272422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272422 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480085272431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085272509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279791 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1480085279791 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480085279798 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.986 " "Worst-case setup slack is -7.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.986             -71.176 usb_clk  " "   -7.986             -71.176 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.473 " "Worst-case hold slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 usb_clk  " "    0.473               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.299 " "Worst-case minimum pulse width slack is 5.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.299               0.000 usb_clk  " "    5.299               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085279829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085279829 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480085279837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085280566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085283996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284068 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1480085284069 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480085284070 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.159 " "Worst-case setup slack is -1.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159              -9.759 usb_clk  " "   -1.159              -9.759 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 usb_clk  " "    0.239               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.187 " "Worst-case minimum pulse width slack is 5.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.187               0.000 usb_clk  " "    5.187               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284104 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480085284112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284507 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1480085284508 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480085284509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.836 " "Worst-case setup slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -7.090 usb_clk  " "   -0.836              -7.090 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 usb_clk  " "    0.188               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.156 " "Worst-case minimum pulse width slack is 5.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.156               0.000 usb_clk  " "    5.156               0.000 usb_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480085284541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085284541 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085286487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085286488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1689 " "Peak virtual memory: 1689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480085286594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 22:48:06 2016 " "Processing ended: Fri Nov 25 22:48:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480085286594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480085286594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480085286594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085286594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480085290544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480085290549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 22:48:10 2016 " "Processing started: Fri Nov 25 22:48:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480085290549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480085290549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ft232h_simple -c ft232h_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480085290549 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1480085291826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ft232h_simple.vo H:/project/ft232h_simple/simulation/modelsim/ simulation " "Generated file ft232h_simple.vo in folder \"H:/project/ft232h_simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480085292390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480085292518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 22:48:12 2016 " "Processing ended: Fri Nov 25 22:48:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480085292518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480085292518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480085292518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480085292518 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480085293233 ""}
