Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (lin64) Build 5094488 Fri Jun 14 08:57:50 MDT 2024
| Date         : Tue Oct  1 17:46:19 2024
| Host         : cathedral running 64-bit Fedora Linux 40 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK_400HZ/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.627        0.000                      0                   33        0.289        0.000                      0                   33        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.627        0.000                      0                   33        0.289        0.000                      0                   33        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.076ns (24.521%)  route 3.312ns (75.479%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.207     9.587    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.124     9.711 r  CLK_400HZ/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.711    CLK_400HZ/count[6]
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.077    15.337    CLK_400HZ/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.102ns (24.965%)  route 3.312ns (75.035%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.207     9.587    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.150     9.737 r  CLK_400HZ/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.737    CLK_400HZ/count[9]
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[9]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.118    15.378    CLK_400HZ/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.076ns (24.971%)  route 3.233ns (75.029%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.128     9.508    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.124     9.632 r  CLK_400HZ/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.632    CLK_400HZ/count[4]
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[4]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.029    15.289    CLK_400HZ/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 1.102ns (25.421%)  route 3.233ns (74.579%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.128     9.508    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.150     9.658 r  CLK_400HZ/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.658    CLK_400HZ/count[5]
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y83          FDCE (Setup_fdce_C_D)        0.075    15.335    CLK_400HZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.076ns (25.504%)  route 3.143ns (74.496%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.038     9.418    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     9.542 r  CLK_400HZ/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.542    CLK_400HZ/count[2]
    SLICE_X0Y82          FDCE                                         r  CLK_400HZ/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597    15.020    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  CLK_400HZ/count_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.029    15.288    CLK_400HZ/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.076ns (25.718%)  route 3.108ns (74.282%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.003     9.382    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.124     9.506 r  CLK_400HZ/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.506    CLK_400HZ/count[30]
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602    15.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[30]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.031    15.295    CLK_400HZ/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.070ns (25.398%)  route 3.143ns (74.602%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.038     9.418    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.118     9.536 r  CLK_400HZ/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.536    CLK_400HZ/count[3]
    SLICE_X0Y82          FDCE                                         r  CLK_400HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597    15.020    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDCE                                         r  CLK_400HZ/count_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.075    15.334    CLK_400HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.106ns (26.247%)  route 3.108ns (73.753%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          1.003     9.382    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.154     9.536 r  CLK_400HZ/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.536    CLK_400HZ/count[31]
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602    15.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[31]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.075    15.339    CLK_400HZ/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.076ns (25.989%)  route 3.064ns (74.011%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[14]/Q
                         net (fo=2, routed)           0.812     6.590    CLK_400HZ/count_reg_n_0_[14]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  CLK_400HZ/count[31]_i_9/O
                         net (fo=1, routed)           0.421     7.135    CLK_400HZ/count[31]_i_9_n_0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.259 r  CLK_400HZ/count[31]_i_7/O
                         net (fo=1, routed)           0.430     7.689    CLK_400HZ/count[31]_i_7_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.813 r  CLK_400HZ/count[31]_i_3/O
                         net (fo=1, routed)           0.443     8.256    CLK_400HZ/count[31]_i_3_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.380 r  CLK_400HZ/count[31]_i_2/O
                         net (fo=33, routed)          0.959     9.339    CLK_400HZ/count[31]_i_2_n_0
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.124     9.463 r  CLK_400HZ/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.463    CLK_400HZ/count[10]
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.599    15.022    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.029    15.290    CLK_400HZ/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 CLK_400HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 2.319ns (56.150%)  route 1.811ns (43.850%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.720     5.323    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  CLK_400HZ/count_reg[1]/Q
                         net (fo=2, routed)           0.962     6.741    CLK_400HZ/count_reg_n_0_[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.397 r  CLK_400HZ/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.397    CLK_400HZ/count0_carry_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  CLK_400HZ/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.511    CLK_400HZ/count0_carry__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  CLK_400HZ/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.625    CLK_400HZ/count0_carry__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  CLK_400HZ/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.739    CLK_400HZ/count0_carry__2_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  CLK_400HZ/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.853    CLK_400HZ/count0_carry__3_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  CLK_400HZ/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.967    CLK_400HZ/count0_carry__4_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.301 r  CLK_400HZ/count0_carry__5/O[1]
                         net (fo=1, routed)           0.849     9.150    CLK_400HZ/data0[26]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.303     9.453 r  CLK_400HZ/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.453    CLK_400HZ/count[26]
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602    15.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDCE (Setup_fdce_C_D)        0.029    15.293    CLK_400HZ/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 f  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.200     1.883    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.928 r  CLK_400HZ/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    CLK_400HZ/count[0]
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.639    CLK_400HZ/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.207ns (42.594%)  route 0.279ns (57.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.279     1.962    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.043     2.005 r  CLK_400HZ/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.005    CLK_400HZ/count[9]
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.131     1.663    CLK_400HZ/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.829%)  route 0.279ns (57.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.279     1.962    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.045     2.007 r  CLK_400HZ/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.007    CLK_400HZ/count[6]
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  CLK_400HZ/count_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.120     1.652    CLK_400HZ/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.212ns (44.461%)  route 0.265ns (55.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.265     1.948    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.048     1.996 r  CLK_400HZ/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.996    CLK_400HZ/count[5]
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.107     1.639    CLK_400HZ/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 CLK_400HZ/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.225ns (47.923%)  route 0.245ns (52.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  CLK_400HZ/slow_clk_reg/Q
                         net (fo=4, routed)           0.245     1.892    CLK_400HZ/CLK
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.097     1.989 r  CLK_400HZ/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.989    CLK_400HZ/slow_clk_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/slow_clk_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.107     1.626    CLK_400HZ/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.110%)  route 0.265ns (55.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.265     1.948    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.993 r  CLK_400HZ/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.993    CLK_400HZ/count[4]
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[4]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.091     1.623    CLK_400HZ/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.564%)  route 0.271ns (56.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.271     1.954    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     1.999 r  CLK_400HZ/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    CLK_400HZ/count[1]
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  CLK_400HZ/count_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.092     1.626    CLK_400HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.210ns (41.880%)  route 0.291ns (58.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.291     1.975    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.046     2.021 r  CLK_400HZ/count[21]_i_1/O
                         net (fo=1, routed)           0.000     2.021    CLK_400HZ/count[21]
    SLICE_X0Y86          FDCE                                         r  CLK_400HZ/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  CLK_400HZ/count_reg[21]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.107     1.641    CLK_400HZ/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.764%)  route 0.291ns (58.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.291     1.975    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.045     2.020 r  CLK_400HZ/count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.020    CLK_400HZ/count[18]
    SLICE_X0Y86          FDCE                                         r  CLK_400HZ/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.872     2.037    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  CLK_400HZ/count_reg[18]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.091     1.625    CLK_400HZ/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 CLK_400HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_400HZ/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.210ns (40.293%)  route 0.311ns (59.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  CLK_400HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  CLK_400HZ/count_reg[0]/Q
                         net (fo=34, routed)          0.311     1.995    CLK_400HZ/count_reg_n_0_[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.046     2.041 r  CLK_400HZ/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.041    CLK_400HZ/count[13]
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[13]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.107     1.640    CLK_400HZ/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    ROM_INST/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     CLK_400HZ/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y84     CLK_400HZ/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y84     CLK_400HZ/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y84     CLK_400HZ/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y84     CLK_400HZ/count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y85     CLK_400HZ/count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y85     CLK_400HZ/count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y85     CLK_400HZ/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y85     CLK_400HZ/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y85     CLK_400HZ/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y85     CLK_400HZ/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y85     CLK_400HZ/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     CLK_400HZ/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.100ns  (logic 8.139ns (42.613%)  route 10.961ns (57.387%))
  Logic Levels:           14  (CARRY4=5 IBUF=1 LUT2=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.437 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[0]
                         net (fo=6, routed)           1.252     8.688    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.299     8.987 r  convert_to_bcd/CD_OBUF_inst_i_6/O
                         net (fo=12, routed)          0.682     9.669    convert_to_bcd/bcd_digits[6]1__11_carry__0_0[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.793 r  convert_to_bcd/CC_OBUF_inst_i_7/O
                         net (fo=11, routed)          1.415    11.208    convert_to_bcd/bcd_digits[6][0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I0_O)        0.152    11.360 r  convert_to_bcd/CB_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.162    11.522    convert_to_bcd/CB_OBUF_inst_i_8_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.326    11.848 r  convert_to_bcd/CB_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.948    12.797    DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.921 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    15.545    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.100 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    19.100    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.693ns  (logic 8.077ns (43.208%)  route 10.616ns (56.792%))
  Logic Levels:           14  (CARRY4=5 IBUF=1 LUT2=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.437 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[0]
                         net (fo=6, routed)           1.252     8.688    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.299     8.987 r  convert_to_bcd/CD_OBUF_inst_i_6/O
                         net (fo=12, routed)          0.682     9.669    convert_to_bcd/bcd_digits[6]1__11_carry__0_0[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.793 f  convert_to_bcd/CC_OBUF_inst_i_7/O
                         net (fo=11, routed)          1.279    11.073    convert_to_bcd/bcd_digits[6][0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.152    11.225 f  convert_to_bcd/CF_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.310    11.535    convert_to_bcd/CF_OBUF_inst_i_6_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I2_O)        0.326    11.861 r  convert_to_bcd/CC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.939    12.800    convert_to_bcd/CC_OBUF_inst_i_4_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.124    12.924 r  convert_to_bcd/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.275    15.199    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.693 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    18.693    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.513ns  (logic 7.887ns (42.603%)  route 10.626ns (57.397%))
  Logic Levels:           14  (CARRY4=5 IBUF=1 LUT2=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.437 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[0]
                         net (fo=6, routed)           1.252     8.688    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.299     8.987 r  convert_to_bcd/CD_OBUF_inst_i_6/O
                         net (fo=12, routed)          0.682     9.669    convert_to_bcd/bcd_digits[6]1__11_carry__0_0[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.793 r  convert_to_bcd/CC_OBUF_inst_i_7/O
                         net (fo=11, routed)          1.279    11.073    convert_to_bcd/bcd_digits[6][0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124    11.197 r  convert_to_bcd/CE_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.434    11.631    convert_to_bcd/CE_OBUF_inst_i_18_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.755 r  convert_to_bcd/CE_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.895    12.650    DISPLAY_CONTROLLER/MOD_8_COUNTER/CE_1
    SLICE_X8Y84          LUT6 (Prop_lut6_I4_O)        0.124    12.774 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.206    14.980    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.513 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.513    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.497ns  (logic 8.020ns (43.361%)  route 10.476ns (56.639%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.437 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[0]
                         net (fo=6, routed)           1.252     8.688    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.299     8.987 r  convert_to_bcd/CD_OBUF_inst_i_6/O
                         net (fo=12, routed)          0.682     9.669    convert_to_bcd/bcd_digits[6]1__11_carry__0_0[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.793 r  convert_to_bcd/CC_OBUF_inst_i_7/O
                         net (fo=11, routed)          1.279    11.073    convert_to_bcd/bcd_digits[6][0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.152    11.225 r  convert_to_bcd/CF_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.688    11.913    convert_to_bcd/CF_OBUF_inst_i_6_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.326    12.239 r  convert_to_bcd/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.697    14.936    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.497 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    18.497    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.300ns  (logic 7.807ns (42.658%)  route 10.494ns (57.342%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.437 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[0]
                         net (fo=6, routed)           1.252     8.688    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.299     8.987 r  convert_to_bcd/CD_OBUF_inst_i_6/O
                         net (fo=12, routed)          0.682     9.669    convert_to_bcd/bcd_digits[6]1__11_carry__0_0[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.793 r  convert_to_bcd/CC_OBUF_inst_i_7/O
                         net (fo=11, routed)          1.130    10.924    convert_to_bcd/bcd_digits[6][0]
    SLICE_X7Y86          LUT6 (Prop_lut6_I4_O)        0.124    11.048 r  convert_to_bcd/CA_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.518    11.565    DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.689 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.034    14.723    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.300 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    18.300    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.426ns  (logic 7.772ns (44.598%)  route 9.655ns (55.402%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.549 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[1]
                         net (fo=6, routed)           0.863     8.412    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_6
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.303     8.715 f  convert_to_bcd/CA_OBUF_inst_i_13/O
                         net (fo=12, routed)          1.414    10.129    DISPLAY_CONTROLLER/MOD_8_COUNTER/bcd_digits[6][0]
    SLICE_X6Y87          LUT5 (Prop_lut5_I1_O)        0.124    10.253 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CD_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.843    11.096    convert_to_bcd/CD_1
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.220 r  convert_to_bcd/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.656    13.876    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.426 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    17.426    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.989ns  (logic 7.767ns (45.716%)  route 9.223ns (54.284%))
  Logic Levels:           13  (CARRY4=5 IBUF=1 LUT2=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=14, routed)          2.916     4.394    convert_to_bcd/SW_IBUF[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.124     4.518 r  convert_to_bcd/bcd_digits[6]1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.518    convert_to_bcd/bcd_digits[6]1_carry_i_3_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.068 r  convert_to_bcd/bcd_digits[6]1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.068    convert_to_bcd/bcd_digits[6]1_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.182 r  convert_to_bcd/bcd_digits[6]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.182    convert_to_bcd/bcd_digits[6]1_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.404 r  convert_to_bcd/bcd_digits[6]1_carry__1/O[0]
                         net (fo=4, routed)           0.962     6.366    convert_to_bcd/bcd_digits[6]1_carry__1_n_7
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.299     6.665 r  convert_to_bcd/bcd_digits[6]1__11_carry_i_3/O
                         net (fo=1, routed)           0.000     6.665    convert_to_bcd/bcd_digits[6]1__11_carry_i_3_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.215 r  convert_to_bcd/bcd_digits[6]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000     7.215    convert_to_bcd/bcd_digits[6]1__11_carry_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.437 r  convert_to_bcd/bcd_digits[6]1__11_carry__0/O[0]
                         net (fo=6, routed)           1.252     8.688    convert_to_bcd/bcd_digits[6]1__11_carry__0_n_7
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.299     8.987 r  convert_to_bcd/CD_OBUF_inst_i_6/O
                         net (fo=12, routed)          0.682     9.669    convert_to_bcd/bcd_digits[6]1__11_carry__0_0[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.793 r  convert_to_bcd/CC_OBUF_inst_i_7/O
                         net (fo=11, routed)          0.883    10.676    convert_to_bcd/bcd_digits[6][0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.124    10.800 r  convert_to_bcd/CG_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.641    11.441    DISPLAY_CONTROLLER/MOD_8_COUNTER/CG
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.124    11.565 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.887    13.452    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.989 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.989    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.271ns (39.879%)  route 6.438ns (60.121%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.629     0.629 f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/Q
                         net (fo=32, routed)          2.007     2.636    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[1]
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.124     2.760 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.431     7.191    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.709 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.709    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.305ns (47.267%)  route 4.803ns (52.733%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.629     0.629 f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/Q
                         net (fo=48, routed)          2.199     2.828    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.124     2.952 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/AN_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.604     5.556    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.108 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.108    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.980ns  (logic 4.515ns (50.271%)  route 4.466ns (49.729%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.629     0.629 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/Q
                         net (fo=48, routed)          2.199     2.828    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.146     2.974 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267     5.241    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.740     8.980 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.980    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.239ns (64.382%)  route 0.132ns (35.618%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/Q
                         net (fo=48, routed)          0.132     0.326    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    DISPLAY_CONTROLLER/MOD_8_COUNTER/p_0_in[1]
    SLICE_X5Y85          FDCE                                         r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.239ns (52.168%)  route 0.219ns (47.832%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/Q
                         net (fo=48, routed)          0.219     0.413    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[0]
    SLICE_X4Y85          LUT1 (Prop_lut1_I0_O)        0.045     0.458 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.458    DISPLAY_CONTROLLER/MOD_8_COUNTER/p_0_in[0]
    SLICE_X4Y85          FDCE                                         r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.239ns (22.357%)  route 0.830ns (77.643%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/C
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/Q
                         net (fo=48, routed)          0.548     0.742    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[0]
    SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count[2]_i_1/O
                         net (fo=1, routed)           0.282     1.069    DISPLAY_CONTROLLER/MOD_8_COUNTER/p_0_in[2]
    SLICE_X5Y85          FDCE                                         r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 0.277ns (20.338%)  route 1.087ns (79.662%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          1.087     1.364    DISPLAY_CONTROLLER/MOD_8_COUNTER/AR[0]
    SLICE_X5Y85          FDCE                                         f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 0.277ns (20.338%)  route 1.087ns (79.662%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          1.087     1.364    DISPLAY_CONTROLLER/MOD_8_COUNTER/AR[0]
    SLICE_X5Y85          FDCE                                         f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.277ns (20.273%)  route 1.091ns (79.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          1.091     1.369    DISPLAY_CONTROLLER/MOD_8_COUNTER/AR[0]
    SLICE_X4Y85          FDCE                                         f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.477ns (70.687%)  route 0.613ns (29.313%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/Q
                         net (fo=32, routed)          0.192     0.386    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[1]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.431 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.421     0.852    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.090 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     2.090    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.565ns (69.336%)  route 0.692ns (30.664%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/Q
                         net (fo=32, routed)          0.312     0.506    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[1]
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.047     0.553 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.380     0.933    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.324     2.257 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.257    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.478ns (65.265%)  route 0.787ns (34.735%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 f  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/Q
                         net (fo=32, routed)          0.146     0.340    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.385 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.058     0.443    convert_to_bcd/CC
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.488 r  convert_to_bcd/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.583     1.071    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.265 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     2.265    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.554ns (66.206%)  route 0.793ns (33.794%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/count_reg[1]/Q
                         net (fo=32, routed)          0.252     0.446    DISPLAY_CONTROLLER/MOD_8_COUNTER/Q[1]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.046     0.492 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/AN_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.541     1.033    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     2.348 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.348    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.721ns  (logic 8.835ns (47.195%)  route 9.885ns (52.805%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.723     9.460    ROM_INST/DOADO[4]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  ROM_INST/bcd_digits[2]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.584    convert_to_bcd/bcd_digits[2]1_carry__1_0[1]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.117 r  convert_to_bcd/bcd_digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    convert_to_bcd/bcd_digits[2]1_carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  convert_to_bcd/bcd_digits[2]1_carry__1/CO[2]
                         net (fo=2, routed)           0.966    11.312    ROM_INST/bcd_digits[2]1__11_carry_0[0]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.310    11.622 r  ROM_INST/bcd_digits[2]1__11_carry_i_1/O
                         net (fo=1, routed)           0.000    11.622    convert_to_bcd/CC_OBUF_inst_i_14[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.023 r  convert_to_bcd/bcd_digits[2]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    convert_to_bcd/bcd_digits[2]1__11_carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  convert_to_bcd/bcd_digits[2]1__11_carry__0/O[0]
                         net (fo=7, routed)           1.252    13.497    convert_to_bcd/data_reg_3[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.299    13.796 r  convert_to_bcd/CC_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.835    14.630    ROM_INST/CA_OBUF_inst_i_8_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.754 r  ROM_INST/CC_OBUF_inst_i_14/O
                         net (fo=7, routed)           0.458    15.213    ROM_INST/bcd_digits[2][0]
    SLICE_X10Y87         LUT4 (Prop_lut4_I3_O)        0.117    15.330 r  ROM_INST/CD_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.949    16.278    DISPLAY_CONTROLLER/MOD_8_COUNTER/data5__9[0]
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.348    16.626 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.047    17.673    convert_to_bcd/CD
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124    17.797 r  convert_to_bcd/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.656    20.454    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    24.004 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    24.004    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.038ns  (logic 8.645ns (47.927%)  route 9.393ns (52.073%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.723     9.460    ROM_INST/DOADO[4]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  ROM_INST/bcd_digits[2]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.584    convert_to_bcd/bcd_digits[2]1_carry__1_0[1]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.117 r  convert_to_bcd/bcd_digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    convert_to_bcd/bcd_digits[2]1_carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  convert_to_bcd/bcd_digits[2]1_carry__1/CO[2]
                         net (fo=2, routed)           0.966    11.312    ROM_INST/bcd_digits[2]1__11_carry_0[0]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.310    11.622 r  ROM_INST/bcd_digits[2]1__11_carry_i_1/O
                         net (fo=1, routed)           0.000    11.622    convert_to_bcd/CC_OBUF_inst_i_14[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.023 r  convert_to_bcd/bcd_digits[2]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    convert_to_bcd/bcd_digits[2]1__11_carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  convert_to_bcd/bcd_digits[2]1__11_carry__0/O[0]
                         net (fo=7, routed)           1.252    13.497    convert_to_bcd/data_reg_3[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.299    13.796 r  convert_to_bcd/CC_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.835    14.630    ROM_INST/CA_OBUF_inst_i_8_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.754 r  ROM_INST/CC_OBUF_inst_i_14/O
                         net (fo=7, routed)           0.693    15.447    ROM_INST/bcd_digits[2][0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124    15.571 r  ROM_INST/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.729    16.300    DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_OBUF_inst_i_1_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I5_O)        0.124    16.424 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.162    16.586    DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_OBUF_inst_i_2_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.124    16.710 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.034    19.744    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    23.321 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    23.321    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.033ns  (logic 8.623ns (47.821%)  route 9.409ns (52.179%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.723     9.460    ROM_INST/DOADO[4]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  ROM_INST/bcd_digits[2]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.584    convert_to_bcd/bcd_digits[2]1_carry__1_0[1]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.117 r  convert_to_bcd/bcd_digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    convert_to_bcd/bcd_digits[2]1_carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  convert_to_bcd/bcd_digits[2]1_carry__1/CO[2]
                         net (fo=2, routed)           0.966    11.312    ROM_INST/bcd_digits[2]1__11_carry_0[0]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.310    11.622 r  ROM_INST/bcd_digits[2]1__11_carry_i_1/O
                         net (fo=1, routed)           0.000    11.622    convert_to_bcd/CC_OBUF_inst_i_14[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.023 r  convert_to_bcd/bcd_digits[2]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    convert_to_bcd/bcd_digits[2]1__11_carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  convert_to_bcd/bcd_digits[2]1__11_carry__0/O[0]
                         net (fo=7, routed)           1.252    13.497    convert_to_bcd/data_reg_3[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.299    13.796 r  convert_to_bcd/CC_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.835    14.630    ROM_INST/CA_OBUF_inst_i_8_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.754 r  ROM_INST/CC_OBUF_inst_i_14/O
                         net (fo=7, routed)           0.447    15.202    ROM_INST/bcd_digits[2][0]
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.326 r  ROM_INST/CB_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.676    16.002    DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_1_2
    SLICE_X8Y86          LUT6 (Prop_lut6_I5_O)        0.124    16.126 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.887    17.012    DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_2_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.124    17.136 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    19.761    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.316 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    23.316    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.704ns  (logic 8.845ns (49.962%)  route 8.859ns (50.038%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.356     9.093    ROM_INST/DOADO[4]
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.217 r  ROM_INST/bcd_digits[3]0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.217    convert_to_bcd/bcd_digits[3]0_carry__1_0[1]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.750 r  convert_to_bcd/bcd_digits[3]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.750    convert_to_bcd/bcd_digits[3]0_carry__0_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.073 r  convert_to_bcd/bcd_digits[3]0_carry__1/O[1]
                         net (fo=17, routed)          1.150    11.223    ROM_INST/O[1]
    SLICE_X8Y79          LUT4 (Prop_lut4_I2_O)        0.306    11.529 r  ROM_INST/bcd_digits[3]0__12_carry_i_6/O
                         net (fo=1, routed)           0.000    11.529    convert_to_bcd/bcd_digits[3]0__12_carry__0_0[1]
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.062 r  convert_to_bcd/bcd_digits[3]0__12_carry/CO[3]
                         net (fo=1, routed)           0.000    12.062    convert_to_bcd/bcd_digits[3]0__12_carry_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.291 r  convert_to_bcd/bcd_digits[3]0__12_carry__0/CO[2]
                         net (fo=9, routed)           1.000    13.292    ROM_INST/CD_OBUF_inst_i_3[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.310    13.602 r  ROM_INST/CB_OBUF_inst_i_16/O
                         net (fo=2, routed)           0.857    14.459    ROM_INST/bcd_digits[3][1]
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.124    14.583 r  ROM_INST/CG_OBUF_inst_i_10/O
                         net (fo=1, routed)           1.006    15.588    ROM_INST/CG_OBUF_inst_i_10_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124    15.712 r  ROM_INST/CG_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.578    16.291    DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_1_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.124    16.415 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.025    17.439    DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_2_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124    17.563 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.887    19.450    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    22.987 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    22.987    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.272ns  (logic 8.798ns (50.936%)  route 8.474ns (49.064%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.723     9.460    ROM_INST/DOADO[4]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  ROM_INST/bcd_digits[2]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.584    convert_to_bcd/bcd_digits[2]1_carry__1_0[1]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.117 r  convert_to_bcd/bcd_digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    convert_to_bcd/bcd_digits[2]1_carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  convert_to_bcd/bcd_digits[2]1_carry__1/CO[2]
                         net (fo=2, routed)           0.966    11.312    ROM_INST/bcd_digits[2]1__11_carry_0[0]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.310    11.622 r  ROM_INST/bcd_digits[2]1__11_carry_i_1/O
                         net (fo=1, routed)           0.000    11.622    convert_to_bcd/CC_OBUF_inst_i_14[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.023 r  convert_to_bcd/bcd_digits[2]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    convert_to_bcd/bcd_digits[2]1__11_carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  convert_to_bcd/bcd_digits[2]1__11_carry__0/O[0]
                         net (fo=7, routed)           1.252    13.497    convert_to_bcd/data_reg_3[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.299    13.796 r  convert_to_bcd/CC_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.835    14.630    ROM_INST/CA_OBUF_inst_i_8_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.754 r  ROM_INST/CC_OBUF_inst_i_14/O
                         net (fo=7, routed)           0.447    15.202    ROM_INST/bcd_digits[2][0]
    SLICE_X10Y87         LUT5 (Prop_lut5_I2_O)        0.116    15.318 r  ROM_INST/CE_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.456    15.773    ROM_INST/CE_OBUF_inst_i_12_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.328    16.101 r  ROM_INST/CE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.590    16.691    DISPLAY_CONTROLLER/MOD_8_COUNTER/CE
    SLICE_X8Y84          LUT6 (Prop_lut6_I2_O)        0.124    16.815 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.206    19.022    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    22.555 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    22.555    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.130ns  (logic 8.505ns (49.649%)  route 8.625ns (50.351%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.723     9.460    ROM_INST/DOADO[4]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  ROM_INST/bcd_digits[2]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.584    convert_to_bcd/bcd_digits[2]1_carry__1_0[1]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.117 r  convert_to_bcd/bcd_digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    convert_to_bcd/bcd_digits[2]1_carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  convert_to_bcd/bcd_digits[2]1_carry__1/CO[2]
                         net (fo=2, routed)           0.966    11.312    ROM_INST/bcd_digits[2]1__11_carry_0[0]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.310    11.622 r  ROM_INST/bcd_digits[2]1__11_carry_i_1/O
                         net (fo=1, routed)           0.000    11.622    convert_to_bcd/CC_OBUF_inst_i_14[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.023 r  convert_to_bcd/bcd_digits[2]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    convert_to_bcd/bcd_digits[2]1__11_carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  convert_to_bcd/bcd_digits[2]1__11_carry__0/O[0]
                         net (fo=7, routed)           1.252    13.497    convert_to_bcd/data_reg_3[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.299    13.796 r  convert_to_bcd/CC_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.835    14.630    ROM_INST/CA_OBUF_inst_i_8_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.754 r  ROM_INST/CC_OBUF_inst_i_14/O
                         net (fo=7, routed)           0.632    15.386    ROM_INST/bcd_digits[2][0]
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    15.510 r  ROM_INST/CF_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.521    16.031    convert_to_bcd/CF_1
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124    16.155 r  convert_to_bcd/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.697    18.852    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    22.413 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    22.413    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.062ns  (logic 8.437ns (49.449%)  route 8.625ns (50.551%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.681     5.283    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  ROM_INST/data_reg/DOADO[4]
                         net (fo=16, routed)          1.723     9.460    ROM_INST/DOADO[4]
    SLICE_X10Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  ROM_INST/bcd_digits[2]1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.584    convert_to_bcd/bcd_digits[2]1_carry__1_0[1]
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.117 r  convert_to_bcd/bcd_digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.117    convert_to_bcd/bcd_digits[2]1_carry__0_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.346 r  convert_to_bcd/bcd_digits[2]1_carry__1/CO[2]
                         net (fo=2, routed)           0.966    11.312    ROM_INST/bcd_digits[2]1__11_carry_0[0]
    SLICE_X11Y83         LUT2 (Prop_lut2_I1_O)        0.310    11.622 r  ROM_INST/bcd_digits[2]1__11_carry_i_1/O
                         net (fo=1, routed)           0.000    11.622    convert_to_bcd/CC_OBUF_inst_i_14[3]
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.023 r  convert_to_bcd/bcd_digits[2]1__11_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    convert_to_bcd/bcd_digits[2]1__11_carry_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  convert_to_bcd/bcd_digits[2]1__11_carry__0/O[0]
                         net (fo=7, routed)           1.252    13.497    convert_to_bcd/data_reg_3[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.299    13.796 r  convert_to_bcd/CC_OBUF_inst_i_23/O
                         net (fo=2, routed)           0.835    14.630    ROM_INST/CA_OBUF_inst_i_8_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I3_O)        0.124    14.754 f  ROM_INST/CC_OBUF_inst_i_14/O
                         net (fo=7, routed)           0.628    15.382    ROM_INST/bcd_digits[2][0]
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.124    15.506 r  ROM_INST/CC_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.947    16.453    convert_to_bcd/CC_1
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.124    16.577 r  convert_to_bcd/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.275    18.852    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.345 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    22.345    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.954ns (61.211%)  route 1.238ns (38.789%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.117 r  ROM_INST/data_reg/DOADO[2]
                         net (fo=16, routed)          0.386     2.503    ROM_INST/DOADO[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.548 f  ROM_INST/CB_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.121     2.669    DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_1_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.045     2.714 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CE_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.112     2.825    DISPLAY_CONTROLLER/MOD_8_COUNTER/CE_OBUF_inst_i_7_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.045     2.870 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.620     3.490    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.725 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.725    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.325ns  (logic 1.931ns (58.083%)  route 1.394ns (41.917%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.117 r  ROM_INST/data_reg/DOADO[0]
                         net (fo=11, routed)          0.531     2.647    ROM_INST/DOADO[0]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.045     2.692 r  ROM_INST/CB_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.135     2.827    DISPLAY_CONTROLLER/MOD_8_COUNTER/CB
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.045     2.872 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.728     3.600    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.857 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     4.857    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.363ns  (logic 2.025ns (60.218%)  route 1.338ns (39.782%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.117 r  ROM_INST/data_reg/DOADO[2]
                         net (fo=16, routed)          0.300     2.417    ROM_INST/DOADO[2]
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.045     2.462 r  ROM_INST/CA_OBUF_inst_i_9/O
                         net (fo=9, routed)           0.288     2.750    ROM_INST/data_reg_1[0]
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.045     2.795 r  ROM_INST/CG_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.329     3.124    DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.112     3.236 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.421     3.657    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.895 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.895    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.398ns  (logic 1.869ns (55.012%)  route 1.529ns (44.988%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.117 f  ROM_INST/data_reg/DOADO[0]
                         net (fo=11, routed)          0.614     2.731    ROM_INST/DOADO[0]
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.045     2.776 r  ROM_INST/CC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.331     3.107    convert_to_bcd/CC_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.045     3.152 r  convert_to_bcd/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.583     3.736    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.930 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.930    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.545ns  (logic 1.926ns (54.335%)  route 1.619ns (45.665%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.117 r  ROM_INST/data_reg/DOADO[0]
                         net (fo=11, routed)          0.529     2.646    ROM_INST/DOADO[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I3_O)        0.045     2.691 r  ROM_INST/CD_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.349     3.040    convert_to_bcd/CD_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.045     3.085 r  convert_to_bcd/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.740     3.825    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     5.076 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     5.076    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.616ns  (logic 1.936ns (53.549%)  route 1.680ns (46.451%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.117 r  ROM_INST/data_reg/DOADO[0]
                         net (fo=11, routed)          0.614     2.731    ROM_INST/DOADO[0]
    SLICE_X6Y85          LUT6 (Prop_lut6_I3_O)        0.045     2.776 r  ROM_INST/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.278     3.054    convert_to_bcd/CF
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     3.099 r  convert_to_bcd/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.787     3.886    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.148 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.148    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_INST/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.644ns  (logic 1.952ns (53.583%)  route 1.691ns (46.417%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.612     1.532    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.117 r  ROM_INST/data_reg/DOADO[0]
                         net (fo=11, routed)          0.511     2.628    ROM_INST/DOADO[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.045     2.673 r  ROM_INST/CA_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.217     2.890    DISPLAY_CONTROLLER/MOD_8_COUNTER/CA
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.045     2.935 r  DISPLAY_CONTROLLER/MOD_8_COUNTER/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.963     3.898    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.176 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.176    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.510ns (32.004%)  route 3.208ns (67.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.208     4.718    CLK_400HZ/AR[0]
    SLICE_X0Y88          FDCE                                         f  CLK_400HZ/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602     5.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.510ns (32.004%)  route 3.208ns (67.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.208     4.718    CLK_400HZ/AR[0]
    SLICE_X0Y88          FDCE                                         f  CLK_400HZ/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602     5.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.510ns (32.004%)  route 3.208ns (67.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.208     4.718    CLK_400HZ/AR[0]
    SLICE_X0Y88          FDCE                                         f  CLK_400HZ/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602     5.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.510ns (32.004%)  route 3.208ns (67.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.208     4.718    CLK_400HZ/AR[0]
    SLICE_X0Y88          FDCE                                         f  CLK_400HZ/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602     5.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.510ns (32.004%)  route 3.208ns (67.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.208     4.718    CLK_400HZ/AR[0]
    SLICE_X0Y88          FDCE                                         f  CLK_400HZ/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602     5.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.718ns  (logic 1.510ns (32.004%)  route 3.208ns (67.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.208     4.718    CLK_400HZ/AR[0]
    SLICE_X0Y88          FDCE                                         f  CLK_400HZ/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.602     5.025    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  CLK_400HZ/count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.510ns (32.996%)  route 3.066ns (67.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.066     4.576    CLK_400HZ/AR[0]
    SLICE_X0Y87          FDCE                                         f  CLK_400HZ/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601     5.024    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  CLK_400HZ/count_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.510ns (32.996%)  route 3.066ns (67.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.066     4.576    CLK_400HZ/AR[0]
    SLICE_X0Y87          FDCE                                         f  CLK_400HZ/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601     5.024    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  CLK_400HZ/count_reg[23]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.510ns (32.996%)  route 3.066ns (67.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.066     4.576    CLK_400HZ/AR[0]
    SLICE_X0Y87          FDCE                                         f  CLK_400HZ/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601     5.024    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  CLK_400HZ/count_reg[24]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 1.510ns (32.996%)  route 3.066ns (67.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  RST_IBUF_inst/O
                         net (fo=36, routed)          3.066     4.576    CLK_400HZ/AR[0]
    SLICE_X0Y87          FDCE                                         f  CLK_400HZ/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.601     5.024    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  CLK_400HZ/count_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            ROM_INST/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.253ns (26.588%)  route 0.698ns (73.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=17, routed)          0.698     0.951    ROM_INST/SW_IBUF[2]
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.881     2.046    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.277ns (26.339%)  route 0.776ns (73.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          0.776     1.053    CLK_400HZ/AR[0]
    SLICE_X0Y84          FDCE                                         f  CLK_400HZ/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.277ns (26.339%)  route 0.776ns (73.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          0.776     1.053    CLK_400HZ/AR[0]
    SLICE_X0Y84          FDCE                                         f  CLK_400HZ/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.277ns (26.339%)  route 0.776ns (73.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          0.776     1.053    CLK_400HZ/AR[0]
    SLICE_X0Y84          FDCE                                         f  CLK_400HZ/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.277ns (26.339%)  route 0.776ns (73.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          0.776     1.053    CLK_400HZ/AR[0]
    SLICE_X0Y84          FDCE                                         f  CLK_400HZ/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  CLK_400HZ/count_reg[13]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            ROM_INST/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.260ns (24.040%)  route 0.822ns (75.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=18, routed)          0.822     1.083    ROM_INST/SW_IBUF[4]
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.881     2.046    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            ROM_INST/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.275ns (25.164%)  route 0.819ns (74.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=19, routed)          0.819     1.095    ROM_INST/SW_IBUF[7]
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.881     2.046    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            ROM_INST/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.245ns (22.246%)  route 0.856ns (77.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=23, routed)          0.856     1.101    ROM_INST/SW_IBUF[3]
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.881     2.046    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            ROM_INST/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.265ns (23.634%)  route 0.856ns (76.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=32, routed)          0.856     1.121    ROM_INST/SW_IBUF[5]
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.881     2.046    ROM_INST/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  ROM_INST/data_reg/CLKARDCLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CLK_400HZ/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.277ns (24.524%)  route 0.854ns (75.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  RST_IBUF_inst/O
                         net (fo=36, routed)          0.854     1.131    CLK_400HZ/AR[0]
    SLICE_X0Y83          FDCE                                         f  CLK_400HZ/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    CLK_400HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  CLK_400HZ/count_reg[4]/C





