INTSTYLE=ise
INFILE=C:\Users\Cairin\Documents\GitHub\YODA\Source\FPGA completed\Clock.ncd
OUTFILE=C:\Users\Cairin\Documents\GitHub\YODA\Source\FPGA completed\Clock.bit
FAMILY=Artix7
PART=xc7a100t-3csg324
WORKINGDIR=C:\Users\Cairin\Documents\GitHub\YODA\Source\FPGA completed
LICENSE=WebPack
USER_INFO=211185118_0_0_673
