verilog work "counter_simple.v"
verilog work "Tb.v"
