{
  "DESIGN_NAME": "VexRiscv",
  "VERILOG_FILES": [
    "dir::src/VexRiscv.v"
  ],
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "CLOCK_PERIOD": 100,
  "FP_CORE_UTIL": 40
}