# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert -j 0 +incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/assume +incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/assert +incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/cover +incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification +incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources --timescale 1ns/100ps -CFLAGS -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+ASSERT_VERBOSE_COND=!svsimTestbench.reset +define+PRINTF_COND=!svsimTestbench.reset +define+STOP_COND=!svsimTestbench.reset +define+layer$Verification$Assert$Temporal +define+layer$Verification$Assume$Temporal +define+layer$Verification$Cover$Temporal +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/VideoBuffer.sv ../primary-sources/verification/assume/layers-VideoBuffer-Verification-Assume.sv ../primary-sources/verification/layers-VideoBuffer-Verification.sv ../primary-sources/verification/assert/layers-VideoBuffer-Verification-Assert.sv ../primary-sources/verification/cover/layers-VideoBuffer-Verification-Cover.sv ../primary-sources/DualPortRAM.sv ../primary-sources/mem_1028x12.sv ../generated-sources/testbench.sv ../generated-sources/c-dpi-bridge.cpp ../generated-sources/simulation-driver.cpp"
S     25577      761  1762866469   485691989  1762866469   485691989 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv"
S       965      754  1762866469   458421282  1762866469   426628014 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/DualPortRAM.sv"
S     10637      755  1762866469   452722215  1762866469   432549124 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/VideoBuffer.sv"
S      4138      749  1762866469   458919035  1762866469   432474415 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/mem_1028x12.sv"
S       327      753  1762866469   456444023  1762866469   418824103 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/verification/assert/layers-VideoBuffer-Verification-Assert.sv"
S       327      750  1762866469   454621848  1762866469   419047271 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/verification/assume/layers-VideoBuffer-Verification-Assume.sv"
S       324      752  1762866469   457633987  1762866469   418802478 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/verification/cover/layers-VideoBuffer-Verification-Cover.sv"
S       214      751  1762866469   455566061  1762866469   418779103 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../primary-sources/verification/layers-VideoBuffer-Verification.sv"
S       214      751  1762866469   455566061  1762866469   418779103 "/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/layers-VideoBuffer-Verification.sv"
S  13430800 33929280  1762863861   273813002           1           0 "/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/bin/verilator_bin"
S      5345 34007083  1762863861   280813002           1           0 "/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/verilated_std.sv"
S      2787 33943610  1762863861   280813002           1           0 "/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/verilated_std_waiver.vlt"
T      3305      772  1762866471   661767066  1762866471   661767066 "verilated-sources/VsvsimTestbench.cpp"
T     10266      771  1762866471   660252851  1762866471   660252851 "verilated-sources/VsvsimTestbench.h"
T      2538      782  1762866471   685852675  1762866471   685852675 "verilated-sources/VsvsimTestbench.mk"
T     35858      770  1762866471   657261962  1762866471   657261962 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T     20878      769  1762866471   655862164  1762866471   655862164 "verilated-sources/VsvsimTestbench__Dpi.h"
T     76576      773  1762866471   666038210  1762866471   666038210 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T     32759      767  1762866471   651078226  1762866471   651078226 "verilated-sources/VsvsimTestbench__Syms.cpp"
T     13857      768  1762866471   653445278  1762866471   653445278 "verilated-sources/VsvsimTestbench__Syms.h"
T      3926      775  1762866471   669439934  1762866471   669439934 "verilated-sources/VsvsimTestbench___024root.h"
T     18224      780  1762866471   677574137  1762866471   677574137 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     16224      779  1762866471   677685221  1762866471   677685221 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     40473      777  1762866471   675602587  1762866471   675602587 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      5830      778  1762866471   675430294  1762866471   675430294 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       763      776  1762866471   672070821  1762866471   672070821 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       828      774  1762866471   667363883  1762866471   667363883 "verilated-sources/VsvsimTestbench__pch.h"
T      2512      783  1762866471   686751929  1762866471   686751929 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1762866471   686990930  1762866471   686990930 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784      781  1762866471   680869527  1762866471   680869527 "verilated-sources/VsvsimTestbench_classes.mk"
