Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Oct 16 15:40:41 2019
| Host             : DESKTOP-L7VH7BR running 64-bit major release  (build 9200)
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.095 |
| Dynamic (W)              | 1.951 |
| Device Static (W)        | 0.144 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.8  |
| Junction Temperature (C) | 49.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |       14 |       --- |             --- |
| Slice Logic              |     0.112 |    25261 |       --- |             --- |
|   LUT as Logic           |     0.094 |    11420 |     17600 |           64.89 |
|   CARRY4                 |     0.014 |     2020 |      4400 |           45.91 |
|   Register               |     0.003 |     6611 |     35200 |           18.78 |
|   F7/F8 Muxes            |    <0.001 |      650 |     17600 |            3.69 |
|   LUT as Distributed RAM |    <0.001 |      120 |      6000 |            2.00 |
|   LUT as Shift Register  |    <0.001 |       65 |      6000 |            1.08 |
|   Others                 |     0.000 |     1286 |       --- |             --- |
| Signals                  |     0.132 |    16155 |       --- |             --- |
| Block RAM                |     0.103 |       42 |        60 |           70.00 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.011 |        8 |        80 |           10.00 |
| I/O                      |     0.159 |       91 |       100 |           91.00 |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.281 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     2.095 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.419 |       0.409 |      0.010 |
| Vccaux    |       1.800 |     0.067 |       0.055 |      0.012 |
| Vcco33    |       3.300 |     0.046 |       0.045 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.009 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.703 |       0.668 |      0.035 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+------------------------------------------------------------+-----------------+
| Clock          | Domain                                                     | Constraint (ns) |
+----------------+------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_i[1]                                               |             8.0 |
| clk_fb         | pll/clk_fb                                                 |             8.0 |
| clk_fpga_3     | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| pll_adc_clk    | pll/pll_adc_clk                                            |             8.0 |
| pll_dac_clk_1x | pll/pll_dac_clk_1x                                         |             8.0 |
| pll_dac_clk_2p | pll/pll_dac_clk_2p                                         |             4.0 |
| pll_dac_clk_2x | pll/pll_dac_clk_2x                                         |             4.0 |
| pll_pwm_clk    | pll/pll_pwm_clk                                            |             4.0 |
+----------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------+-----------+
| Name                                                                | Power (W) |
+---------------------------------------------------------------------+-----------+
| red_pitaya_top                                                      |     1.951 |
|   K_post_error                                                      |     0.011 |
|     U0                                                              |     0.011 |
|       i_mult                                                        |     0.011 |
|         gLUT.gLUT_speed.iLUT                                        |     0.011 |
|   P_apo_est_shifted_Q                                               |     0.001 |
|     U0                                                              |     0.001 |
|       xst_addsub                                                    |     0.001 |
|         i_baseblox.i_baseblox_addsub                                |     0.001 |
|           no_pipelining.the_addsub                                  |     0.001 |
|             i_lut6.i_lut6_addsub                                    |     0.001 |
|               i_q.i_simple.qreg                                     |     0.001 |
|   P_apri_est_1_K                                                    |     0.012 |
|     U0                                                              |     0.012 |
|       i_mult                                                        |     0.012 |
|         gLUT.gLUT_speed.iLUT                                        |     0.012 |
|   P_apri_est_R                                                      |    <0.001 |
|     U0                                                              |    <0.001 |
|       xst_addsub                                                    |    <0.001 |
|         i_baseblox.i_baseblox_addsub                                |    <0.001 |
|           no_pipelining.the_addsub                                  |    <0.001 |
|             i_lut6.i_lut6_addsub                                    |    <0.001 |
|               i_q.i_simple.qreg                                     |    <0.001 |
|   P_apri_est_R_P_apri_est                                           |     0.025 |
|     U0                                                              |     0.025 |
|       i_synth                                                       |     0.025 |
|         i_nonzero_fract.i_synth                                     |     0.025 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.025 |
|             i_sdivider.divider_blk                                  |     0.025 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[11].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[12].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[13].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[16].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[16].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[17].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[18].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[1].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[20].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[20].num_stages.numerator_gen.del_numer       |     0.000 |
|               div_loop[21].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[22].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[23].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[23].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[24].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[24].num_stages.numerator_gen.del_numer       |     0.000 |
|               div_loop[25].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[26].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[27].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[27].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[28].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[28].num_stages.numerator_gen.del_numer       |     0.000 |
|               div_loop[29].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[30].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[31].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[31].quot_gen.quot_reg.i_div1.quot_out        |     0.002 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[4].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[5].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[8].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[9].num_stages.numerator_gen.del_numer        |    <0.001 |
|   _1_K                                                              |     0.002 |
|     U0                                                              |     0.002 |
|       xst_addsub                                                    |     0.002 |
|         i_baseblox.i_baseblox_addsub                                |     0.002 |
|           no_pipelining.the_addsub                                  |     0.002 |
|             i_lut6.i_lut6_addsub                                    |     0.002 |
|               i_q.i_simple.qreg                                     |     0.002 |
|   i_ams                                                             |     0.001 |
|   i_asg                                                             |     0.082 |
|     ch[0]                                                           |     0.039 |
|     ch[1]                                                           |     0.039 |
|   i_id                                                              |     0.038 |
|   i_pid                                                             |     0.002 |
|   i_scope                                                           |     0.076 |
|     i_dfilt1_cha                                                    |     0.011 |
|     i_dfilt1_chb                                                    |     0.012 |
|     i_wr0                                                           |     0.002 |
|     i_wr1                                                           |     0.002 |
|   iobuf_exp_n[1]                                                    |     0.002 |
|   iobuf_exp_n[2]                                                    |     0.002 |
|   iobuf_exp_n[3]                                                    |     0.002 |
|   iobuf_exp_n[4]                                                    |     0.002 |
|   iobuf_exp_n[5]                                                    |     0.002 |
|   iobuf_exp_n[6]                                                    |     0.002 |
|   iobuf_exp_n[7]                                                    |     0.002 |
|   iobuf_exp_p[0]                                                    |    <0.001 |
|   iobuf_exp_p[1]                                                    |     0.002 |
|   iobuf_exp_p[2]                                                    |     0.002 |
|   iobuf_exp_p[3]                                                    |     0.002 |
|   iobuf_exp_p[4]                                                    |     0.002 |
|   iobuf_exp_p[5]                                                    |     0.002 |
|   iobuf_exp_p[6]                                                    |     0.002 |
|   iobuf_exp_p[7]                                                    |     0.002 |
|   iobuf_led[0]                                                      |     0.002 |
|   iobuf_led[1]                                                      |     0.002 |
|   iobuf_led[2]                                                      |     0.002 |
|   iobuf_led[3]                                                      |     0.002 |
|   iobuf_led[4]                                                      |     0.002 |
|   iobuf_led[5]                                                      |     0.002 |
|   iobuf_led[6]                                                      |     0.002 |
|   iobuf_led[7]                                                      |     0.002 |
|   m2                                                                |     0.004 |
|     U0                                                              |     0.004 |
|       i_mult                                                        |     0.004 |
|         gLUT.gLUT_speed.iLUT                                        |     0.004 |
|   pll                                                               |     0.097 |
|   ps                                                                |     1.309 |
|     axi_slave_gp0                                                   |     0.006 |
|     system_i                                                        |     1.304 |
|       axi_protocol_converter_0                                      |     0.012 |
|         inst                                                        |     0.012 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                      |     0.012 |
|             RD.ar_channel_0                                         |     0.002 |
|               ar_cmd_fsm_0                                          |    <0.001 |
|               cmd_translator_0                                      |     0.001 |
|                 incr_cmd_0                                          |    <0.001 |
|                 wrap_cmd_0                                          |    <0.001 |
|             RD.r_channel_0                                          |     0.002 |
|               rd_data_fifo_0                                        |     0.001 |
|               transaction_fifo_0                                    |    <0.001 |
|             SI_REG                                                  |     0.004 |
|               ar_pipe                                               |     0.001 |
|               aw_pipe                                               |     0.001 |
|               b_pipe                                                |    <0.001 |
|               r_pipe                                                |     0.001 |
|             WR.aw_channel_0                                         |     0.003 |
|               aw_cmd_fsm_0                                          |     0.001 |
|               cmd_translator_0                                      |     0.002 |
|                 incr_cmd_0                                          |    <0.001 |
|                 wrap_cmd_0                                          |     0.001 |
|             WR.b_channel_0                                          |    <0.001 |
|               bid_fifo_0                                            |    <0.001 |
|               bresp_fifo_0                                          |    <0.001 |
|       proc_sys_reset                                                |    <0.001 |
|         U0                                                          |    <0.001 |
|           EXT_LPF                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                               |    <0.001 |
|           SEQ                                                       |    <0.001 |
|             SEQ_COUNTER                                             |    <0.001 |
|       processing_system7                                            |     1.284 |
|         inst                                                        |     1.284 |
|       xadc                                                          |     0.008 |
|         inst                                                        |     0.008 |
|           AXI_LITE_IPIF_I                                           |     0.002 |
|             I_SLAVE_ATTACHMENT                                      |     0.002 |
|               I_DECODER                                             |     0.001 |
|           AXI_XADC_CORE_I                                           |     0.005 |
|           INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                      |    <0.001 |
|           SOFT_RESET_I                                              |    <0.001 |
|   pwm[0]                                                            |     0.002 |
|   pwm[1]                                                            |     0.002 |
|   pwm[2]                                                            |     0.002 |
|   pwm[3]                                                            |     0.002 |
|   shifted_K_post_error                                              |     0.033 |
|     U0                                                              |     0.033 |
|       i_synth                                                       |     0.033 |
|         i_nonzero_fract.i_synth                                     |     0.033 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.033 |
|             i_sdivider.divider_blk                                  |     0.031 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[10].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|               div_loop[11].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[12].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[12].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[16].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[17].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[18].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[20].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[20].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[21].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|               div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[21].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[22].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[23].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[24].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[25].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[25].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[26].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[26].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[27].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[28].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[29].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[30].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[30].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[31].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[31].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|             sgned_input.cmp_dividend                                |     0.001 |
|               twos_comp                                             |     0.001 |
|             sgned_input.cmp_divisor                                 |    <0.001 |
|               twos_comp                                             |    <0.001 |
|             sign_pipeline.i_unrolled.sign_pipe                      |    <0.001 |
|             signed_output.cmp_quot                                  |    <0.001 |
|               twos_comp                                             |    <0.001 |
|   shifted_P_apo_est                                                 |     0.033 |
|     U0                                                              |     0.033 |
|       i_synth                                                       |     0.033 |
|         i_nonzero_fract.i_synth                                     |     0.033 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.033 |
|             i_sdivider.divider_blk                                  |     0.031 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[11].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[12].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[16].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |     0.001 |
|               div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[17].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[18].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|               div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[20].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[20].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[21].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[21].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[22].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[23].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[24].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[25].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[25].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[26].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[26].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[27].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[28].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[29].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[30].adder_gen.reg_req.adsu_mod               |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[30].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[31].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[31].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                |     0.001 |
|                 add1                                                |     0.001 |
|                   no_pipelining.the_addsub                          |     0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|             sgned_input.cmp_dividend                                |     0.001 |
|               twos_comp                                             |     0.001 |
|             sgned_input.cmp_divisor                                 |    <0.001 |
|               twos_comp                                             |    <0.001 |
|             sign_pipeline.i_unrolled.sign_pipe                      |    <0.001 |
|             signed_output.cmp_quot                                  |    <0.001 |
|               twos_comp                                             |    <0.001 |
|   step_array_reg_0_255_0_0                                          |    <0.001 |
|   step_array_reg_0_255_10_10                                        |    <0.001 |
|   step_array_reg_0_255_11_11                                        |    <0.001 |
|   step_array_reg_0_255_12_12                                        |    <0.001 |
|   step_array_reg_0_255_13_13                                        |    <0.001 |
|   step_array_reg_0_255_14_14                                        |    <0.001 |
|   step_array_reg_0_255_1_1                                          |    <0.001 |
|   step_array_reg_0_255_2_2                                          |    <0.001 |
|   step_array_reg_0_255_3_3                                          |    <0.001 |
|   step_array_reg_0_255_4_4                                          |    <0.001 |
|   step_array_reg_0_255_5_5                                          |    <0.001 |
|   step_array_reg_0_255_6_6                                          |    <0.001 |
|   step_array_reg_0_255_7_7                                          |    <0.001 |
|   step_array_reg_0_255_8_8                                          |    <0.001 |
|   step_array_reg_0_255_9_9                                          |    <0.001 |
|   step_array_reg_256_511_0_0                                        |    <0.001 |
|   step_array_reg_256_511_10_10                                      |    <0.001 |
|   step_array_reg_256_511_11_11                                      |    <0.001 |
|   step_array_reg_256_511_12_12                                      |    <0.001 |
|   step_array_reg_256_511_13_13                                      |    <0.001 |
|   step_array_reg_256_511_14_14                                      |    <0.001 |
|   step_array_reg_256_511_1_1                                        |    <0.001 |
|   step_array_reg_256_511_2_2                                        |    <0.001 |
|   step_array_reg_256_511_3_3                                        |    <0.001 |
|   step_array_reg_256_511_4_4                                        |    <0.001 |
|   step_array_reg_256_511_5_5                                        |    <0.001 |
|   step_array_reg_256_511_6_6                                        |    <0.001 |
|   step_array_reg_256_511_7_7                                        |    <0.001 |
|   step_array_reg_256_511_8_8                                        |    <0.001 |
|   step_array_reg_256_511_9_9                                        |    <0.001 |
|   x_apri_est_shifted_K_post_error                                   |    <0.001 |
|     U0                                                              |    <0.001 |
|       xst_addsub                                                    |    <0.001 |
|         i_baseblox.i_baseblox_addsub                                |    <0.001 |
|           no_pipelining.the_addsub                                  |    <0.001 |
|             i_lut6.i_lut6_addsub                                    |    <0.001 |
|               i_q.i_simple.qreg                                     |    <0.001 |
|   z_measured_x_apri_est                                             |    <0.001 |
|     U0                                                              |    <0.001 |
|       xst_addsub                                                    |    <0.001 |
|         i_baseblox.i_baseblox_addsub                                |    <0.001 |
|           no_pipelining.the_addsub                                  |    <0.001 |
|             i_lut6.i_lut6_addsub                                    |    <0.001 |
|               i_q.i_simple.qreg                                     |    <0.001 |
+---------------------------------------------------------------------+-----------+


