
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_1280:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xb57fffe0; valaddr_reg:x3; val_offset:3840*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3840*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1281:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xb57ffff0; valaddr_reg:x3; val_offset:3843*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3843*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1282:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xb57ffff8; valaddr_reg:x3; val_offset:3846*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3846*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1283:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xb57ffffc; valaddr_reg:x3; val_offset:3849*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3849*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1284:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xb57ffffe; valaddr_reg:x3; val_offset:3852*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3852*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1285:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x6a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xb57fffff; valaddr_reg:x3; val_offset:3855*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3855*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1286:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbf800001; valaddr_reg:x3; val_offset:3858*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3858*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1287:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbf800003; valaddr_reg:x3; val_offset:3861*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3861*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1288:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbf800007; valaddr_reg:x3; val_offset:3864*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3864*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1289:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbf999999; valaddr_reg:x3; val_offset:3867*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3867*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1290:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:3870*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3870*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1291:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:3873*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3873*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1292:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:3876*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3876*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1293:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:3879*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3879*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1294:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:3882*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3882*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1295:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:3885*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3885*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1296:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:3888*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3888*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1297:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:3891*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3891*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1298:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:3894*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3894*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1299:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:3897*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3897*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1300:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:3900*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3900*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1301:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78386a and fs2 == 1 and fe2 == 0x04 and fm2 == 0x040300 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8386a; op2val:0x82040300;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:3903*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3903*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1302:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:3906*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3906*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1303:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:3909*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3909*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1304:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:3912*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3912*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1305:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:3915*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3915*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1306:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:3918*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3918*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1307:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:3921*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3921*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1308:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:3924*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3924*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1309:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:3927*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3927*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1310:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:3930*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3930*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1311:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:3933*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3933*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1312:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:3936*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3936*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1313:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:3939*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3939*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1314:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:3942*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3942*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1315:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:3945*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3945*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1316:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:3948*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3948*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1317:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:3951*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3951*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1318:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8000000; valaddr_reg:x3; val_offset:3954*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3954*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1319:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8000001; valaddr_reg:x3; val_offset:3957*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3957*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1320:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8000003; valaddr_reg:x3; val_offset:3960*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3960*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1321:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8000007; valaddr_reg:x3; val_offset:3963*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3963*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1322:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800000f; valaddr_reg:x3; val_offset:3966*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3966*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1323:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800001f; valaddr_reg:x3; val_offset:3969*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3969*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1324:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800003f; valaddr_reg:x3; val_offset:3972*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3972*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1325:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800007f; valaddr_reg:x3; val_offset:3975*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3975*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1326:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x80000ff; valaddr_reg:x3; val_offset:3978*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3978*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1327:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x80001ff; valaddr_reg:x3; val_offset:3981*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3981*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1328:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x80003ff; valaddr_reg:x3; val_offset:3984*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3984*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1329:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x80007ff; valaddr_reg:x3; val_offset:3987*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3987*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1330:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8000fff; valaddr_reg:x3; val_offset:3990*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3990*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1331:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8001fff; valaddr_reg:x3; val_offset:3993*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3993*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1332:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8003fff; valaddr_reg:x3; val_offset:3996*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3996*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1333:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8007fff; valaddr_reg:x3; val_offset:3999*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3999*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1334:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x800ffff; valaddr_reg:x3; val_offset:4002*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4002*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1335:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x801ffff; valaddr_reg:x3; val_offset:4005*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4005*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1336:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x803ffff; valaddr_reg:x3; val_offset:4008*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4008*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1337:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x807ffff; valaddr_reg:x3; val_offset:4011*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4011*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1338:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x80fffff; valaddr_reg:x3; val_offset:4014*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4014*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1339:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x81fffff; valaddr_reg:x3; val_offset:4017*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4017*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1340:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x83fffff; valaddr_reg:x3; val_offset:4020*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4020*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1341:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8400000; valaddr_reg:x3; val_offset:4023*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4023*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1342:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8600000; valaddr_reg:x3; val_offset:4026*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4026*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1343:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8700000; valaddr_reg:x3; val_offset:4029*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4029*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1344:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x8780000; valaddr_reg:x3; val_offset:4032*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4032*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1345:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87c0000; valaddr_reg:x3; val_offset:4035*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4035*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1346:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87e0000; valaddr_reg:x3; val_offset:4038*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4038*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1347:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87f0000; valaddr_reg:x3; val_offset:4041*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4041*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1348:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87f8000; valaddr_reg:x3; val_offset:4044*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4044*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1349:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fc000; valaddr_reg:x3; val_offset:4047*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4047*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1350:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fe000; valaddr_reg:x3; val_offset:4050*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4050*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1351:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ff000; valaddr_reg:x3; val_offset:4053*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4053*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1352:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ff800; valaddr_reg:x3; val_offset:4056*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4056*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1353:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ffc00; valaddr_reg:x3; val_offset:4059*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4059*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1354:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ffe00; valaddr_reg:x3; val_offset:4062*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4062*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1355:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fff00; valaddr_reg:x3; val_offset:4065*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4065*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1356:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fff80; valaddr_reg:x3; val_offset:4068*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4068*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1357:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fffc0; valaddr_reg:x3; val_offset:4071*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4071*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1358:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fffe0; valaddr_reg:x3; val_offset:4074*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4074*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1359:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ffff0; valaddr_reg:x3; val_offset:4077*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4077*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1360:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ffff8; valaddr_reg:x3; val_offset:4080*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4080*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1361:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ffffc; valaddr_reg:x3; val_offset:4083*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4083*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1362:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87ffffe; valaddr_reg:x3; val_offset:4086*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4086*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1363:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7a1d39 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x10 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfa1d39; op2val:0x0;
op3val:0x87fffff; valaddr_reg:x3; val_offset:4089*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4089*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1364:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:4092*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4092*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1365:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:4095*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4095*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1366:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:4098*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4098*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1367:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:4101*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4101*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1368:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:4104*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4104*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1369:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:4107*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4107*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1370:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:4110*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4110*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1371:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:4113*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4113*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1372:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:4116*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4116*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1373:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:4119*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4119*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1374:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:4122*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4122*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1375:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:4125*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4125*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1376:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:4128*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4128*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1377:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:4131*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4131*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1378:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:4134*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4134*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1379:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:4137*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4137*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1380:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7800000; valaddr_reg:x3; val_offset:4140*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4140*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1381:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7800001; valaddr_reg:x3; val_offset:4143*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4143*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1382:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7800003; valaddr_reg:x3; val_offset:4146*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4146*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1383:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7800007; valaddr_reg:x3; val_offset:4149*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4149*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1384:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb780000f; valaddr_reg:x3; val_offset:4152*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4152*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1385:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb780001f; valaddr_reg:x3; val_offset:4155*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4155*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1386:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb780003f; valaddr_reg:x3; val_offset:4158*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4158*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1387:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb780007f; valaddr_reg:x3; val_offset:4161*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4161*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1388:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb78000ff; valaddr_reg:x3; val_offset:4164*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4164*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1389:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb78001ff; valaddr_reg:x3; val_offset:4167*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4167*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1390:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb78003ff; valaddr_reg:x3; val_offset:4170*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4170*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1391:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb78007ff; valaddr_reg:x3; val_offset:4173*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4173*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1392:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7800fff; valaddr_reg:x3; val_offset:4176*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4176*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1393:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7801fff; valaddr_reg:x3; val_offset:4179*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4179*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1394:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7803fff; valaddr_reg:x3; val_offset:4182*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4182*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1395:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7807fff; valaddr_reg:x3; val_offset:4185*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4185*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1396:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb780ffff; valaddr_reg:x3; val_offset:4188*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4188*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1397:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb781ffff; valaddr_reg:x3; val_offset:4191*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4191*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1398:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb783ffff; valaddr_reg:x3; val_offset:4194*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4194*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1399:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb787ffff; valaddr_reg:x3; val_offset:4197*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4197*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1400:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb78fffff; valaddr_reg:x3; val_offset:4200*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4200*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1401:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb79fffff; valaddr_reg:x3; val_offset:4203*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4203*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1402:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7bfffff; valaddr_reg:x3; val_offset:4206*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4206*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1403:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7c00000; valaddr_reg:x3; val_offset:4209*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4209*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1404:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7e00000; valaddr_reg:x3; val_offset:4212*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4212*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1405:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7f00000; valaddr_reg:x3; val_offset:4215*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4215*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1406:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7f80000; valaddr_reg:x3; val_offset:4218*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4218*0 + 3*10*FLEN/8, x4, x1, x2)

inst_1407:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x7c399c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x6f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cfc399c; op2val:0x80000000;
op3val:0xb7fc0000; valaddr_reg:x3; val_offset:4221*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4221*0 + 3*10*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3045064672,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3045064688,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3045064696,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3045064700,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3045064702,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3045064703,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2096642154,32,FLEN)
NAN_BOXED(2181300992,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217728,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217729,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217731,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217735,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217743,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217759,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217791,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217855,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217983,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134218239,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134218751,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134219775,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134221823,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134225919,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134234111,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134250495,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134283263,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134348799,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134479871,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134742015,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(135266303,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(136314879,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(138412031,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(138412032,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(140509184,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(141557760,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142082048,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142344192,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142475264,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142540800,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142573568,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142589952,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142598144,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142602240,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142604288,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142605312,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142605824,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606080,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606208,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606272,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606304,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606320,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606328,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606332,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606334,32,FLEN)
NAN_BOXED(2096766265,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606335,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619136,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619137,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619139,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619143,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619151,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619167,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619199,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619263,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619391,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078619647,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078620159,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078621183,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078623231,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078627327,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078635519,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078651903,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078684671,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078750207,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3078881279,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3079143423,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3079667711,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3080716287,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3082813439,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3082813440,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3084910592,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3085959168,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3086483456,32,FLEN)
NAN_BOXED(2096904604,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(3086745600,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
