{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 05:02:43 2024 " "Info: Processing started: Sat Apr 27 05:02:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst22~latch " "Warning: Node \"inst22~latch\" is a latch" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IR18 " "Info: Assuming node \"IR18\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR18" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR19 " "Info: Assuming node \"IR19\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR19" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR17 " "Info: Assuming node \"IR17\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst22~latch " "Info: Detected ripple clock \"inst22~latch\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst6~10 " "Info: Detected gated clock \"inst6~10\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 2144 2192 -56 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20~180 " "Info: Detected gated clock \"inst20~180\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~180" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -552 -504 256 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 2144 2192 -56 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 368 416 -56 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8:inst9\|inst12 " "Info: Detected ripple clock \"register-8:inst9\|inst12\" as buffer" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8:inst9\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8:inst9\|inst14 " "Info: Detected ripple clock \"register-8:inst9\|inst14\" as buffer" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8:inst9\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst22~_emulated " "Info: Detected ripple clock \"inst22~_emulated\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst22~head_lut " "Info: Detected gated clock \"inst22~head_lut\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 1352 1400 -56 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IR18 register register-8:inst13\|inst10 register register-8:inst9\|inst10 85.3 MHz 11.724 ns Internal " "Info: Clock \"IR18\" has Internal fmax of 85.3 MHz between source register \"register-8:inst13\|inst10\" and destination register \"register-8:inst9\|inst10\" (period= 11.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.405 ns + Longest register register " "Info: + Longest register to register delay is 5.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst13\|inst10 1 REG LCFF_X26_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N3; Fanout = 1; REG Node = 'register-8:inst13\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst13|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns chooser4-1:B\|inst30~157 2 COMB LCCOMB_X26_Y12_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'chooser4-1:B\|inst30~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-8:inst13|inst10 chooser4-1:B|inst30~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 648 984 1048 696 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 1.802 ns chooser4-1:B\|inst30~158 3 COMB LCCOMB_X22_Y12_N0 2 " "Info: 3: + IC(1.039 ns) + CELL(0.370 ns) = 1.802 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 2; COMB Node = 'chooser4-1:B\|inst30~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { chooser4-1:B|inst30~157 chooser4-1:B|inst30~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 648 984 1048 696 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 2.401 ns ALU:inst2\|74181:inst\|45~133 4 COMB LCCOMB_X22_Y12_N16 3 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 2.401 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 3; COMB Node = 'ALU:inst2\|74181:inst\|45~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { chooser4-1:B|inst30~158 ALU:inst2|74181:inst|45~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 3.154 ns ALU:inst2\|74181:inst\|82~76 5 COMB LCCOMB_X22_Y12_N22 1 " "Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 3.154 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst\|82~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU:inst2|74181:inst|45~133 ALU:inst2|74181:inst|82~76 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.370 ns) 5.297 ns ALU:inst2\|74181:inst\|82 6 COMB LCCOMB_X33_Y12_N12 6 " "Info: 6: + IC(1.773 ns) + CELL(0.370 ns) = 5.297 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { ALU:inst2|74181:inst|82~76 ALU:inst2|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.405 ns register-8:inst9\|inst10 7 REG LCFF_X33_Y12_N13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.405 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 2; REG Node = 'register-8:inst9\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst2|74181:inst|82 register-8:inst9|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 33.62 % ) " "Info: Total cell delay = 1.817 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.588 ns ( 66.38 % ) " "Info: Total interconnect delay = 3.588 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { register-8:inst13|inst10 chooser4-1:B|inst30~157 chooser4-1:B|inst30~158 ALU:inst2|74181:inst|45~133 ALU:inst2|74181:inst|82~76 ALU:inst2|74181:inst|82 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { register-8:inst13|inst10 {} chooser4-1:B|inst30~157 {} chooser4-1:B|inst30~158 {} ALU:inst2|74181:inst|45~133 {} ALU:inst2|74181:inst|82~76 {} ALU:inst2|74181:inst|82 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.039ns 0.393ns 0.383ns 1.773ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.055 ns - Smallest " "Info: - Smallest clock skew is -6.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR18 destination 3.529 ns + Shortest register " "Info: + Shortest clock path from clock \"IR18\" to destination register is 3.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR18 1 CLK PIN_142 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_142; Fanout = 6; CLK Node = 'IR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.499 ns) 2.520 ns inst3 2 COMB LCCOMB_X33_Y12_N28 8 " "Info: 2: + IC(1.036 ns) + CELL(0.499 ns) = 2.520 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { IR18 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 3.529 ns register-8:inst9\|inst10 3 REG LCFF_X33_Y12_N13 2 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 3.529 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 2; REG Node = 'register-8:inst9\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 60.92 % ) " "Info: Total cell delay = 2.150 ns ( 60.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.379 ns ( 39.08 % ) " "Info: Total interconnect delay = 1.379 ns ( 39.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { IR18 inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.036ns 0.343ns } { 0.000ns 0.985ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR18 source 9.584 ns - Longest register " "Info: - Longest clock path from clock \"IR18\" to source register is 9.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR18 1 CLK PIN_142 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_142; Fanout = 6; CLK Node = 'IR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.499 ns) 2.520 ns inst3 2 COMB LCCOMB_X33_Y12_N28 8 " "Info: 2: + IC(1.036 ns) + CELL(0.499 ns) = 2.520 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { IR18 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 3.833 ns register-8:inst9\|inst14 3 REG LCFF_X33_Y12_N1 17 " "Info: 3: + IC(0.343 ns) + CELL(0.970 ns) = 3.833 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 17; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.202 ns) 5.967 ns inst18 4 COMB LCCOMB_X33_Y12_N20 1 " "Info: 4: + IC(1.932 ns) + CELL(0.202 ns) = 5.967 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { register-8:inst9|inst14 inst18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 8.019 ns inst18~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.052 ns) + CELL(0.000 ns) = 8.019 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 9.584 ns register-8:inst13\|inst10 6 REG LCFF_X26_Y12_N3 1 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 9.584 ns; Loc. = LCFF_X26_Y12_N3; Fanout = 1; REG Node = 'register-8:inst13\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.322 ns ( 34.66 % ) " "Info: Total cell delay = 3.322 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.262 ns ( 65.34 % ) " "Info: Total interconnect delay = 6.262 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { IR18 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst10 {} } { 0.000ns 0.000ns 1.036ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { IR18 inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.036ns 0.343ns } { 0.000ns 0.985ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { IR18 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst10 {} } { 0.000ns 0.000ns 1.036ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { register-8:inst13|inst10 chooser4-1:B|inst30~157 chooser4-1:B|inst30~158 ALU:inst2|74181:inst|45~133 ALU:inst2|74181:inst|82~76 ALU:inst2|74181:inst|82 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { register-8:inst13|inst10 {} chooser4-1:B|inst30~157 {} chooser4-1:B|inst30~158 {} ALU:inst2|74181:inst|45~133 {} ALU:inst2|74181:inst|82~76 {} ALU:inst2|74181:inst|82 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.039ns 0.393ns 0.383ns 1.773ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.529 ns" { IR18 inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.529 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.036ns 0.343ns } { 0.000ns 0.985ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { IR18 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst10 {} } { 0.000ns 0.000ns 1.036ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.985ns 0.499ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register-8:inst12\|inst14 register register-8:inst15\|inst 84.1 MHz 11.891 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 84.1 MHz between source register \"register-8:inst12\|inst14\" and destination register \"register-8:inst15\|inst\" (period= 11.891 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.156 ns + Longest register register " "Info: + Longest register to register delay is 9.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst12\|inst14 1 REG LCFF_X22_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns chooser4-1:B\|inst24~156 2 COMB LCCOMB_X22_Y12_N6 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'chooser4-1:B\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.206 ns) 1.845 ns chooser4-1:B\|inst24~158 3 COMB LCCOMB_X25_Y12_N16 2 " "Info: 3: + IC(1.002 ns) + CELL(0.206 ns) = 1.845 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'chooser4-1:B\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 2.763 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X26_Y12_N26 2 " "Info: 4: + IC(0.712 ns) + CELL(0.206 ns) = 2.763 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.616 ns) 3.745 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X26_Y12_N20 3 " "Info: 5: + IC(0.366 ns) + CELL(0.616 ns) = 3.745 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.206 ns) 4.982 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X24_Y12_N0 2 " "Info: 6: + IC(1.031 ns) + CELL(0.206 ns) = 4.982 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.563 ns ALU:inst2\|74182:inst2\|31~164 7 COMB LCCOMB_X24_Y12_N2 4 " "Info: 7: + IC(0.375 ns) + CELL(0.206 ns) = 5.563 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'ALU:inst2\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 6.488 ns ALU:inst2\|74181:inst1\|74~70 8 COMB LCCOMB_X23_Y12_N22 1 " "Info: 8: + IC(0.719 ns) + CELL(0.206 ns) = 6.488 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.076 ns ALU:inst2\|74181:inst1\|74~71 9 COMB LCCOMB_X23_Y12_N0 2 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 7.076 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst1\|74~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 7.645 ns ALU:inst2\|74181:inst1\|77 10 COMB LCCOMB_X23_Y12_N10 6 " "Info: 10: + IC(0.363 ns) + CELL(0.206 ns) = 7.645 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.460 ns) 9.156 ns register-8:inst15\|inst 11 REG LCFF_X26_Y12_N7 3 " "Info: 11: + IC(1.051 ns) + CELL(0.460 ns) = 9.156 ns; Loc. = LCFF_X26_Y12_N7; Fanout = 3; REG Node = 'register-8:inst15\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.724 ns ( 29.75 % ) " "Info: Total cell delay = 2.724 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 70.25 % ) " "Info: Total interconnect delay = 6.432 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst15|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.471 ns - Smallest " "Info: - Smallest clock skew is -2.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 7.728 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 7.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLR 1 CLK PIN_141 67 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_141; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.206 ns) 2.171 ns inst22~head_lut 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(1.000 ns) + CELL(0.206 ns) = 2.171 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { CLR inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.738 ns inst31 3 COMB LCCOMB_X33_Y12_N30 9 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.738 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 4.322 ns inst20 4 COMB LCCOMB_X33_Y12_N24 1 " "Info: 4: + IC(1.378 ns) + CELL(0.206 ns) = 4.322 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst31 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 6.163 ns inst20~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 6.163 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.728 ns register-8:inst15\|inst 6 REG LCFF_X26_Y12_N7 3 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 7.728 ns; Loc. = LCFF_X26_Y12_N7; Fanout = 3; REG Node = 'register-8:inst15\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.249 ns ( 29.10 % ) " "Info: Total cell delay = 2.249 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 70.90 % ) " "Info: Total interconnect delay = 5.479 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.728 ns" { CLR inst22~head_lut inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.728 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 1.000ns 0.361ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.965ns 0.206ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.199 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 10.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLR 1 CLK PIN_141 67 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_141; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.206 ns) 2.171 ns inst22~head_lut 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(1.000 ns) + CELL(0.206 ns) = 2.171 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { CLR inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.738 ns inst31 3 COMB LCCOMB_X33_Y12_N30 9 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.738 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.340 ns inst3 4 COMB LCCOMB_X33_Y12_N28 8 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 3.340 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 4.653 ns register-8:inst9\|inst12 5 REG LCFF_X33_Y12_N11 20 " "Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 4.653 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.604 ns) 5.717 ns inst19 6 COMB LCCOMB_X33_Y12_N8 1 " "Info: 6: + IC(0.460 ns) + CELL(0.604 ns) = 5.717 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { register-8:inst9|inst12 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.000 ns) 8.637 ns inst19~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.920 ns) + CELL(0.000 ns) = 8.637 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 10.199 ns register-8:inst12\|inst14 8 REG LCFF_X22_Y12_N29 1 " "Info: 8: + IC(0.896 ns) + CELL(0.666 ns) = 10.199 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.823 ns ( 37.48 % ) " "Info: Total cell delay = 3.823 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 62.52 % ) " "Info: Total interconnect delay = 6.376 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.000ns 0.361ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.965ns 0.206ns 0.206ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.728 ns" { CLR inst22~head_lut inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.728 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 1.000ns 0.361ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.965ns 0.206ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.000ns 0.361ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.965ns 0.206ns 0.206ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst15|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.728 ns" { CLR inst22~head_lut inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.728 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 1.000ns 0.361ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.965ns 0.206ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.199 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.199 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.000ns 0.361ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.965ns 0.206ns 0.206ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-8:inst12\|inst14 register register-8:inst15\|inst 84.1 MHz 11.891 ns Internal " "Info: Clock \"START\" has Internal fmax of 84.1 MHz between source register \"register-8:inst12\|inst14\" and destination register \"register-8:inst15\|inst\" (period= 11.891 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.156 ns + Longest register register " "Info: + Longest register to register delay is 9.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst12\|inst14 1 REG LCFF_X22_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns chooser4-1:B\|inst24~156 2 COMB LCCOMB_X22_Y12_N6 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'chooser4-1:B\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.206 ns) 1.845 ns chooser4-1:B\|inst24~158 3 COMB LCCOMB_X25_Y12_N16 2 " "Info: 3: + IC(1.002 ns) + CELL(0.206 ns) = 1.845 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'chooser4-1:B\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 2.763 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X26_Y12_N26 2 " "Info: 4: + IC(0.712 ns) + CELL(0.206 ns) = 2.763 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.616 ns) 3.745 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X26_Y12_N20 3 " "Info: 5: + IC(0.366 ns) + CELL(0.616 ns) = 3.745 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.206 ns) 4.982 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X24_Y12_N0 2 " "Info: 6: + IC(1.031 ns) + CELL(0.206 ns) = 4.982 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.563 ns ALU:inst2\|74182:inst2\|31~164 7 COMB LCCOMB_X24_Y12_N2 4 " "Info: 7: + IC(0.375 ns) + CELL(0.206 ns) = 5.563 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'ALU:inst2\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 6.488 ns ALU:inst2\|74181:inst1\|74~70 8 COMB LCCOMB_X23_Y12_N22 1 " "Info: 8: + IC(0.719 ns) + CELL(0.206 ns) = 6.488 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.076 ns ALU:inst2\|74181:inst1\|74~71 9 COMB LCCOMB_X23_Y12_N0 2 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 7.076 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst1\|74~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 7.645 ns ALU:inst2\|74181:inst1\|77 10 COMB LCCOMB_X23_Y12_N10 6 " "Info: 10: + IC(0.363 ns) + CELL(0.206 ns) = 7.645 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.460 ns) 9.156 ns register-8:inst15\|inst 11 REG LCFF_X26_Y12_N7 3 " "Info: 11: + IC(1.051 ns) + CELL(0.460 ns) = 9.156 ns; Loc. = LCFF_X26_Y12_N7; Fanout = 3; REG Node = 'register-8:inst15\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.724 ns ( 29.75 % ) " "Info: Total cell delay = 2.724 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 70.25 % ) " "Info: Total interconnect delay = 6.432 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst15|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.471 ns - Smallest " "Info: - Smallest clock skew is -2.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 8.551 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 8.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_137 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.624 ns) 2.994 ns inst22~head_lut 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(1.385 ns) + CELL(0.624 ns) = 2.994 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.561 ns inst31 3 COMB LCCOMB_X33_Y12_N30 9 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.561 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 5.145 ns inst20 4 COMB LCCOMB_X33_Y12_N24 1 " "Info: 4: + IC(1.378 ns) + CELL(0.206 ns) = 5.145 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst31 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 6.986 ns inst20~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(1.841 ns) + CELL(0.000 ns) = 6.986 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 8.551 ns register-8:inst15\|inst 6 REG LCFF_X26_Y12_N7 3 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 8.551 ns; Loc. = LCFF_X26_Y12_N7; Fanout = 3; REG Node = 'register-8:inst15\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.687 ns ( 31.42 % ) " "Info: Total cell delay = 2.687 ns ( 31.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.864 ns ( 68.58 % ) " "Info: Total interconnect delay = 5.864 ns ( 68.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.551 ns" { START inst22~head_lut inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.551 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 1.385ns 0.361ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 11.022 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 11.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_137 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.624 ns) 2.994 ns inst22~head_lut 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(1.385 ns) + CELL(0.624 ns) = 2.994 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.561 ns inst31 3 COMB LCCOMB_X33_Y12_N30 9 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.561 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 4.163 ns inst3 4 COMB LCCOMB_X33_Y12_N28 8 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 4.163 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 5.476 ns register-8:inst9\|inst12 5 REG LCFF_X33_Y12_N11 20 " "Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 5.476 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.604 ns) 6.540 ns inst19 6 COMB LCCOMB_X33_Y12_N8 1 " "Info: 6: + IC(0.460 ns) + CELL(0.604 ns) = 6.540 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { register-8:inst9|inst12 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.000 ns) 9.460 ns inst19~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.920 ns) + CELL(0.000 ns) = 9.460 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 11.022 ns register-8:inst12\|inst14 8 REG LCFF_X22_Y12_N29 1 " "Info: 8: + IC(0.896 ns) + CELL(0.666 ns) = 11.022 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.261 ns ( 38.66 % ) " "Info: Total cell delay = 4.261 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.761 ns ( 61.34 % ) " "Info: Total interconnect delay = 6.761 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.022 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.022 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.551 ns" { START inst22~head_lut inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.551 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 1.385ns 0.361ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.022 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.022 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst15|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.551 ns" { START inst22~head_lut inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.551 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 1.385ns 0.361ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.022 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.022 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-8:inst12\|inst14 register register-8:inst15\|inst 84.1 MHz 11.891 ns Internal " "Info: Clock \"CP\" has Internal fmax of 84.1 MHz between source register \"register-8:inst12\|inst14\" and destination register \"register-8:inst15\|inst\" (period= 11.891 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.156 ns + Longest register register " "Info: + Longest register to register delay is 9.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst12\|inst14 1 REG LCFF_X22_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns chooser4-1:B\|inst24~156 2 COMB LCCOMB_X22_Y12_N6 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'chooser4-1:B\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.206 ns) 1.845 ns chooser4-1:B\|inst24~158 3 COMB LCCOMB_X25_Y12_N16 2 " "Info: 3: + IC(1.002 ns) + CELL(0.206 ns) = 1.845 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'chooser4-1:B\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 2.763 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X26_Y12_N26 2 " "Info: 4: + IC(0.712 ns) + CELL(0.206 ns) = 2.763 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.616 ns) 3.745 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X26_Y12_N20 3 " "Info: 5: + IC(0.366 ns) + CELL(0.616 ns) = 3.745 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.206 ns) 4.982 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X24_Y12_N0 2 " "Info: 6: + IC(1.031 ns) + CELL(0.206 ns) = 4.982 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.563 ns ALU:inst2\|74182:inst2\|31~164 7 COMB LCCOMB_X24_Y12_N2 4 " "Info: 7: + IC(0.375 ns) + CELL(0.206 ns) = 5.563 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'ALU:inst2\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 6.488 ns ALU:inst2\|74181:inst1\|74~70 8 COMB LCCOMB_X23_Y12_N22 1 " "Info: 8: + IC(0.719 ns) + CELL(0.206 ns) = 6.488 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.076 ns ALU:inst2\|74181:inst1\|74~71 9 COMB LCCOMB_X23_Y12_N0 2 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 7.076 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst1\|74~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 7.645 ns ALU:inst2\|74181:inst1\|77 10 COMB LCCOMB_X23_Y12_N10 6 " "Info: 10: + IC(0.363 ns) + CELL(0.206 ns) = 7.645 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.460 ns) 9.156 ns register-8:inst15\|inst 11 REG LCFF_X26_Y12_N7 3 " "Info: 11: + IC(1.051 ns) + CELL(0.460 ns) = 9.156 ns; Loc. = LCFF_X26_Y12_N7; Fanout = 3; REG Node = 'register-8:inst15\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.724 ns ( 29.75 % ) " "Info: Total cell delay = 2.724 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 70.25 % ) " "Info: Total interconnect delay = 6.432 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst15|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.471 ns - Smallest " "Info: - Smallest clock skew is -2.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.538 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 7.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CP 1 CLK PIN_138 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.589 ns) 2.548 ns inst31 2 COMB LCCOMB_X33_Y12_N30 9 " "Info: 2: + IC(0.984 ns) + CELL(0.589 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CP inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 4.132 ns inst20 3 COMB LCCOMB_X33_Y12_N24 1 " "Info: 3: + IC(1.378 ns) + CELL(0.206 ns) = 4.132 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { inst31 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.000 ns) 5.973 ns inst20~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.841 ns) + CELL(0.000 ns) = 5.973 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.538 ns register-8:inst15\|inst 5 REG LCFF_X26_Y12_N7 3 " "Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 7.538 ns; Loc. = LCFF_X26_Y12_N7; Fanout = 3; REG Node = 'register-8:inst15\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 32.32 % ) " "Info: Total cell delay = 2.436 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns ( 67.68 % ) " "Info: Total interconnect delay = 5.102 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.538 ns" { CP inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.538 ns" { CP {} CP~combout {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 0.984ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.975ns 0.589ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 10.009 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 10.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns CP 1 CLK PIN_138 1 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.589 ns) 2.548 ns inst31 2 COMB LCCOMB_X33_Y12_N30 9 " "Info: 2: + IC(0.984 ns) + CELL(0.589 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CP inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.150 ns inst3 3 COMB LCCOMB_X33_Y12_N28 8 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 3.150 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 4.463 ns register-8:inst9\|inst12 4 REG LCFF_X33_Y12_N11 20 " "Info: 4: + IC(0.343 ns) + CELL(0.970 ns) = 4.463 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.604 ns) 5.527 ns inst19 5 COMB LCCOMB_X33_Y12_N8 1 " "Info: 5: + IC(0.460 ns) + CELL(0.604 ns) = 5.527 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { register-8:inst9|inst12 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.000 ns) 8.447 ns inst19~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.920 ns) + CELL(0.000 ns) = 8.447 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 10.009 ns register-8:inst12\|inst14 7 REG LCFF_X22_Y12_N29 1 " "Info: 7: + IC(0.896 ns) + CELL(0.666 ns) = 10.009 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.010 ns ( 40.06 % ) " "Info: Total cell delay = 4.010 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.999 ns ( 59.94 % ) " "Info: Total interconnect delay = 5.999 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.009 ns" { CP inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.009 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 0.984ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.975ns 0.589ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.538 ns" { CP inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.538 ns" { CP {} CP~combout {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 0.984ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.975ns 0.589ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.009 ns" { CP inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.009 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 0.984ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.975ns 0.589ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst15|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.538 ns" { CP inst31 inst20 inst20~clkctrl register-8:inst15|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.538 ns" { CP {} CP~combout {} inst31 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst {} } { 0.000ns 0.000ns 0.984ns 1.378ns 1.841ns 0.899ns } { 0.000ns 0.975ns 0.589ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.009 ns" { CP inst31 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.009 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 0.984ns 0.396ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.975ns 0.589ns 0.206ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IR19 register register-8:inst12\|inst14 register register-8:inst13\|inst 83.68 MHz 11.95 ns Internal " "Info: Clock \"IR19\" has Internal fmax of 83.68 MHz between source register \"register-8:inst12\|inst14\" and destination register \"register-8:inst13\|inst\" (period= 11.95 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.156 ns + Longest register register " "Info: + Longest register to register delay is 9.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst12\|inst14 1 REG LCFF_X22_Y12_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns chooser4-1:B\|inst24~156 2 COMB LCCOMB_X22_Y12_N6 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'chooser4-1:B\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.206 ns) 1.845 ns chooser4-1:B\|inst24~158 3 COMB LCCOMB_X25_Y12_N16 2 " "Info: 3: + IC(1.002 ns) + CELL(0.206 ns) = 1.845 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'chooser4-1:B\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 2.763 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X26_Y12_N26 2 " "Info: 4: + IC(0.712 ns) + CELL(0.206 ns) = 2.763 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.616 ns) 3.745 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X26_Y12_N20 3 " "Info: 5: + IC(0.366 ns) + CELL(0.616 ns) = 3.745 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.206 ns) 4.982 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X24_Y12_N0 2 " "Info: 6: + IC(1.031 ns) + CELL(0.206 ns) = 4.982 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.563 ns ALU:inst2\|74182:inst2\|31~164 7 COMB LCCOMB_X24_Y12_N2 4 " "Info: 7: + IC(0.375 ns) + CELL(0.206 ns) = 5.563 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'ALU:inst2\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 6.488 ns ALU:inst2\|74181:inst1\|74~70 8 COMB LCCOMB_X23_Y12_N22 1 " "Info: 8: + IC(0.719 ns) + CELL(0.206 ns) = 6.488 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.076 ns ALU:inst2\|74181:inst1\|74~71 9 COMB LCCOMB_X23_Y12_N0 2 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 7.076 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst1\|74~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 7.645 ns ALU:inst2\|74181:inst1\|77 10 COMB LCCOMB_X23_Y12_N10 6 " "Info: 10: + IC(0.363 ns) + CELL(0.206 ns) = 7.645 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.460 ns) 9.156 ns register-8:inst13\|inst 11 REG LCFF_X26_Y12_N9 1 " "Info: 11: + IC(1.051 ns) + CELL(0.460 ns) = 9.156 ns; Loc. = LCFF_X26_Y12_N9; Fanout = 1; REG Node = 'register-8:inst13\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { ALU:inst2|74181:inst1|77 register-8:inst13|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.724 ns ( 29.75 % ) " "Info: Total cell delay = 2.724 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 70.25 % ) " "Info: Total interconnect delay = 6.432 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst13|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.530 ns - Smallest " "Info: - Smallest clock skew is -2.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 destination 6.898 ns + Shortest register " "Info: + Shortest clock path from clock \"IR19\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns IR19 1 CLK PIN_139 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_139; Fanout = 8; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.537 ns) 3.281 ns inst18 2 COMB LCCOMB_X33_Y12_N20 1 " "Info: 2: + IC(1.779 ns) + CELL(0.537 ns) = 3.281 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { IR19 inst18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 5.333 ns inst18~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.052 ns) + CELL(0.000 ns) = 5.333 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 6.898 ns register-8:inst13\|inst 4 REG LCFF_X26_Y12_N9 1 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X26_Y12_N9; Fanout = 1; REG Node = 'register-8:inst13\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 31.43 % ) " "Info: Total cell delay = 2.168 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.730 ns ( 68.57 % ) " "Info: Total interconnect delay = 4.730 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { IR19 inst18 inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { IR19 {} IR19~combout {} inst18 {} inst18~clkctrl {} register-8:inst13|inst {} } { 0.000ns 0.000ns 1.779ns 2.052ns 0.899ns } { 0.000ns 0.965ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 source 9.428 ns - Longest register " "Info: - Longest clock path from clock \"IR19\" to source register is 9.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns IR19 1 CLK PIN_139 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_139; Fanout = 8; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.571 ns) 2.569 ns inst3 2 COMB LCCOMB_X33_Y12_N28 8 " "Info: 2: + IC(1.033 ns) + CELL(0.571 ns) = 2.569 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { IR19 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 3.882 ns register-8:inst9\|inst12 3 REG LCFF_X33_Y12_N11 20 " "Info: 3: + IC(0.343 ns) + CELL(0.970 ns) = 3.882 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.604 ns) 4.946 ns inst19 4 COMB LCCOMB_X33_Y12_N8 1 " "Info: 4: + IC(0.460 ns) + CELL(0.604 ns) = 4.946 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { register-8:inst9|inst12 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.000 ns) 7.866 ns inst19~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.920 ns) + CELL(0.000 ns) = 7.866 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 9.428 ns register-8:inst12\|inst14 6 REG LCFF_X22_Y12_N29 1 " "Info: 6: + IC(0.896 ns) + CELL(0.666 ns) = 9.428 ns; Loc. = LCFF_X22_Y12_N29; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.776 ns ( 40.05 % ) " "Info: Total cell delay = 3.776 ns ( 40.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.652 ns ( 59.95 % ) " "Info: Total interconnect delay = 5.652 ns ( 59.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { IR19 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.033ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.965ns 0.571ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { IR19 inst18 inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { IR19 {} IR19~combout {} inst18 {} inst18~clkctrl {} register-8:inst13|inst {} } { 0.000ns 0.000ns 1.779ns 2.052ns 0.899ns } { 0.000ns 0.965ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { IR19 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.033ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.965ns 0.571ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.156 ns" { register-8:inst12|inst14 chooser4-1:B|inst24~156 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.156 ns" { register-8:inst12|inst14 {} chooser4-1:B|inst24~156 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst13|inst {} } { 0.000ns 0.431ns 1.002ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { IR19 inst18 inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { IR19 {} IR19~combout {} inst18 {} inst18~clkctrl {} register-8:inst13|inst {} } { 0.000ns 0.000ns 1.779ns 2.052ns 0.899ns } { 0.000ns 0.965ns 0.537ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { IR19 inst3 register-8:inst9|inst12 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst12 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.033ns 0.343ns 0.460ns 2.920ns 0.896ns } { 0.000ns 0.965ns 0.571ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IR17 register register-8:inst13\|inst10 register register-8:inst9\|inst10 85.3 MHz 11.724 ns Internal " "Info: Clock \"IR17\" has Internal fmax of 85.3 MHz between source register \"register-8:inst13\|inst10\" and destination register \"register-8:inst9\|inst10\" (period= 11.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.405 ns + Longest register register " "Info: + Longest register to register delay is 5.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst13\|inst10 1 REG LCFF_X26_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N3; Fanout = 1; REG Node = 'register-8:inst13\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst13|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns chooser4-1:B\|inst30~157 2 COMB LCCOMB_X26_Y12_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'chooser4-1:B\|inst30~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-8:inst13|inst10 chooser4-1:B|inst30~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 648 984 1048 696 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 1.802 ns chooser4-1:B\|inst30~158 3 COMB LCCOMB_X22_Y12_N0 2 " "Info: 3: + IC(1.039 ns) + CELL(0.370 ns) = 1.802 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 2; COMB Node = 'chooser4-1:B\|inst30~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { chooser4-1:B|inst30~157 chooser4-1:B|inst30~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 648 984 1048 696 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 2.401 ns ALU:inst2\|74181:inst\|45~133 4 COMB LCCOMB_X22_Y12_N16 3 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 2.401 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 3; COMB Node = 'ALU:inst2\|74181:inst\|45~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { chooser4-1:B|inst30~158 ALU:inst2|74181:inst|45~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 3.154 ns ALU:inst2\|74181:inst\|82~76 5 COMB LCCOMB_X22_Y12_N22 1 " "Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 3.154 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst\|82~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU:inst2|74181:inst|45~133 ALU:inst2|74181:inst|82~76 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.370 ns) 5.297 ns ALU:inst2\|74181:inst\|82 6 COMB LCCOMB_X33_Y12_N12 6 " "Info: 6: + IC(1.773 ns) + CELL(0.370 ns) = 5.297 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { ALU:inst2|74181:inst|82~76 ALU:inst2|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.405 ns register-8:inst9\|inst10 7 REG LCFF_X33_Y12_N13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.405 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 2; REG Node = 'register-8:inst9\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst2|74181:inst|82 register-8:inst9|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 33.62 % ) " "Info: Total cell delay = 1.817 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.588 ns ( 66.38 % ) " "Info: Total interconnect delay = 3.588 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { register-8:inst13|inst10 chooser4-1:B|inst30~157 chooser4-1:B|inst30~158 ALU:inst2|74181:inst|45~133 ALU:inst2|74181:inst|82~76 ALU:inst2|74181:inst|82 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { register-8:inst13|inst10 {} chooser4-1:B|inst30~157 {} chooser4-1:B|inst30~158 {} ALU:inst2|74181:inst|45~133 {} ALU:inst2|74181:inst|82~76 {} ALU:inst2|74181:inst|82 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.039ns 0.393ns 0.383ns 1.773ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.055 ns - Smallest " "Info: - Smallest clock skew is -6.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR17 destination 3.843 ns + Shortest register " "Info: + Shortest clock path from clock \"IR17\" to destination register is 3.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IR17 1 CLK PIN_144 6 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 6; CLK Node = 'IR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.370 ns) 2.834 ns inst3 2 COMB LCCOMB_X33_Y12_N28 8 " "Info: 2: + IC(1.469 ns) + CELL(0.370 ns) = 2.834 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { IR17 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 3.843 ns register-8:inst9\|inst10 3 REG LCFF_X33_Y12_N13 2 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 3.843 ns; Loc. = LCFF_X33_Y12_N13; Fanout = 2; REG Node = 'register-8:inst9\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 52.85 % ) " "Info: Total cell delay = 2.031 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.812 ns ( 47.15 % ) " "Info: Total interconnect delay = 1.812 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.843 ns" { IR17 inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.843 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.469ns 0.343ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR17 source 9.898 ns - Longest register " "Info: - Longest clock path from clock \"IR17\" to source register is 9.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IR17 1 CLK PIN_144 6 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 6; CLK Node = 'IR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.370 ns) 2.834 ns inst3 2 COMB LCCOMB_X33_Y12_N28 8 " "Info: 2: + IC(1.469 ns) + CELL(0.370 ns) = 2.834 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { IR17 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 4.147 ns register-8:inst9\|inst14 3 REG LCFF_X33_Y12_N1 17 " "Info: 3: + IC(0.343 ns) + CELL(0.970 ns) = 4.147 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 17; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.202 ns) 6.281 ns inst18 4 COMB LCCOMB_X33_Y12_N20 1 " "Info: 4: + IC(1.932 ns) + CELL(0.202 ns) = 6.281 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { register-8:inst9|inst14 inst18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 8.333 ns inst18~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.052 ns) + CELL(0.000 ns) = 8.333 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 9.898 ns register-8:inst13\|inst10 6 REG LCFF_X26_Y12_N3 1 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 9.898 ns; Loc. = LCFF_X26_Y12_N3; Fanout = 1; REG Node = 'register-8:inst13\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.203 ns ( 32.36 % ) " "Info: Total cell delay = 3.203 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.695 ns ( 67.64 % ) " "Info: Total interconnect delay = 6.695 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.898 ns" { IR17 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.898 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst10 {} } { 0.000ns 0.000ns 1.469ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.843 ns" { IR17 inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.843 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.469ns 0.343ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.898 ns" { IR17 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.898 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst10 {} } { 0.000ns 0.000ns 1.469ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 712 824 888 792 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { register-8:inst13|inst10 chooser4-1:B|inst30~157 chooser4-1:B|inst30~158 ALU:inst2|74181:inst|45~133 ALU:inst2|74181:inst|82~76 ALU:inst2|74181:inst|82 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { register-8:inst13|inst10 {} chooser4-1:B|inst30~157 {} chooser4-1:B|inst30~158 {} ALU:inst2|74181:inst|45~133 {} ALU:inst2|74181:inst|82~76 {} ALU:inst2|74181:inst|82 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.039ns 0.393ns 0.383ns 1.773ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.843 ns" { IR17 inst3 register-8:inst9|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.843 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst10 {} } { 0.000ns 0.000ns 1.469ns 0.343ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.898 ns" { IR17 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.898 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst10 {} } { 0.000ns 0.000ns 1.469ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8:inst13\|inst IR20 IR19 10.613 ns register " "Info: tsu for register \"register-8:inst13\|inst\" (data pin = \"IR20\", clock pin = \"IR19\") is 10.613 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.551 ns + Longest pin register " "Info: + Longest pin to register delay is 17.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns IR20 1 PIN PIN_182 9 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_182; Fanout = 9; PIN Node = 'IR20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 2472 -576 -560 2640 "IR20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.982 ns) + CELL(0.624 ns) 8.570 ns chooser4-1:B\|inst24~155 2 COMB LCCOMB_X25_Y12_N0 1 " "Info: 2: + IC(6.982 ns) + CELL(0.624 ns) = 8.570 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 1; COMB Node = 'chooser4-1:B\|inst24~155'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.606 ns" { IR20 chooser4-1:B|inst24~155 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.624 ns) 10.240 ns chooser4-1:B\|inst24~158 3 COMB LCCOMB_X25_Y12_N16 2 " "Info: 3: + IC(1.046 ns) + CELL(0.624 ns) = 10.240 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'chooser4-1:B\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { chooser4-1:B|inst24~155 chooser4-1:B|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 11.158 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X26_Y12_N26 2 " "Info: 4: + IC(0.712 ns) + CELL(0.206 ns) = 11.158 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.616 ns) 12.140 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X26_Y12_N20 3 " "Info: 5: + IC(0.366 ns) + CELL(0.616 ns) = 12.140 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.206 ns) 13.377 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X24_Y12_N0 2 " "Info: 6: + IC(1.031 ns) + CELL(0.206 ns) = 13.377 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 13.958 ns ALU:inst2\|74182:inst2\|31~164 7 COMB LCCOMB_X24_Y12_N2 4 " "Info: 7: + IC(0.375 ns) + CELL(0.206 ns) = 13.958 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'ALU:inst2\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 14.883 ns ALU:inst2\|74181:inst1\|74~70 8 COMB LCCOMB_X23_Y12_N22 1 " "Info: 8: + IC(0.719 ns) + CELL(0.206 ns) = 14.883 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 15.471 ns ALU:inst2\|74181:inst1\|74~71 9 COMB LCCOMB_X23_Y12_N0 2 " "Info: 9: + IC(0.382 ns) + CELL(0.206 ns) = 15.471 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst1\|74~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 16.040 ns ALU:inst2\|74181:inst1\|77 10 COMB LCCOMB_X23_Y12_N10 6 " "Info: 10: + IC(0.363 ns) + CELL(0.206 ns) = 16.040 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.460 ns) 17.551 ns register-8:inst13\|inst 11 REG LCFF_X26_Y12_N9 1 " "Info: 11: + IC(1.051 ns) + CELL(0.460 ns) = 17.551 ns; Loc. = LCFF_X26_Y12_N9; Fanout = 1; REG Node = 'register-8:inst13\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { ALU:inst2|74181:inst1|77 register-8:inst13|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.524 ns ( 25.78 % ) " "Info: Total cell delay = 4.524 ns ( 25.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.027 ns ( 74.22 % ) " "Info: Total interconnect delay = 13.027 ns ( 74.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.551 ns" { IR20 chooser4-1:B|inst24~155 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.551 ns" { IR20 {} IR20~combout {} chooser4-1:B|inst24~155 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst13|inst {} } { 0.000ns 0.000ns 6.982ns 1.046ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.964ns 0.624ns 0.624ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 destination 6.898 ns - Shortest register " "Info: - Shortest clock path from clock \"IR19\" to destination register is 6.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns IR19 1 CLK PIN_139 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_139; Fanout = 8; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(0.537 ns) 3.281 ns inst18 2 COMB LCCOMB_X33_Y12_N20 1 " "Info: 2: + IC(1.779 ns) + CELL(0.537 ns) = 3.281 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { IR19 inst18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 5.333 ns inst18~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.052 ns) + CELL(0.000 ns) = 5.333 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 6.898 ns register-8:inst13\|inst 4 REG LCFF_X26_Y12_N9 1 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X26_Y12_N9; Fanout = 1; REG Node = 'register-8:inst13\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 31.43 % ) " "Info: Total cell delay = 2.168 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.730 ns ( 68.57 % ) " "Info: Total interconnect delay = 4.730 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { IR19 inst18 inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { IR19 {} IR19~combout {} inst18 {} inst18~clkctrl {} register-8:inst13|inst {} } { 0.000ns 0.000ns 1.779ns 2.052ns 0.899ns } { 0.000ns 0.965ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.551 ns" { IR20 chooser4-1:B|inst24~155 chooser4-1:B|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74182:inst2|31~164 ALU:inst2|74181:inst1|74~70 ALU:inst2|74181:inst1|74~71 ALU:inst2|74181:inst1|77 register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.551 ns" { IR20 {} IR20~combout {} chooser4-1:B|inst24~155 {} chooser4-1:B|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74182:inst2|31~164 {} ALU:inst2|74181:inst1|74~70 {} ALU:inst2|74181:inst1|74~71 {} ALU:inst2|74181:inst1|77 {} register-8:inst13|inst {} } { 0.000ns 0.000ns 6.982ns 1.046ns 0.712ns 0.366ns 1.031ns 0.375ns 0.719ns 0.382ns 0.363ns 1.051ns } { 0.000ns 0.964ns 0.624ns 0.624ns 0.206ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.898 ns" { IR19 inst18 inst18~clkctrl register-8:inst13|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.898 ns" { IR19 {} IR19~combout {} inst18 {} inst18~clkctrl {} register-8:inst13|inst {} } { 0.000ns 0.000ns 1.779ns 2.052ns 0.899ns } { 0.000ns 0.965ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START pin_name4 register-8:MAR\|inst8 17.276 ns register " "Info: tco from clock \"START\" to destination pin \"pin_name4\" through register \"register-8:MAR\|inst8\" is 17.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 10.102 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 10.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_137 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.624 ns) 2.994 ns inst22~head_lut 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(1.385 ns) + CELL(0.624 ns) = 2.994 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.561 ns inst31 3 COMB LCCOMB_X33_Y12_N30 9 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.561 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.370 ns) 5.765 ns inst5 4 COMB LCCOMB_X33_Y12_N16 1 " "Info: 4: + IC(1.834 ns) + CELL(0.370 ns) = 5.765 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { inst31 inst5 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 1352 1400 -56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.782 ns) + CELL(0.000 ns) 8.547 ns inst5~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(2.782 ns) + CELL(0.000 ns) = 8.547 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { inst5 inst5~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 1352 1400 -56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 10.102 ns register-8:MAR\|inst8 6 REG LCFF_X25_Y11_N1 1 " "Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 10.102 ns; Loc. = LCFF_X25_Y11_N1; Fanout = 1; REG Node = 'register-8:MAR\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { inst5~clkctrl register-8:MAR|inst8 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 608 824 888 688 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.851 ns ( 28.22 % ) " "Info: Total cell delay = 2.851 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.251 ns ( 71.78 % ) " "Info: Total interconnect delay = 7.251 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.102 ns" { START inst22~head_lut inst31 inst5 inst5~clkctrl register-8:MAR|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.102 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst5 {} inst5~clkctrl {} register-8:MAR|inst8 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 1.834ns 2.782ns 0.889ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 608 824 888 688 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.870 ns + Longest register pin " "Info: + Longest register to pin delay is 6.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:MAR\|inst8 1 REG LCFF_X25_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N1; Fanout = 1; REG Node = 'register-8:MAR\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:MAR|inst8 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 608 824 888 688 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.764 ns) + CELL(3.106 ns) 6.870 ns pin_name4 2 PIN PIN_14 0 " "Info: 2: + IC(3.764 ns) + CELL(3.106 ns) = 6.870 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'pin_name4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { register-8:MAR|inst8 pin_name4 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 648 1320 1336 824 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 45.21 % ) " "Info: Total cell delay = 3.106 ns ( 45.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 54.79 % ) " "Info: Total interconnect delay = 3.764 ns ( 54.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { register-8:MAR|inst8 pin_name4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.870 ns" { register-8:MAR|inst8 {} pin_name4 {} } { 0.000ns 3.764ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.102 ns" { START inst22~head_lut inst31 inst5 inst5~clkctrl register-8:MAR|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.102 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst5 {} inst5~clkctrl {} register-8:MAR|inst8 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 1.834ns 2.782ns 0.889ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { register-8:MAR|inst8 pin_name4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.870 ns" { register-8:MAR|inst8 {} pin_name4 {} } { 0.000ns 3.764ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "read RD/ 11.094 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"RD/\" is 11.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns read 1 PIN PIN_46 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_46; Fanout = 2; PIN Node = 'read'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -672 -2640 -2472 -656 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.291 ns) + CELL(0.651 ns) 6.937 ns 2_4decoder:inst41\|inst2 2 COMB LCCOMB_X1_Y2_N2 1 " "Info: 2: + IC(5.291 ns) + CELL(0.651 ns) = 6.937 ns; Loc. = LCCOMB_X1_Y2_N2; Fanout = 1; COMB Node = '2_4decoder:inst41\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.942 ns" { read 2_4decoder:inst41|inst2 } "NODE_NAME" } } { "2_4decoder.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/2_4decoder.bdf" { { 168 648 712 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(3.286 ns) 11.094 ns RD/ 3 PIN PIN_57 0 " "Info: 3: + IC(0.871 ns) + CELL(3.286 ns) = 11.094 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'RD/'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { 2_4decoder:inst41|inst2 RD/ } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -592 -2072 -1896 -576 "RD/" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.932 ns ( 44.46 % ) " "Info: Total cell delay = 4.932 ns ( 44.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.162 ns ( 55.54 % ) " "Info: Total interconnect delay = 6.162 ns ( 55.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { read 2_4decoder:inst41|inst2 RD/ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { read {} read~combout {} 2_4decoder:inst41|inst2 {} RD/ {} } { 0.000ns 0.000ns 5.291ns 0.871ns } { 0.000ns 0.995ns 0.651ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8:inst13\|inst14 IR11 START 6.811 ns register " "Info: th for register \"register-8:inst13\|inst14\" (data pin = \"IR11\", clock pin = \"START\") is 6.811 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.227 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 11.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_137 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.624 ns) 2.994 ns inst22~head_lut 2 COMB LCCOMB_X33_Y12_N18 1 " "Info: 2: + IC(1.385 ns) + CELL(0.624 ns) = 2.994 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 3.561 ns inst31 3 COMB LCCOMB_X33_Y12_N30 9 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 3.561 ns; Loc. = LCCOMB_X33_Y12_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 4.163 ns inst3 4 COMB LCCOMB_X33_Y12_N28 8 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 4.163 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 8; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.970 ns) 5.476 ns register-8:inst9\|inst14 5 REG LCFF_X33_Y12_N1 17 " "Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 5.476 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 17; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.202 ns) 7.610 ns inst18 6 COMB LCCOMB_X33_Y12_N20 1 " "Info: 6: + IC(1.932 ns) + CELL(0.202 ns) = 7.610 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { register-8:inst9|inst14 inst18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 9.662 ns inst18~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(2.052 ns) + CELL(0.000 ns) = 9.662 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 11.227 ns register-8:inst13\|inst14 8 REG LCFF_X26_Y12_N1 1 " "Info: 8: + IC(0.899 ns) + CELL(0.666 ns) = 11.227 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 1; REG Node = 'register-8:inst13\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst18~clkctrl register-8:inst13|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.859 ns ( 34.37 % ) " "Info: Total cell delay = 3.859 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.368 ns ( 65.63 % ) " "Info: Total interconnect delay = 7.368 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.227 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.227 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst14 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 0.396ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.722 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns IR11 1 PIN PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; PIN Node = 'IR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR11 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 872 -1896 -1880 1040 "IR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.650 ns) 2.836 ns ALU:inst2\|74181:inst\|80 2 COMB LCCOMB_X33_Y12_N0 6 " "Info: 2: + IC(1.036 ns) + CELL(0.650 ns) = 2.836 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 6; COMB Node = 'ALU:inst2\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { IR11 ALU:inst2|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.460 ns) 4.722 ns register-8:inst13\|inst14 3 REG LCFF_X26_Y12_N1 1 " "Info: 3: + IC(1.426 ns) + CELL(0.460 ns) = 4.722 ns; Loc. = LCFF_X26_Y12_N1; Fanout = 1; REG Node = 'register-8:inst13\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { ALU:inst2|74181:inst|80 register-8:inst13|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.260 ns ( 47.86 % ) " "Info: Total cell delay = 2.260 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 52.14 % ) " "Info: Total interconnect delay = 2.462 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { IR11 ALU:inst2|74181:inst|80 register-8:inst13|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { IR11 {} IR11~combout {} ALU:inst2|74181:inst|80 {} register-8:inst13|inst14 {} } { 0.000ns 0.000ns 1.036ns 1.426ns } { 0.000ns 1.150ns 0.650ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.227 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst18 inst18~clkctrl register-8:inst13|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.227 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst18 {} inst18~clkctrl {} register-8:inst13|inst14 {} } { 0.000ns 0.000ns 1.385ns 0.361ns 0.396ns 0.343ns 1.932ns 2.052ns 0.899ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { IR11 ALU:inst2|74181:inst|80 register-8:inst13|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { IR11 {} IR11~combout {} ALU:inst2|74181:inst|80 {} register-8:inst13|inst14 {} } { 0.000ns 0.000ns 1.036ns 1.426ns } { 0.000ns 1.150ns 0.650ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 05:02:43 2024 " "Info: Processing ended: Sat Apr 27 05:02:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
