#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 13 02:40:56 2024
# Process ID: 21732
# Current directory: C:/University/FPGA/checkers_zynq/checkers_zynq.runs/synth_1
# Command line: vivado.exe -log project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project.tcl
# Log file: C:/University/FPGA/checkers_zynq/checkers_zynq.runs/synth_1/project.vds
# Journal file: C:/University/FPGA/checkers_zynq/checkers_zynq.runs/synth_1\vivado.jou
# Running On: LAPTOP-7GF0693T, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16354 MB
#-----------------------------------------------------------
source project.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/utils_1/imports/synth_1/project.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/utils_1/imports/synth_1/project.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top project -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.234 ; gain = 438.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:24]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:146]
WARNING: [Synth 8-614] signal 'whites' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:146]
WARNING: [Synth 8-614] signal 'blacks' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:146]
WARNING: [Synth 8-614] signal 'SELECT_MODE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:146]
WARNING: [Synth 8-614] signal 'X_COORD_VEC' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:146]
WARNING: [Synth 8-614] signal 'Y_COORD_VEC' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:146]
INFO: [Synth 8-3491] module 'ssd_ctrl' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/new/ssd_ctrl.vhd:4' bound to instance 'comp_ssd_ctrl' of component 'ssd_ctrl' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:159]
INFO: [Synth 8-638] synthesizing module 'ssd_ctrl' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/new/ssd_ctrl.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/new/ssd_ctrl.vhd:28]
	Parameter N bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:5' bound to instance 'comp_clk100Hz' of component 'clock_divider' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/new/ssd_ctrl.vhd:50]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:11]
	Parameter N bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ssd_ctrl' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/new/ssd_ctrl.vhd:14]
	Parameter clk_freq bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'pmod_joystick' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/pmod_joystick.vhd:26' bound to instance 'joystick_test' of component 'pmod_joystick' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:160]
INFO: [Synth 8-638] synthesizing module 'pmod_joystick' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/pmod_joystick.vhd:42]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/spi_master.vhd:32' bound to instance 'spi_master_0' of component 'spi_master' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/pmod_joystick.vhd:76]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/spi_master.vhd:54]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/spi_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'pmod_joystick' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/pmod_joystick.vhd:42]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:5' bound to instance 'comp_clk50MHz' of component 'clock_divider' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:174]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:11]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:11]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:5' bound to instance 'comp_clk10Hz' of component 'clock_divider' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:176]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized3' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:11]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized3' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/clock_divider.vhd:11]
INFO: [Synth 8-3491] module 'vga_driver' declared at 'C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:13' bound to instance 'vga_display' of component 'vga_driver' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:178]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:30]
WARNING: [Synth 8-614] signal 'H_INNER_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'V_INNER_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'square_colors' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'Y_COORD' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'X_COORD' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'legal_moves' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'CHOSEN_X' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'CHOSEN_Y' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'MOVE_X' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'MOVE_Y' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:109]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:130]
WARNING: [Synth 8-614] signal 'H_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:130]
WARNING: [Synth 8-614] signal 'SELECT_MODE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:130]
WARNING: [Synth 8-614] signal 'H_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'V_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'H_INNER_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'H_INNER_BOT_RIGHT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'V_INNER_TOP_LEFT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'V_INNER_BOT_RIGHT' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'X_COORD' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'Y_COORD' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'white_pieces' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'black_pieces' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'SQUARE_COLOR' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'winner' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
WARNING: [Synth 8-614] signal 'MENU_CHOOSE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:30]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:196]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:208]
WARNING: [Synth 8-614] signal 'STATE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:235]
WARNING: [Synth 8-614] signal 'TURN' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:235]
WARNING: [Synth 8-614] signal 'BOARD_SIZE' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:235]
WARNING: [Synth 8-614] signal 'white_pieces' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:235]
WARNING: [Synth 8-614] signal 'black_pieces' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:235]
WARNING: [Synth 8-614] signal 'number_of_legal_moves' is read in the process but is not in the sensitivity list [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'project' (0#1) [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1818.344 ; gain = 828.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1818.344 ; gain = 828.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1818.344 ; gain = 828.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1818.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:26]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc:29]
Finished Parsing XDC File [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/constrs_1/imports/30_04/lab05.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1877.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1877.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
project__GB11project__GB12project__GB6project__GB13project__GB4project__GB2project__GB3project__GB7project__GB8project__GB10project__GB1project__GB5project__GB9---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:180]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:182]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |vga_driver      |           1|     28104|    5.7018|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 492899
   Resynthesis Design Size (number of cells) : 28310
   Resynth % : 5.7436,  Reuse % : 94.2564

3. Reference Checkpoint Information

+----------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/utils_1/imports/synth_1/project.dcp |
+----------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2023.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |project__GB0          |           1|     28310|
|2     |project__GB1_#REUSE#  |           1|         0|
|3     |project__GB2_#REUSE#  |           1|         0|
|4     |project__GB3_#REUSE#  |           1|         0|
|5     |project__GB4_#REUSE#  |           1|         0|
|6     |project__GB5_#REUSE#  |           1|         0|
|7     |project__GB6_#REUSE#  |           1|         0|
|8     |project__GB7_#REUSE#  |           1|         0|
|9     |project__GB8_#REUSE#  |           1|         0|
|10    |project__GB9_#REUSE#  |           1|         0|
|11    |project__GB10_#REUSE# |           1|         0|
|12    |project__GB11_#REUSE# |           1|         0|
|13    |project__GB12_#REUSE# |           1|         0|
|14    |project__GB13_#REUSE# |           1|         0|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 28    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   31 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Multipliers : 
	               7x32  Multipliers := 2     
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 10    
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  60 Input    5 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 27    
	  60 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 8     
	  30 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 21    
	  14 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:186]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/vga_driver.vhd:186]
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
INFO: [Synth 8-3886] merging instance 'vga_display/blue_reg[2]' (LDP) to 'vga_display/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_display/green_reg[1]' (LDP) to 'vga_display/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_display/blue_reg[0]' (LDP) to 'vga_display/red_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
 Sort Area is project__GB0 red3_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is project__GB0 red3_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is project__GB0 red3_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is project__GB0 red3_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is project__GB0 red3_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is project__GB0 red3_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is project__GB0 red3_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is project__GB0 red3_7 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_driver  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:03 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
Found timing loop:
     0: TURN_reg_i_11/O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     1: TURN_reg_i_11/S[0] (CARRY4)
     2: TURN_reg_i_26/O (INV)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     3: TURN_reg_i_26/I (INV)
     4: TURN_i_31/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     5: TURN_i_31/I1 (LUT3)
     6: TURN_reg_i_11/O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from S[0] -to O[0] TURN_reg_i_11"
Found timing loop:
     0: TURN_i_21/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_21/I1 (LUT3)
     2: TURN_reg_i_10/O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_10/S[0] (CARRY4)
     4: TURN_i_21/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_21"
Found timing loop:
     0: \CHOSEN_X[31]_i_85 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_85 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_35 /O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_35 /S[0] (CARRY4)
     4: \CHOSEN_X[31]_i_85 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_85 "
Found timing loop:
     0: \CHOSEN_X[31]_i_94 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_94 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_38 /O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_38 /S[0] (CARRY4)
     4: \CHOSEN_X[31]_i_94 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_94 "
Found timing loop:
     0: \CHOSEN_X[31]_i_81 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_81 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_34 /O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_34 /S[0] (CARRY4)
     4: \CHOSEN_X[31]_i_81 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_81 "
Found timing loop:
     0: TURN_i_17/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_17/I1 (LUT3)
     2: TURN_reg_i_9/O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_9/S[0] (CARRY4)
     4: TURN_i_17/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_17"
Found timing loop:
     0: TURN_i_30/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_30/I1 (LUT3)
     2: TURN_reg_i_12/O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_12/S[0] (CARRY4)
     4: TURN_i_30/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_30"
Found timing loop:
     0: TURN_i_25/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_25/I1 (LUT3)
     2: TURN_reg_i_11/O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_11/S[1] (CARRY4)
     4: TURN_i_25/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_25"
Found timing loop:
     0: TURN_i_24/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_24/I1 (LUT3)
     2: TURN_reg_i_11/O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_11/S[2] (CARRY4)
     4: TURN_i_24/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_24"
Found timing loop:
     0: TURN_i_23/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_23/I1 (LUT3)
     2: TURN_reg_i_11/O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_11/S[3] (CARRY4)
     4: TURN_i_23/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_23"
Found timing loop:
     0: TURN_i_29/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_29/I1 (LUT3)
     2: TURN_reg_i_12/O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_12/S[1] (CARRY4)
     4: TURN_i_29/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_29"
Found timing loop:
     0: TURN_i_28/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_28/I1 (LUT3)
     2: TURN_reg_i_12/O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_12/S[2] (CARRY4)
     4: TURN_i_28/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_28"
Found timing loop:
     0: TURN_i_27/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_27/I1 (LUT3)
     2: TURN_reg_i_12/O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_12/S[3] (CARRY4)
     4: TURN_i_27/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_27"
Found timing loop:
     0: TURN_i_16/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_16/I1 (LUT3)
     2: TURN_reg_i_9/O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_9/S[1] (CARRY4)
     4: TURN_i_16/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_16"
Found timing loop:
     0: TURN_i_15/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_15/I1 (LUT3)
     2: TURN_reg_i_9/O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_9/S[2] (CARRY4)
     4: TURN_i_15/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_15"
Found timing loop:
     0: TURN_i_14/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_14/I1 (LUT3)
     2: TURN_reg_i_9/O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_9/S[3] (CARRY4)
     4: TURN_i_14/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_14"
Found timing loop:
     0: \CHOSEN_X[31]_i_80 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_80 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_34 /O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_34 /S[1] (CARRY4)
     4: \CHOSEN_X[31]_i_80 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_80 "
Found timing loop:
     0: \CHOSEN_X[31]_i_79 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_79 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_34 /O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_34 /S[2] (CARRY4)
     4: \CHOSEN_X[31]_i_79 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_79 "
Found timing loop:
     0: \CHOSEN_X[31]_i_78 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_78 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_34 /O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_34 /S[3] (CARRY4)
     4: \CHOSEN_X[31]_i_78 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_78 "
Found timing loop:
     0: \CHOSEN_X[31]_i_93 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_93 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_38 /O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_38 /S[1] (CARRY4)
     4: \CHOSEN_X[31]_i_93 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_93 "
Found timing loop:
     0: \CHOSEN_X[31]_i_92 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_92 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_38 /O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_38 /S[2] (CARRY4)
     4: \CHOSEN_X[31]_i_92 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_92 "
Found timing loop:
     0: \CHOSEN_X[31]_i_91 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_91 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_38 /O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_38 /S[3] (CARRY4)
     4: \CHOSEN_X[31]_i_91 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_91 "
Found timing loop:
     0: \CHOSEN_X[31]_i_84 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_84 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_35 /O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_35 /S[1] (CARRY4)
     4: \CHOSEN_X[31]_i_84 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_84 "
Found timing loop:
     0: \CHOSEN_X[31]_i_83 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_83 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_35 /O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_35 /S[2] (CARRY4)
     4: \CHOSEN_X[31]_i_83 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_83 "
Found timing loop:
     0: \CHOSEN_X[31]_i_82 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_82 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_35 /O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_35 /S[3] (CARRY4)
     4: \CHOSEN_X[31]_i_82 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_82 "
Found timing loop:
     0: TURN_reg_i_10/O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     1: TURN_reg_i_10/S[1] (CARRY4)
     2: TURN_i_20/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     3: TURN_i_20/I1 (LUT3)
     4: TURN_reg_i_10/O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from S[1] -to O[1] TURN_reg_i_10"
Found timing loop:
     0: \CHOSEN_X[31]_i_98 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: \CHOSEN_X[31]_i_98 /I1 (LUT3)
     2: \CHOSEN_X_reg[31]_i_39 /O[0] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: \CHOSEN_X_reg[31]_i_39 /S[0] (CARRY4)
     4: \CHOSEN_X[31]_i_98 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O \CHOSEN_X[31]_i_98 "
Found timing loop:
     0: TURN_i_19/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_19/I1 (LUT3)
     2: TURN_reg_i_10/O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_10/S[2] (CARRY4)
     4: TURN_i_19/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_19"
Found timing loop:
     0: TURN_i_18/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     1: TURN_i_18/I1 (LUT3)
     2: TURN_reg_i_10/O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     3: TURN_reg_i_10/S[3] (CARRY4)
     4: TURN_i_18/O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from I1 -to O TURN_i_18"
Found timing loop:
     0: \CHOSEN_X_reg[31]_i_39 /O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     1: \CHOSEN_X_reg[31]_i_39 /S[1] (CARRY4)
     2: \CHOSEN_X[31]_i_97 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     3: \CHOSEN_X[31]_i_97 /I1 (LUT3)
     4: \CHOSEN_X_reg[31]_i_39 /O[1] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from S[1] -to O[1] \CHOSEN_X_reg[31]_i_39 "
Found timing loop:
     0: \CHOSEN_X_reg[31]_i_39 /O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     1: \CHOSEN_X_reg[31]_i_39 /S[2] (CARRY4)
     2: \CHOSEN_X[31]_i_96 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     3: \CHOSEN_X[31]_i_96 /I1 (LUT3)
     4: \CHOSEN_X_reg[31]_i_39 /O[2] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from S[2] -to O[2] \CHOSEN_X_reg[31]_i_39 "
Found timing loop:
     0: \CHOSEN_X_reg[31]_i_39 /O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
     1: \CHOSEN_X_reg[31]_i_39 /S[3] (CARRY4)
     2: \CHOSEN_X[31]_i_95 /O (LUT3)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:199]
     3: \CHOSEN_X[31]_i_95 /I1 (LUT3)
     4: \CHOSEN_X_reg[31]_i_39 /O[3] (CARRY4)
      [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:243]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/University/FPGA/checkers_zynq/checkers_zynq.srcs/sources_1/imports/30_04/lab05.vhd:9]
Inferred a: "set_disable_timing -from S[3] -to O[3] \CHOSEN_X_reg[31]_i_39 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_driver  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_driver  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |  1711|
|3     |DSP48E1 |     6|
|4     |LUT1    |   862|
|5     |LUT2    |  2186|
|6     |LUT3    |  2274|
|7     |LUT4    |  2474|
|8     |LUT5    |  3616|
|9     |LUT6    | 14050|
|10    |MUXF7   |  2524|
|11    |MUXF8   |   303|
|12    |FDRE    |  4676|
|13    |FDSE    |   127|
|14    |LDP     |     9|
|15    |IBUF    |     2|
|16    |OBUF    |    32|
|17    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:28 . Memory (MB): peak = 1877.895 ; gain = 887.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:22 . Memory (MB): peak = 1877.895 ; gain = 828.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:29 . Memory (MB): peak = 1877.895 ; gain = 887.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1877.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1877.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDP => LDPE: 9 instances

Synth Design complete | Checksum: 5b23d6ef
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 54 Warnings, 40 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1877.895 ; gain = 1307.816
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1877.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/University/FPGA/checkers_zynq/checkers_zynq.runs/synth_1/project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_utilization_synth.rpt -pb project_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 02:42:48 2024...
