{
  "id": "gh_flowchart_00176",
  "source": "github",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/ea4a63af832786f67859f3a6fd4b6a955f49bf96/docs/markdown/assets/RTLCommon/math_adder_basic.mmd",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "github_file_path": "docs/markdown/assets/RTLCommon/math_adder_basic.mmd",
  "diagram_type": "flowchart",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph math_adder_basic[\"math_adder_basic\"]\n        subgraph Half_Adder[\"Half Adder\"]\n            HA_IN[\"A, B\"]\n            HA_SUM[\"Sum = A ^ B\"]\n            HA_COUT[\"Cout = A & B\"]\n        end\n\n        subgraph Full_Adder[\"Full Adder\"]\n            FA_IN[\"A, B, Cin\"]\n            FA_SUM[\"Sum = A ^ B ^ Cin\"]\n            FA_COUT[\"Cout = (A&B) | (Cin&(A^B))\"]\n        end\n    end\n\n    subgraph Half_IO[\"Half Adder I/O\"]\n        HA_I[\"i_a, i_b\"]\n        HA_O[\"o_sum, o_cout\"]\n    end\n\n    subgraph Full_IO[\"Full Adder I/O\"]\n        FA_I[\"i_a, i_b, i_cin\"]\n        FA_O[\"o_sum, o_cout\"]\n    end\n\n    HA_I --> HA_IN\n    HA_IN --> HA_SUM\n    HA_IN --> HA_COUT\n    HA_SUM --> HA_O\n    HA_COUT --> HA_O\n\n    FA_I --> FA_IN\n    FA_IN --> FA_SUM\n    FA_IN --> FA_COUT\n    FA_SUM --> FA_O\n    FA_COUT --> FA_O\n",
  "content_size": 892,
  "collected_at": "2026-02-06T01:42:27.198236",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}