/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [8:0] _03_;
  reg [18:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[38] | in_data[8]) & in_data[2]);
  assign celloutsig_1_1z = ~((in_data[101] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_4z) & celloutsig_1_2z);
  assign celloutsig_1_15z = ~((celloutsig_1_14z | celloutsig_1_13z) & celloutsig_1_3z);
  assign celloutsig_1_19z = ~((_00_ | celloutsig_1_15z) & celloutsig_1_14z);
  assign celloutsig_0_19z = ~((celloutsig_0_3z | celloutsig_0_16z) & celloutsig_0_13z);
  reg [7:0] _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 8'h00;
    else _12_ <= { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign { _02_[7:6], _00_, _02_[4:0] } = _12_;
  reg [8:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 9'h000;
    else _13_ <= { in_data[82:75], celloutsig_0_0z };
  assign { _03_[8:6], _01_, _03_[4:0] } = _13_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 19'h00000;
    else _04_ <= in_data[33:15];
  assign celloutsig_0_2z = celloutsig_0_0z & ~(_04_[3]);
  assign celloutsig_0_35z = _04_[12] & ~(celloutsig_0_27z[4]);
  assign celloutsig_0_43z = celloutsig_0_35z & ~(celloutsig_0_30z);
  assign celloutsig_1_0z = in_data[103] & ~(in_data[116]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = in_data[179] & ~(celloutsig_1_0z);
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_1_13z = celloutsig_1_5z & ~(celloutsig_1_7z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_0_16z = celloutsig_0_0z & ~(celloutsig_0_6z);
  assign celloutsig_0_24z = _03_[2] & ~(celloutsig_0_22z);
  assign celloutsig_1_5z = { in_data[109:108], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } !== { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[153:140], celloutsig_1_0z } !== { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = { _04_[8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z } !== { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_13z = { _03_[6], _01_, _03_[4:0], celloutsig_0_9z } !== { in_data[77:73], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_22z = in_data[40:32] !== { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_45z = { celloutsig_0_43z, celloutsig_0_20z, celloutsig_0_30z } | { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_17z = { _04_[15:13], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z } | { _01_, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_15z } | { _04_[4:0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_44z = | { _01_, celloutsig_0_19z, _03_[6], _03_[4:1], celloutsig_0_0z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[27:16] };
  assign celloutsig_1_14z = | { _00_, celloutsig_1_12z, _02_[6], _02_[4:2], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[175:160] };
  assign celloutsig_1_18z = | { celloutsig_1_13z, _02_[1], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_10z = | { celloutsig_0_3z, _04_[14:13] };
  assign celloutsig_0_30z = ~((celloutsig_0_17z[4] & celloutsig_0_9z) | celloutsig_0_22z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_0z) | in_data[170]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_6z) | celloutsig_0_6z);
  assign celloutsig_0_9z = ~((in_data[42] & _04_[11]) | celloutsig_0_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_5z & celloutsig_0_3z) | celloutsig_0_3z);
  assign celloutsig_0_14z = ~((celloutsig_0_8z & celloutsig_0_9z) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_12z & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_0_20z = ~((_03_[6] & celloutsig_0_3z) | celloutsig_0_8z);
  assign _02_[5] = _00_;
  assign _03_[5] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
