# ####################################################################

#  Created by Genus(TM) Synthesis Solution 21.15-s080_1 on Sun Nov 26 00:47:41 MST 2023

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design top_level

create_clock -name "clk" -period 20.0 -waveform {0.0 10.0} [get_ports clk]
group_path -weight 1.000000 -name C2C -from [list \
  [get_cells {accumulated_input_from_host_reg[0]}]  \
  [get_cells {accumulated_input_from_host_reg[1]}]  \
  [get_cells {accumulated_input_from_host_reg[2]}]  \
  [get_cells {accumulated_input_from_host_reg[3]}]  \
  [get_cells {accumulated_input_from_host_reg[4]}]  \
  [get_cells {accumulated_input_from_host_reg[5]}]  \
  [get_cells {accumulated_input_from_host_reg[6]}]  \
  [get_cells {accumulated_input_from_host_reg[7]}]  \
  [get_cells {accumulated_input_from_host_reg[8]}]  \
  [get_cells {accumulated_input_from_host_reg[9]}]  \
  [get_cells {accumulated_input_from_host_reg[10]}]  \
  [get_cells {accumulated_input_from_host_reg[11]}]  \
  [get_cells {accumulated_input_from_host_reg[12]}]  \
  [get_cells {accumulated_input_from_host_reg[13]}]  \
  [get_cells {accumulated_input_from_host_reg[14]}]  \
  [get_cells {accumulated_input_from_host_reg[15]}]  \
  [get_cells {accumulated_input_from_host_reg[16]}]  \
  [get_cells {accumulated_input_from_host_reg[17]}]  \
  [get_cells {accumulated_input_from_host_reg[18]}]  \
  [get_cells {accumulated_input_from_host_reg[19]}]  \
  [get_cells {accumulated_input_from_host_reg[20]}]  \
  [get_cells {accumulated_input_from_host_reg[21]}]  \
  [get_cells {accumulated_input_from_host_reg[22]}]  \
  [get_cells {accumulated_input_from_host_reg[23]}]  \
  [get_cells {accumulated_input_from_host_reg[24]}]  \
  [get_cells {accumulated_input_from_host_reg[25]}]  \
  [get_cells {accumulated_input_from_host_reg[26]}]  \
  [get_cells {accumulated_input_from_host_reg[27]}]  \
  [get_cells {accumulated_input_from_host_reg[28]}]  \
  [get_cells {accumulated_input_from_host_reg[29]}]  \
  [get_cells {accumulated_input_from_host_reg[30]}]  \
  [get_cells {accumulated_input_from_host_reg[31]}]  \
  [get_cells {accumulated_input_from_host_reg[32]}]  \
  [get_cells {accumulated_input_from_host_reg[33]}]  \
  [get_cells {accumulated_input_from_host_reg[34]}]  \
  [get_cells {accumulated_input_from_host_reg[35]}]  \
  [get_cells {accumulated_input_from_host_reg[36]}]  \
  [get_cells {accumulated_input_from_host_reg[37]}]  \
  [get_cells {accumulated_input_from_host_reg[38]}]  \
  [get_cells {accumulated_input_from_host_reg[39]}]  \
  [get_cells {accumulated_input_from_host_reg[40]}]  \
  [get_cells {accumulated_input_from_host_reg[41]}]  \
  [get_cells {accumulated_input_from_host_reg[42]}]  \
  [get_cells {accumulated_input_from_host_reg[43]}]  \
  [get_cells {accumulated_input_from_host_reg[44]}]  \
  [get_cells {accumulated_input_from_host_reg[45]}]  \
  [get_cells {accumulated_input_from_host_reg[46]}]  \
  [get_cells {accumulated_input_from_host_reg[47]}]  \
  [get_cells {accumulated_input_from_host_reg[48]}]  \
  [get_cells {accumulated_input_from_host_reg[49]}]  \
  [get_cells {accumulated_input_from_host_reg[50]}]  \
  [get_cells {accumulated_input_from_host_reg[51]}]  \
  [get_cells {accumulated_input_from_host_reg[52]}]  \
  [get_cells {accumulated_input_from_host_reg[53]}]  \
  [get_cells {accumulated_input_from_host_reg[54]}]  \
  [get_cells {accumulated_input_from_host_reg[55]}]  \
  [get_cells {accumulated_input_from_host_reg[56]}]  \
  [get_cells {accumulated_input_from_host_reg[57]}]  \
  [get_cells {accumulated_input_from_host_reg[58]}]  \
  [get_cells {accumulated_input_from_host_reg[59]}]  \
  [get_cells {accumulated_input_from_host_reg[60]}]  \
  [get_cells {accumulated_input_from_host_reg[61]}]  \
  [get_cells {accumulated_input_from_host_reg[62]}]  \
  [get_cells {accumulated_input_from_host_reg[63]}]  \
  [get_cells {accumulated_input_from_host_reg[64]}]  \
  [get_cells {accumulated_input_from_host_reg[65]}]  \
  [get_cells {accumulated_input_from_host_reg[66]}]  \
  [get_cells {accumulated_input_from_host_reg[67]}]  \
  [get_cells {accumulated_input_from_host_reg[68]}]  \
  [get_cells {accumulated_input_from_host_reg[69]}]  \
  [get_cells {accumulated_input_from_host_reg[70]}]  \
  [get_cells {accumulated_input_from_host_reg[71]}]  \
  [get_cells ble_uart_start_transmit_reg]  \
  [get_cells {ble_uart_tx_data_reg[0]}]  \
  [get_cells {ble_uart_tx_data_reg[1]}]  \
  [get_cells {ble_uart_tx_data_reg[2]}]  \
  [get_cells {ble_uart_tx_data_reg[3]}]  \
  [get_cells {ble_uart_tx_data_reg[4]}]  \
  [get_cells {ble_uart_tx_data_reg[5]}]  \
  [get_cells {ble_uart_tx_data_reg[6]}]  \
  [get_cells {ble_uart_tx_data_reg[7]}]  \
  [get_cells ble_uart_tx_module_o_Tx_Serial_reg]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[7]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[8]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[9]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[10]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[11]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[12]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[7]}]  \
  [get_cells ble_uart_tx_module_r_Tx_Done_reg]  \
  [get_cells decode_host_start_reg]  \
  [get_cells {host_rx_top_ble_cmd_reg[0]}]  \
  [get_cells host_rx_top_ble_enc_start_reg]  \
  [get_cells host_rx_top_ble_encoder_done_reg]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[139]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[2]}]  \
  [get_cells host_rx_top_command_dec_start_reg]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[2]}]  \
  [get_cells host_rx_top_command_decoder_done_reg]  \
  [get_cells host_rx_top_command_decoder_error_reg]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[2]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[3]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[4]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[5]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[6]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[7]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[8]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[9]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[10]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[11]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[12]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[13]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[14]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[15]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[16]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[17]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[18]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[19]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[20]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[21]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[22]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[23]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[24]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[25]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[26]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[27]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[28]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[29]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[30]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[31]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[32]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[33]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[34]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[35]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[36]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[37]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[38]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[39]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[40]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[41]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[42]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[43]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[44]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[45]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[46]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[47]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[48]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[49]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[50]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[51]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[52]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[53]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[54]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[55]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[56]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[57]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[58]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[59]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[60]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[61]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[62]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[63]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[64]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[65]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[66]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[67]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[68]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[69]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[70]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[71]}]  \
  [get_cells {host_rx_top_command_decoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_state_reg[0]}]  \
  [get_cells host_rx_top_done_reg]  \
  [get_cells {host_rx_top_encoded_output_reg[0]}]  \
  [get_cells {host_rx_top_encoded_output_reg[1]}]  \
  [get_cells {host_rx_top_encoded_output_reg[104]}]  \
  [get_cells {host_rx_top_encoded_output_reg[105]}]  \
  [get_cells {host_rx_top_encoded_output_reg[106]}]  \
  [get_cells host_rx_top_error_reg]  \
  [get_cells {host_rx_top_next_state_reg[0]}]  \
  [get_cells {host_rx_top_next_state_reg[1]}]  \
  [get_cells {host_rx_top_next_state_reg[2]}]  \
  [get_cells {host_rx_top_state_reg[0]}]  \
  [get_cells {host_rx_top_state_reg[1]}]  \
  [get_cells {host_rx_top_state_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[0]}]  \
  [get_cells {local_encoded_command_for_slave_reg[1]}]  \
  [get_cells {local_encoded_command_for_slave_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[3]}]  \
  [get_cells {local_encoded_command_for_slave_reg[4]}]  \
  [get_cells {local_encoded_command_for_slave_reg[5]}]  \
  [get_cells {local_encoded_command_for_slave_reg[7]}]  \
  [get_cells {local_encoded_command_for_slave_reg[8]}]  \
  [get_cells {local_encoded_command_for_slave_reg[9]}]  \
  [get_cells {local_encoded_command_for_slave_reg[11]}]  \
  [get_cells {local_encoded_command_for_slave_reg[13]}]  \
  [get_cells {local_encoded_command_for_slave_reg[15]}]  \
  [get_cells {local_encoded_command_for_slave_reg[18]}]  \
  [get_cells {local_encoded_command_for_slave_reg[20]}]  \
  [get_cells {local_encoded_command_for_slave_reg[22]}]  \
  [get_cells {local_encoded_command_for_slave_reg[23]}]  \
  [get_cells {local_encoded_command_for_slave_reg[24]}]  \
  [get_cells {local_encoded_command_for_slave_reg[26]}]  \
  [get_cells {local_encoded_command_for_slave_reg[27]}]  \
  [get_cells {local_encoded_command_for_slave_reg[28]}]  \
  [get_cells {local_encoded_command_for_slave_reg[29]}]  \
  [get_cells {local_encoded_command_for_slave_reg[31]}]  \
  [get_cells {local_encoded_command_for_slave_reg[32]}]  \
  [get_cells {local_encoded_command_for_slave_reg[33]}]  \
  [get_cells {local_encoded_command_for_slave_reg[36]}]  \
  [get_cells {local_encoded_command_for_slave_reg[37]}]  \
  [get_cells {local_encoded_command_for_slave_reg[39]}]  \
  [get_cells {local_encoded_command_for_slave_reg[41]}]  \
  [get_cells {local_encoded_command_for_slave_reg[43]}]  \
  [get_cells {local_encoded_command_for_slave_reg[44]}]  \
  [get_cells {local_encoded_command_for_slave_reg[45]}]  \
  [get_cells {local_encoded_command_for_slave_reg[47]}]  \
  [get_cells {local_encoded_command_for_slave_reg[49]}]  \
  [get_cells {local_encoded_command_for_slave_reg[51]}]  \
  [get_cells {local_encoded_command_for_slave_reg[53]}]  \
  [get_cells {local_encoded_command_for_slave_reg[55]}]  \
  [get_cells {local_encoded_command_for_slave_reg[57]}]  \
  [get_cells {local_encoded_command_for_slave_reg[58]}]  \
  [get_cells {local_encoded_command_for_slave_reg[59]}]  \
  [get_cells {local_encoded_command_for_slave_reg[60]}]  \
  [get_cells {local_encoded_command_for_slave_reg[61]}]  \
  [get_cells {local_encoded_command_for_slave_reg[63]}]  \
  [get_cells {local_encoded_command_for_slave_reg[64]}]  \
  [get_cells {local_encoded_command_for_slave_reg[66]}]  \
  [get_cells {local_encoded_command_for_slave_reg[67]}]  \
  [get_cells {local_encoded_command_for_slave_reg[69]}]  \
  [get_cells {local_encoded_command_for_slave_reg[71]}]  \
  [get_cells {local_encoded_command_for_slave_reg[72]}]  \
  [get_cells {local_encoded_command_for_slave_reg[73]}]  \
  [get_cells {local_encoded_command_for_slave_reg[75]}]  \
  [get_cells {local_encoded_command_for_slave_reg[77]}]  \
  [get_cells {local_encoded_command_for_slave_reg[79]}]  \
  [get_cells {local_encoded_command_for_slave_reg[80]}]  \
  [get_cells {local_encoded_command_for_slave_reg[81]}]  \
  [get_cells {local_encoded_command_for_slave_reg[82]}]  \
  [get_cells {local_encoded_command_for_slave_reg[83]}]  \
  [get_cells {local_encoded_command_for_slave_reg[85]}]  \
  [get_cells {local_encoded_command_for_slave_reg[87]}]  \
  [get_cells {local_encoded_command_for_slave_reg[88]}]  \
  [get_cells {local_encoded_command_for_slave_reg[89]}]  \
  [get_cells {local_encoded_command_for_slave_reg[90]}]  \
  [get_cells {local_encoded_command_for_slave_reg[93]}]  \
  [get_cells {local_encoded_command_for_slave_reg[95]}]  \
  [get_cells {local_encoded_command_for_slave_reg[97]}]  \
  [get_cells {local_encoded_command_for_slave_reg[100]}]  \
  [get_cells {local_encoded_command_for_slave_reg[101]}]  \
  [get_cells {local_encoded_command_for_slave_reg[102]}]  \
  [get_cells {local_encoded_command_for_slave_reg[103]}]  \
  [get_cells {local_encoded_command_for_slave_reg[104]}]  \
  [get_cells {local_encoded_command_for_slave_reg[105]}]  \
  [get_cells {local_encoded_command_for_slave_reg[106]}]  \
  [get_cells {local_encoded_command_for_slave_reg[107]}]  \
  [get_cells {local_encoded_command_for_slave_reg[108]}]  \
  [get_cells {local_encoded_command_for_slave_reg[109]}]  \
  [get_cells {local_encoded_command_for_slave_reg[110]}]  \
  [get_cells {local_encoded_command_for_slave_reg[111]}]  \
  [get_cells {local_encoded_command_for_slave_reg[112]}]  \
  [get_cells {local_encoded_command_for_slave_reg[113]}]  \
  [get_cells {local_encoded_command_for_slave_reg[114]}]  \
  [get_cells {local_encoded_command_for_slave_reg[115]}]  \
  [get_cells {local_encoded_command_for_slave_reg[116]}]  \
  [get_cells {local_encoded_command_for_slave_reg[117]}]  \
  [get_cells {local_encoded_command_for_slave_reg[118]}]  \
  [get_cells {local_encoded_command_for_slave_reg[119]}]  \
  [get_cells {local_encoded_command_for_slave_reg[120]}]  \
  [get_cells {local_encoded_command_for_slave_reg[121]}]  \
  [get_cells {local_encoded_command_for_slave_reg[122]}]  \
  [get_cells {local_encoded_command_for_slave_reg[123]}]  \
  [get_cells {local_encoded_command_for_slave_reg[124]}]  \
  [get_cells {local_encoded_command_for_slave_reg[125]}]  \
  [get_cells {local_encoded_command_for_slave_reg[126]}]  \
  [get_cells {local_encoded_command_for_slave_reg[127]}]  \
  [get_cells {local_encoded_command_for_slave_reg[128]}]  \
  [get_cells {local_encoded_command_for_slave_reg[129]}]  \
  [get_cells {local_encoded_command_for_slave_reg[130]}]  \
  [get_cells {local_encoded_command_for_slave_reg[131]}]  \
  [get_cells {local_encoded_command_for_slave_reg[132]}]  \
  [get_cells {local_encoded_command_for_slave_reg[133]}]  \
  [get_cells {local_encoded_command_for_slave_reg[134]}]  \
  [get_cells {local_encoded_command_for_slave_reg[135]}]  \
  [get_cells {local_encoded_command_for_slave_reg[136]}]  \
  [get_cells {local_encoded_command_for_slave_reg[137]}]  \
  [get_cells {local_encoded_command_for_slave_reg[138]}]  \
  [get_cells {local_encoded_command_for_slave_reg[139]}]  \
  [get_cells {local_encoded_command_for_slave_reg[140]}]  \
  [get_cells {local_encoded_command_for_slave_reg[141]}]  \
  [get_cells {local_encoded_command_for_slave_reg[142]}]  \
  [get_cells {local_encoded_command_for_slave_reg[143]}]  \
  [get_cells {next_state_reg[0]}]  \
  [get_cells {next_state_reg[1]}]  \
  [get_cells {next_state_reg[7]}]  \
  [get_cells soft_reset_reg]  \
  [get_cells {state_reg[0]}]  \
  [get_cells {state_reg[1]}]  \
  [get_cells {state_reg[7]}]  \
  [get_cells {transmit_index_reg[3]}]  \
  [get_cells {transmit_index_reg[4]}]  \
  [get_cells {transmit_index_reg[5]}]  \
  [get_cells {transmit_index_reg[6]}]  \
  [get_cells {transmit_index_reg[7]}]  \
  [get_cells {transmit_index_reg[8]}]  \
  [get_cells {transmit_index_reg[9]}]  \
  [get_cells {transmit_index_reg[10]}]  \
  [get_cells {transmit_index_reg[11]}]  \
  [get_cells {transmit_index_reg[12]}]  \
  [get_cells {transmit_index_reg[13]}]  \
  [get_cells {transmit_index_reg[14]}]  \
  [get_cells {transmit_index_reg[15]}]  \
  [get_cells {transmit_index_reg[16]}]  \
  [get_cells {transmit_index_reg[17]}]  \
  [get_cells {transmit_index_reg[18]}]  \
  [get_cells {transmit_index_reg[19]}]  \
  [get_cells {transmit_index_reg[20]}]  \
  [get_cells {transmit_index_reg[21]}]  \
  [get_cells {transmit_index_reg[22]}]  \
  [get_cells {transmit_index_reg[23]}]  \
  [get_cells {transmit_index_reg[24]}]  \
  [get_cells {transmit_index_reg[25]}]  \
  [get_cells {transmit_index_reg[26]}]  \
  [get_cells {transmit_index_reg[27]}]  \
  [get_cells {transmit_index_reg[28]}]  \
  [get_cells {transmit_index_reg[29]}]  \
  [get_cells {transmit_index_reg[30]}]  \
  [get_cells {transmit_index_reg[31]}]  \
  [get_cells uart_command_accumulator_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_clear_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_done_reg]  \
  [get_cells uart_command_accumulator_error_reg]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[0]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[2]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[3]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[4]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[5]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[6]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[7]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[8]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[9]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[10]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[11]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[12]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[13]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[14]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[15]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[16]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[17]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[18]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[19]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[20]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[21]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[22]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[23]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[24]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[25]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[26]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[27]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[28]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[29]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[30]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[31]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[32]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[33]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[34]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[35]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[36]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[37]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[38]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[39]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[40]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[41]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[42]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[43]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[44]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[45]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[46]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[47]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[48]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[49]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[50]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[51]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[52]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[53]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[54]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[55]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[56]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[57]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[58]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[59]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[60]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[61]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[62]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[63]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[64]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[65]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[66]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[67]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[68]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[69]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[70]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[71]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[0]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[1]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[31]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[32]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[33]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[34]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[35]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[36]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[37]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[38]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[39]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[40]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[41]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[42]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[43]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[44]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[45]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[46]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[47]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[48]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[49]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[50]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[51]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[52]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[53]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[54]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[55]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[56]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[57]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[58]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[59]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[60]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[61]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[62]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[63]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[64]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[65]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[66]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[67]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[68]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[69]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[70]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[71]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[31]}]  \
  [get_cells uart_command_accumulator_reset_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_state_reg[2]}]  \
  [get_cells uart_command_accumulator_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[0]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[1]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[2]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[3]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[4]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[5]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[6]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[7]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[8]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[9]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[10]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[11]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[12]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[13]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[14]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[15]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[16]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[17]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[18]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[19]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[20]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[21]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[0]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[1]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[0]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[1]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[3]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[4]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[5]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[6]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[7]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[8]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[9]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[10]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[11]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[12]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[13]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[14]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[15]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[0]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[1]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[2]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[3]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[4]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[5]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[6]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[7]}]  \
  [get_cells host_rx_r_Rx_DV_reg]  \
  [get_cells host_rx_r_Rx_Data_R_reg]  \
  [get_cells host_rx_r_Rx_Data_reg]  \
  [get_cells {host_rx_r_SM_Main_reg[0]}]  \
  [get_cells {host_rx_r_SM_Main_reg[1]}]  \
  [get_cells {host_rx_r_SM_Main_reg[2]}] ] -to [list \
  [get_cells {accumulated_input_from_host_reg[0]}]  \
  [get_cells {accumulated_input_from_host_reg[1]}]  \
  [get_cells {accumulated_input_from_host_reg[2]}]  \
  [get_cells {accumulated_input_from_host_reg[3]}]  \
  [get_cells {accumulated_input_from_host_reg[4]}]  \
  [get_cells {accumulated_input_from_host_reg[5]}]  \
  [get_cells {accumulated_input_from_host_reg[6]}]  \
  [get_cells {accumulated_input_from_host_reg[7]}]  \
  [get_cells {accumulated_input_from_host_reg[8]}]  \
  [get_cells {accumulated_input_from_host_reg[9]}]  \
  [get_cells {accumulated_input_from_host_reg[10]}]  \
  [get_cells {accumulated_input_from_host_reg[11]}]  \
  [get_cells {accumulated_input_from_host_reg[12]}]  \
  [get_cells {accumulated_input_from_host_reg[13]}]  \
  [get_cells {accumulated_input_from_host_reg[14]}]  \
  [get_cells {accumulated_input_from_host_reg[15]}]  \
  [get_cells {accumulated_input_from_host_reg[16]}]  \
  [get_cells {accumulated_input_from_host_reg[17]}]  \
  [get_cells {accumulated_input_from_host_reg[18]}]  \
  [get_cells {accumulated_input_from_host_reg[19]}]  \
  [get_cells {accumulated_input_from_host_reg[20]}]  \
  [get_cells {accumulated_input_from_host_reg[21]}]  \
  [get_cells {accumulated_input_from_host_reg[22]}]  \
  [get_cells {accumulated_input_from_host_reg[23]}]  \
  [get_cells {accumulated_input_from_host_reg[24]}]  \
  [get_cells {accumulated_input_from_host_reg[25]}]  \
  [get_cells {accumulated_input_from_host_reg[26]}]  \
  [get_cells {accumulated_input_from_host_reg[27]}]  \
  [get_cells {accumulated_input_from_host_reg[28]}]  \
  [get_cells {accumulated_input_from_host_reg[29]}]  \
  [get_cells {accumulated_input_from_host_reg[30]}]  \
  [get_cells {accumulated_input_from_host_reg[31]}]  \
  [get_cells {accumulated_input_from_host_reg[32]}]  \
  [get_cells {accumulated_input_from_host_reg[33]}]  \
  [get_cells {accumulated_input_from_host_reg[34]}]  \
  [get_cells {accumulated_input_from_host_reg[35]}]  \
  [get_cells {accumulated_input_from_host_reg[36]}]  \
  [get_cells {accumulated_input_from_host_reg[37]}]  \
  [get_cells {accumulated_input_from_host_reg[38]}]  \
  [get_cells {accumulated_input_from_host_reg[39]}]  \
  [get_cells {accumulated_input_from_host_reg[40]}]  \
  [get_cells {accumulated_input_from_host_reg[41]}]  \
  [get_cells {accumulated_input_from_host_reg[42]}]  \
  [get_cells {accumulated_input_from_host_reg[43]}]  \
  [get_cells {accumulated_input_from_host_reg[44]}]  \
  [get_cells {accumulated_input_from_host_reg[45]}]  \
  [get_cells {accumulated_input_from_host_reg[46]}]  \
  [get_cells {accumulated_input_from_host_reg[47]}]  \
  [get_cells {accumulated_input_from_host_reg[48]}]  \
  [get_cells {accumulated_input_from_host_reg[49]}]  \
  [get_cells {accumulated_input_from_host_reg[50]}]  \
  [get_cells {accumulated_input_from_host_reg[51]}]  \
  [get_cells {accumulated_input_from_host_reg[52]}]  \
  [get_cells {accumulated_input_from_host_reg[53]}]  \
  [get_cells {accumulated_input_from_host_reg[54]}]  \
  [get_cells {accumulated_input_from_host_reg[55]}]  \
  [get_cells {accumulated_input_from_host_reg[56]}]  \
  [get_cells {accumulated_input_from_host_reg[57]}]  \
  [get_cells {accumulated_input_from_host_reg[58]}]  \
  [get_cells {accumulated_input_from_host_reg[59]}]  \
  [get_cells {accumulated_input_from_host_reg[60]}]  \
  [get_cells {accumulated_input_from_host_reg[61]}]  \
  [get_cells {accumulated_input_from_host_reg[62]}]  \
  [get_cells {accumulated_input_from_host_reg[63]}]  \
  [get_cells {accumulated_input_from_host_reg[64]}]  \
  [get_cells {accumulated_input_from_host_reg[65]}]  \
  [get_cells {accumulated_input_from_host_reg[66]}]  \
  [get_cells {accumulated_input_from_host_reg[67]}]  \
  [get_cells {accumulated_input_from_host_reg[68]}]  \
  [get_cells {accumulated_input_from_host_reg[69]}]  \
  [get_cells {accumulated_input_from_host_reg[70]}]  \
  [get_cells {accumulated_input_from_host_reg[71]}]  \
  [get_cells ble_uart_start_transmit_reg]  \
  [get_cells {ble_uart_tx_data_reg[0]}]  \
  [get_cells {ble_uart_tx_data_reg[1]}]  \
  [get_cells {ble_uart_tx_data_reg[2]}]  \
  [get_cells {ble_uart_tx_data_reg[3]}]  \
  [get_cells {ble_uart_tx_data_reg[4]}]  \
  [get_cells {ble_uart_tx_data_reg[5]}]  \
  [get_cells {ble_uart_tx_data_reg[6]}]  \
  [get_cells {ble_uart_tx_data_reg[7]}]  \
  [get_cells ble_uart_tx_module_o_Tx_Serial_reg]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[7]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[8]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[9]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[10]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[11]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[12]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[7]}]  \
  [get_cells ble_uart_tx_module_r_Tx_Done_reg]  \
  [get_cells decode_host_start_reg]  \
  [get_cells {host_rx_top_ble_cmd_reg[0]}]  \
  [get_cells host_rx_top_ble_enc_start_reg]  \
  [get_cells host_rx_top_ble_encoder_done_reg]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[139]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[2]}]  \
  [get_cells host_rx_top_command_dec_start_reg]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[2]}]  \
  [get_cells host_rx_top_command_decoder_done_reg]  \
  [get_cells host_rx_top_command_decoder_error_reg]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[2]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[3]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[4]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[5]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[6]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[7]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[8]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[9]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[10]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[11]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[12]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[13]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[14]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[15]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[16]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[17]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[18]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[19]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[20]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[21]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[22]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[23]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[24]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[25]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[26]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[27]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[28]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[29]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[30]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[31]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[32]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[33]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[34]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[35]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[36]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[37]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[38]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[39]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[40]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[41]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[42]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[43]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[44]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[45]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[46]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[47]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[48]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[49]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[50]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[51]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[52]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[53]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[54]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[55]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[56]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[57]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[58]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[59]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[60]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[61]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[62]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[63]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[64]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[65]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[66]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[67]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[68]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[69]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[70]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[71]}]  \
  [get_cells {host_rx_top_command_decoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_state_reg[0]}]  \
  [get_cells host_rx_top_done_reg]  \
  [get_cells {host_rx_top_encoded_output_reg[0]}]  \
  [get_cells {host_rx_top_encoded_output_reg[1]}]  \
  [get_cells {host_rx_top_encoded_output_reg[104]}]  \
  [get_cells {host_rx_top_encoded_output_reg[105]}]  \
  [get_cells {host_rx_top_encoded_output_reg[106]}]  \
  [get_cells host_rx_top_error_reg]  \
  [get_cells {host_rx_top_next_state_reg[0]}]  \
  [get_cells {host_rx_top_next_state_reg[1]}]  \
  [get_cells {host_rx_top_next_state_reg[2]}]  \
  [get_cells {host_rx_top_state_reg[0]}]  \
  [get_cells {host_rx_top_state_reg[1]}]  \
  [get_cells {host_rx_top_state_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[0]}]  \
  [get_cells {local_encoded_command_for_slave_reg[1]}]  \
  [get_cells {local_encoded_command_for_slave_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[3]}]  \
  [get_cells {local_encoded_command_for_slave_reg[4]}]  \
  [get_cells {local_encoded_command_for_slave_reg[5]}]  \
  [get_cells {local_encoded_command_for_slave_reg[7]}]  \
  [get_cells {local_encoded_command_for_slave_reg[8]}]  \
  [get_cells {local_encoded_command_for_slave_reg[9]}]  \
  [get_cells {local_encoded_command_for_slave_reg[11]}]  \
  [get_cells {local_encoded_command_for_slave_reg[13]}]  \
  [get_cells {local_encoded_command_for_slave_reg[15]}]  \
  [get_cells {local_encoded_command_for_slave_reg[18]}]  \
  [get_cells {local_encoded_command_for_slave_reg[20]}]  \
  [get_cells {local_encoded_command_for_slave_reg[22]}]  \
  [get_cells {local_encoded_command_for_slave_reg[23]}]  \
  [get_cells {local_encoded_command_for_slave_reg[24]}]  \
  [get_cells {local_encoded_command_for_slave_reg[26]}]  \
  [get_cells {local_encoded_command_for_slave_reg[27]}]  \
  [get_cells {local_encoded_command_for_slave_reg[28]}]  \
  [get_cells {local_encoded_command_for_slave_reg[29]}]  \
  [get_cells {local_encoded_command_for_slave_reg[31]}]  \
  [get_cells {local_encoded_command_for_slave_reg[32]}]  \
  [get_cells {local_encoded_command_for_slave_reg[33]}]  \
  [get_cells {local_encoded_command_for_slave_reg[36]}]  \
  [get_cells {local_encoded_command_for_slave_reg[37]}]  \
  [get_cells {local_encoded_command_for_slave_reg[39]}]  \
  [get_cells {local_encoded_command_for_slave_reg[41]}]  \
  [get_cells {local_encoded_command_for_slave_reg[43]}]  \
  [get_cells {local_encoded_command_for_slave_reg[44]}]  \
  [get_cells {local_encoded_command_for_slave_reg[45]}]  \
  [get_cells {local_encoded_command_for_slave_reg[47]}]  \
  [get_cells {local_encoded_command_for_slave_reg[49]}]  \
  [get_cells {local_encoded_command_for_slave_reg[51]}]  \
  [get_cells {local_encoded_command_for_slave_reg[53]}]  \
  [get_cells {local_encoded_command_for_slave_reg[55]}]  \
  [get_cells {local_encoded_command_for_slave_reg[57]}]  \
  [get_cells {local_encoded_command_for_slave_reg[58]}]  \
  [get_cells {local_encoded_command_for_slave_reg[59]}]  \
  [get_cells {local_encoded_command_for_slave_reg[60]}]  \
  [get_cells {local_encoded_command_for_slave_reg[61]}]  \
  [get_cells {local_encoded_command_for_slave_reg[63]}]  \
  [get_cells {local_encoded_command_for_slave_reg[64]}]  \
  [get_cells {local_encoded_command_for_slave_reg[66]}]  \
  [get_cells {local_encoded_command_for_slave_reg[67]}]  \
  [get_cells {local_encoded_command_for_slave_reg[69]}]  \
  [get_cells {local_encoded_command_for_slave_reg[71]}]  \
  [get_cells {local_encoded_command_for_slave_reg[72]}]  \
  [get_cells {local_encoded_command_for_slave_reg[73]}]  \
  [get_cells {local_encoded_command_for_slave_reg[75]}]  \
  [get_cells {local_encoded_command_for_slave_reg[77]}]  \
  [get_cells {local_encoded_command_for_slave_reg[79]}]  \
  [get_cells {local_encoded_command_for_slave_reg[80]}]  \
  [get_cells {local_encoded_command_for_slave_reg[81]}]  \
  [get_cells {local_encoded_command_for_slave_reg[82]}]  \
  [get_cells {local_encoded_command_for_slave_reg[83]}]  \
  [get_cells {local_encoded_command_for_slave_reg[85]}]  \
  [get_cells {local_encoded_command_for_slave_reg[87]}]  \
  [get_cells {local_encoded_command_for_slave_reg[88]}]  \
  [get_cells {local_encoded_command_for_slave_reg[89]}]  \
  [get_cells {local_encoded_command_for_slave_reg[90]}]  \
  [get_cells {local_encoded_command_for_slave_reg[93]}]  \
  [get_cells {local_encoded_command_for_slave_reg[95]}]  \
  [get_cells {local_encoded_command_for_slave_reg[97]}]  \
  [get_cells {local_encoded_command_for_slave_reg[100]}]  \
  [get_cells {local_encoded_command_for_slave_reg[101]}]  \
  [get_cells {local_encoded_command_for_slave_reg[102]}]  \
  [get_cells {local_encoded_command_for_slave_reg[103]}]  \
  [get_cells {local_encoded_command_for_slave_reg[104]}]  \
  [get_cells {local_encoded_command_for_slave_reg[105]}]  \
  [get_cells {local_encoded_command_for_slave_reg[106]}]  \
  [get_cells {local_encoded_command_for_slave_reg[107]}]  \
  [get_cells {local_encoded_command_for_slave_reg[108]}]  \
  [get_cells {local_encoded_command_for_slave_reg[109]}]  \
  [get_cells {local_encoded_command_for_slave_reg[110]}]  \
  [get_cells {local_encoded_command_for_slave_reg[111]}]  \
  [get_cells {local_encoded_command_for_slave_reg[112]}]  \
  [get_cells {local_encoded_command_for_slave_reg[113]}]  \
  [get_cells {local_encoded_command_for_slave_reg[114]}]  \
  [get_cells {local_encoded_command_for_slave_reg[115]}]  \
  [get_cells {local_encoded_command_for_slave_reg[116]}]  \
  [get_cells {local_encoded_command_for_slave_reg[117]}]  \
  [get_cells {local_encoded_command_for_slave_reg[118]}]  \
  [get_cells {local_encoded_command_for_slave_reg[119]}]  \
  [get_cells {local_encoded_command_for_slave_reg[120]}]  \
  [get_cells {local_encoded_command_for_slave_reg[121]}]  \
  [get_cells {local_encoded_command_for_slave_reg[122]}]  \
  [get_cells {local_encoded_command_for_slave_reg[123]}]  \
  [get_cells {local_encoded_command_for_slave_reg[124]}]  \
  [get_cells {local_encoded_command_for_slave_reg[125]}]  \
  [get_cells {local_encoded_command_for_slave_reg[126]}]  \
  [get_cells {local_encoded_command_for_slave_reg[127]}]  \
  [get_cells {local_encoded_command_for_slave_reg[128]}]  \
  [get_cells {local_encoded_command_for_slave_reg[129]}]  \
  [get_cells {local_encoded_command_for_slave_reg[130]}]  \
  [get_cells {local_encoded_command_for_slave_reg[131]}]  \
  [get_cells {local_encoded_command_for_slave_reg[132]}]  \
  [get_cells {local_encoded_command_for_slave_reg[133]}]  \
  [get_cells {local_encoded_command_for_slave_reg[134]}]  \
  [get_cells {local_encoded_command_for_slave_reg[135]}]  \
  [get_cells {local_encoded_command_for_slave_reg[136]}]  \
  [get_cells {local_encoded_command_for_slave_reg[137]}]  \
  [get_cells {local_encoded_command_for_slave_reg[138]}]  \
  [get_cells {local_encoded_command_for_slave_reg[139]}]  \
  [get_cells {local_encoded_command_for_slave_reg[140]}]  \
  [get_cells {local_encoded_command_for_slave_reg[141]}]  \
  [get_cells {local_encoded_command_for_slave_reg[142]}]  \
  [get_cells {local_encoded_command_for_slave_reg[143]}]  \
  [get_cells {next_state_reg[0]}]  \
  [get_cells {next_state_reg[1]}]  \
  [get_cells {next_state_reg[7]}]  \
  [get_cells soft_reset_reg]  \
  [get_cells {state_reg[0]}]  \
  [get_cells {state_reg[1]}]  \
  [get_cells {state_reg[7]}]  \
  [get_cells {transmit_index_reg[3]}]  \
  [get_cells {transmit_index_reg[4]}]  \
  [get_cells {transmit_index_reg[5]}]  \
  [get_cells {transmit_index_reg[6]}]  \
  [get_cells {transmit_index_reg[7]}]  \
  [get_cells {transmit_index_reg[8]}]  \
  [get_cells {transmit_index_reg[9]}]  \
  [get_cells {transmit_index_reg[10]}]  \
  [get_cells {transmit_index_reg[11]}]  \
  [get_cells {transmit_index_reg[12]}]  \
  [get_cells {transmit_index_reg[13]}]  \
  [get_cells {transmit_index_reg[14]}]  \
  [get_cells {transmit_index_reg[15]}]  \
  [get_cells {transmit_index_reg[16]}]  \
  [get_cells {transmit_index_reg[17]}]  \
  [get_cells {transmit_index_reg[18]}]  \
  [get_cells {transmit_index_reg[19]}]  \
  [get_cells {transmit_index_reg[20]}]  \
  [get_cells {transmit_index_reg[21]}]  \
  [get_cells {transmit_index_reg[22]}]  \
  [get_cells {transmit_index_reg[23]}]  \
  [get_cells {transmit_index_reg[24]}]  \
  [get_cells {transmit_index_reg[25]}]  \
  [get_cells {transmit_index_reg[26]}]  \
  [get_cells {transmit_index_reg[27]}]  \
  [get_cells {transmit_index_reg[28]}]  \
  [get_cells {transmit_index_reg[29]}]  \
  [get_cells {transmit_index_reg[30]}]  \
  [get_cells {transmit_index_reg[31]}]  \
  [get_cells uart_command_accumulator_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_clear_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_done_reg]  \
  [get_cells uart_command_accumulator_error_reg]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[0]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[2]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[3]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[4]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[5]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[6]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[7]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[8]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[9]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[10]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[11]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[12]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[13]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[14]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[15]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[16]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[17]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[18]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[19]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[20]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[21]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[22]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[23]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[24]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[25]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[26]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[27]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[28]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[29]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[30]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[31]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[32]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[33]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[34]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[35]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[36]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[37]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[38]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[39]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[40]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[41]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[42]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[43]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[44]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[45]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[46]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[47]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[48]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[49]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[50]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[51]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[52]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[53]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[54]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[55]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[56]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[57]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[58]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[59]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[60]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[61]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[62]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[63]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[64]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[65]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[66]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[67]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[68]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[69]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[70]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[71]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[0]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[1]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[31]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[32]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[33]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[34]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[35]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[36]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[37]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[38]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[39]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[40]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[41]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[42]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[43]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[44]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[45]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[46]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[47]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[48]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[49]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[50]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[51]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[52]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[53]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[54]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[55]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[56]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[57]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[58]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[59]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[60]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[61]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[62]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[63]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[64]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[65]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[66]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[67]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[68]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[69]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[70]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[71]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[31]}]  \
  [get_cells uart_command_accumulator_reset_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_state_reg[2]}]  \
  [get_cells uart_command_accumulator_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[0]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[1]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[2]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[3]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[4]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[5]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[6]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[7]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[8]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[9]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[10]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[11]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[12]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[13]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[14]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[15]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[16]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[17]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[18]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[19]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[20]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[21]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[0]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[1]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[0]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[1]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[3]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[4]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[5]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[6]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[7]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[8]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[9]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[10]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[11]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[12]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[13]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[14]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[15]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[0]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[1]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[2]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[3]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[4]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[5]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[6]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[7]}]  \
  [get_cells host_rx_r_Rx_DV_reg]  \
  [get_cells host_rx_r_Rx_Data_R_reg]  \
  [get_cells host_rx_r_Rx_Data_reg]  \
  [get_cells {host_rx_r_SM_Main_reg[0]}]  \
  [get_cells {host_rx_r_SM_Main_reg[1]}]  \
  [get_cells {host_rx_r_SM_Main_reg[2]}] ]
group_path -weight 1.000000 -name C2O -from [list \
  [get_cells {accumulated_input_from_host_reg[0]}]  \
  [get_cells {accumulated_input_from_host_reg[1]}]  \
  [get_cells {accumulated_input_from_host_reg[2]}]  \
  [get_cells {accumulated_input_from_host_reg[3]}]  \
  [get_cells {accumulated_input_from_host_reg[4]}]  \
  [get_cells {accumulated_input_from_host_reg[5]}]  \
  [get_cells {accumulated_input_from_host_reg[6]}]  \
  [get_cells {accumulated_input_from_host_reg[7]}]  \
  [get_cells {accumulated_input_from_host_reg[8]}]  \
  [get_cells {accumulated_input_from_host_reg[9]}]  \
  [get_cells {accumulated_input_from_host_reg[10]}]  \
  [get_cells {accumulated_input_from_host_reg[11]}]  \
  [get_cells {accumulated_input_from_host_reg[12]}]  \
  [get_cells {accumulated_input_from_host_reg[13]}]  \
  [get_cells {accumulated_input_from_host_reg[14]}]  \
  [get_cells {accumulated_input_from_host_reg[15]}]  \
  [get_cells {accumulated_input_from_host_reg[16]}]  \
  [get_cells {accumulated_input_from_host_reg[17]}]  \
  [get_cells {accumulated_input_from_host_reg[18]}]  \
  [get_cells {accumulated_input_from_host_reg[19]}]  \
  [get_cells {accumulated_input_from_host_reg[20]}]  \
  [get_cells {accumulated_input_from_host_reg[21]}]  \
  [get_cells {accumulated_input_from_host_reg[22]}]  \
  [get_cells {accumulated_input_from_host_reg[23]}]  \
  [get_cells {accumulated_input_from_host_reg[24]}]  \
  [get_cells {accumulated_input_from_host_reg[25]}]  \
  [get_cells {accumulated_input_from_host_reg[26]}]  \
  [get_cells {accumulated_input_from_host_reg[27]}]  \
  [get_cells {accumulated_input_from_host_reg[28]}]  \
  [get_cells {accumulated_input_from_host_reg[29]}]  \
  [get_cells {accumulated_input_from_host_reg[30]}]  \
  [get_cells {accumulated_input_from_host_reg[31]}]  \
  [get_cells {accumulated_input_from_host_reg[32]}]  \
  [get_cells {accumulated_input_from_host_reg[33]}]  \
  [get_cells {accumulated_input_from_host_reg[34]}]  \
  [get_cells {accumulated_input_from_host_reg[35]}]  \
  [get_cells {accumulated_input_from_host_reg[36]}]  \
  [get_cells {accumulated_input_from_host_reg[37]}]  \
  [get_cells {accumulated_input_from_host_reg[38]}]  \
  [get_cells {accumulated_input_from_host_reg[39]}]  \
  [get_cells {accumulated_input_from_host_reg[40]}]  \
  [get_cells {accumulated_input_from_host_reg[41]}]  \
  [get_cells {accumulated_input_from_host_reg[42]}]  \
  [get_cells {accumulated_input_from_host_reg[43]}]  \
  [get_cells {accumulated_input_from_host_reg[44]}]  \
  [get_cells {accumulated_input_from_host_reg[45]}]  \
  [get_cells {accumulated_input_from_host_reg[46]}]  \
  [get_cells {accumulated_input_from_host_reg[47]}]  \
  [get_cells {accumulated_input_from_host_reg[48]}]  \
  [get_cells {accumulated_input_from_host_reg[49]}]  \
  [get_cells {accumulated_input_from_host_reg[50]}]  \
  [get_cells {accumulated_input_from_host_reg[51]}]  \
  [get_cells {accumulated_input_from_host_reg[52]}]  \
  [get_cells {accumulated_input_from_host_reg[53]}]  \
  [get_cells {accumulated_input_from_host_reg[54]}]  \
  [get_cells {accumulated_input_from_host_reg[55]}]  \
  [get_cells {accumulated_input_from_host_reg[56]}]  \
  [get_cells {accumulated_input_from_host_reg[57]}]  \
  [get_cells {accumulated_input_from_host_reg[58]}]  \
  [get_cells {accumulated_input_from_host_reg[59]}]  \
  [get_cells {accumulated_input_from_host_reg[60]}]  \
  [get_cells {accumulated_input_from_host_reg[61]}]  \
  [get_cells {accumulated_input_from_host_reg[62]}]  \
  [get_cells {accumulated_input_from_host_reg[63]}]  \
  [get_cells {accumulated_input_from_host_reg[64]}]  \
  [get_cells {accumulated_input_from_host_reg[65]}]  \
  [get_cells {accumulated_input_from_host_reg[66]}]  \
  [get_cells {accumulated_input_from_host_reg[67]}]  \
  [get_cells {accumulated_input_from_host_reg[68]}]  \
  [get_cells {accumulated_input_from_host_reg[69]}]  \
  [get_cells {accumulated_input_from_host_reg[70]}]  \
  [get_cells {accumulated_input_from_host_reg[71]}]  \
  [get_cells ble_uart_start_transmit_reg]  \
  [get_cells {ble_uart_tx_data_reg[0]}]  \
  [get_cells {ble_uart_tx_data_reg[1]}]  \
  [get_cells {ble_uart_tx_data_reg[2]}]  \
  [get_cells {ble_uart_tx_data_reg[3]}]  \
  [get_cells {ble_uart_tx_data_reg[4]}]  \
  [get_cells {ble_uart_tx_data_reg[5]}]  \
  [get_cells {ble_uart_tx_data_reg[6]}]  \
  [get_cells {ble_uart_tx_data_reg[7]}]  \
  [get_cells ble_uart_tx_module_o_Tx_Serial_reg]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[7]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[8]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[9]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[10]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[11]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[12]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[7]}]  \
  [get_cells ble_uart_tx_module_r_Tx_Done_reg]  \
  [get_cells decode_host_start_reg]  \
  [get_cells {host_rx_top_ble_cmd_reg[0]}]  \
  [get_cells host_rx_top_ble_enc_start_reg]  \
  [get_cells host_rx_top_ble_encoder_done_reg]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[139]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[2]}]  \
  [get_cells host_rx_top_command_dec_start_reg]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[2]}]  \
  [get_cells host_rx_top_command_decoder_done_reg]  \
  [get_cells host_rx_top_command_decoder_error_reg]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[2]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[3]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[4]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[5]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[6]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[7]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[8]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[9]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[10]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[11]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[12]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[13]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[14]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[15]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[16]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[17]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[18]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[19]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[20]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[21]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[22]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[23]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[24]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[25]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[26]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[27]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[28]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[29]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[30]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[31]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[32]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[33]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[34]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[35]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[36]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[37]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[38]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[39]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[40]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[41]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[42]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[43]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[44]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[45]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[46]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[47]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[48]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[49]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[50]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[51]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[52]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[53]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[54]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[55]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[56]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[57]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[58]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[59]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[60]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[61]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[62]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[63]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[64]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[65]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[66]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[67]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[68]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[69]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[70]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[71]}]  \
  [get_cells {host_rx_top_command_decoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_state_reg[0]}]  \
  [get_cells host_rx_top_done_reg]  \
  [get_cells {host_rx_top_encoded_output_reg[0]}]  \
  [get_cells {host_rx_top_encoded_output_reg[1]}]  \
  [get_cells {host_rx_top_encoded_output_reg[104]}]  \
  [get_cells {host_rx_top_encoded_output_reg[105]}]  \
  [get_cells {host_rx_top_encoded_output_reg[106]}]  \
  [get_cells host_rx_top_error_reg]  \
  [get_cells {host_rx_top_next_state_reg[0]}]  \
  [get_cells {host_rx_top_next_state_reg[1]}]  \
  [get_cells {host_rx_top_next_state_reg[2]}]  \
  [get_cells {host_rx_top_state_reg[0]}]  \
  [get_cells {host_rx_top_state_reg[1]}]  \
  [get_cells {host_rx_top_state_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[0]}]  \
  [get_cells {local_encoded_command_for_slave_reg[1]}]  \
  [get_cells {local_encoded_command_for_slave_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[3]}]  \
  [get_cells {local_encoded_command_for_slave_reg[4]}]  \
  [get_cells {local_encoded_command_for_slave_reg[5]}]  \
  [get_cells {local_encoded_command_for_slave_reg[7]}]  \
  [get_cells {local_encoded_command_for_slave_reg[8]}]  \
  [get_cells {local_encoded_command_for_slave_reg[9]}]  \
  [get_cells {local_encoded_command_for_slave_reg[11]}]  \
  [get_cells {local_encoded_command_for_slave_reg[13]}]  \
  [get_cells {local_encoded_command_for_slave_reg[15]}]  \
  [get_cells {local_encoded_command_for_slave_reg[18]}]  \
  [get_cells {local_encoded_command_for_slave_reg[20]}]  \
  [get_cells {local_encoded_command_for_slave_reg[22]}]  \
  [get_cells {local_encoded_command_for_slave_reg[23]}]  \
  [get_cells {local_encoded_command_for_slave_reg[24]}]  \
  [get_cells {local_encoded_command_for_slave_reg[26]}]  \
  [get_cells {local_encoded_command_for_slave_reg[27]}]  \
  [get_cells {local_encoded_command_for_slave_reg[28]}]  \
  [get_cells {local_encoded_command_for_slave_reg[29]}]  \
  [get_cells {local_encoded_command_for_slave_reg[31]}]  \
  [get_cells {local_encoded_command_for_slave_reg[32]}]  \
  [get_cells {local_encoded_command_for_slave_reg[33]}]  \
  [get_cells {local_encoded_command_for_slave_reg[36]}]  \
  [get_cells {local_encoded_command_for_slave_reg[37]}]  \
  [get_cells {local_encoded_command_for_slave_reg[39]}]  \
  [get_cells {local_encoded_command_for_slave_reg[41]}]  \
  [get_cells {local_encoded_command_for_slave_reg[43]}]  \
  [get_cells {local_encoded_command_for_slave_reg[44]}]  \
  [get_cells {local_encoded_command_for_slave_reg[45]}]  \
  [get_cells {local_encoded_command_for_slave_reg[47]}]  \
  [get_cells {local_encoded_command_for_slave_reg[49]}]  \
  [get_cells {local_encoded_command_for_slave_reg[51]}]  \
  [get_cells {local_encoded_command_for_slave_reg[53]}]  \
  [get_cells {local_encoded_command_for_slave_reg[55]}]  \
  [get_cells {local_encoded_command_for_slave_reg[57]}]  \
  [get_cells {local_encoded_command_for_slave_reg[58]}]  \
  [get_cells {local_encoded_command_for_slave_reg[59]}]  \
  [get_cells {local_encoded_command_for_slave_reg[60]}]  \
  [get_cells {local_encoded_command_for_slave_reg[61]}]  \
  [get_cells {local_encoded_command_for_slave_reg[63]}]  \
  [get_cells {local_encoded_command_for_slave_reg[64]}]  \
  [get_cells {local_encoded_command_for_slave_reg[66]}]  \
  [get_cells {local_encoded_command_for_slave_reg[67]}]  \
  [get_cells {local_encoded_command_for_slave_reg[69]}]  \
  [get_cells {local_encoded_command_for_slave_reg[71]}]  \
  [get_cells {local_encoded_command_for_slave_reg[72]}]  \
  [get_cells {local_encoded_command_for_slave_reg[73]}]  \
  [get_cells {local_encoded_command_for_slave_reg[75]}]  \
  [get_cells {local_encoded_command_for_slave_reg[77]}]  \
  [get_cells {local_encoded_command_for_slave_reg[79]}]  \
  [get_cells {local_encoded_command_for_slave_reg[80]}]  \
  [get_cells {local_encoded_command_for_slave_reg[81]}]  \
  [get_cells {local_encoded_command_for_slave_reg[82]}]  \
  [get_cells {local_encoded_command_for_slave_reg[83]}]  \
  [get_cells {local_encoded_command_for_slave_reg[85]}]  \
  [get_cells {local_encoded_command_for_slave_reg[87]}]  \
  [get_cells {local_encoded_command_for_slave_reg[88]}]  \
  [get_cells {local_encoded_command_for_slave_reg[89]}]  \
  [get_cells {local_encoded_command_for_slave_reg[90]}]  \
  [get_cells {local_encoded_command_for_slave_reg[93]}]  \
  [get_cells {local_encoded_command_for_slave_reg[95]}]  \
  [get_cells {local_encoded_command_for_slave_reg[97]}]  \
  [get_cells {local_encoded_command_for_slave_reg[100]}]  \
  [get_cells {local_encoded_command_for_slave_reg[101]}]  \
  [get_cells {local_encoded_command_for_slave_reg[102]}]  \
  [get_cells {local_encoded_command_for_slave_reg[103]}]  \
  [get_cells {local_encoded_command_for_slave_reg[104]}]  \
  [get_cells {local_encoded_command_for_slave_reg[105]}]  \
  [get_cells {local_encoded_command_for_slave_reg[106]}]  \
  [get_cells {local_encoded_command_for_slave_reg[107]}]  \
  [get_cells {local_encoded_command_for_slave_reg[108]}]  \
  [get_cells {local_encoded_command_for_slave_reg[109]}]  \
  [get_cells {local_encoded_command_for_slave_reg[110]}]  \
  [get_cells {local_encoded_command_for_slave_reg[111]}]  \
  [get_cells {local_encoded_command_for_slave_reg[112]}]  \
  [get_cells {local_encoded_command_for_slave_reg[113]}]  \
  [get_cells {local_encoded_command_for_slave_reg[114]}]  \
  [get_cells {local_encoded_command_for_slave_reg[115]}]  \
  [get_cells {local_encoded_command_for_slave_reg[116]}]  \
  [get_cells {local_encoded_command_for_slave_reg[117]}]  \
  [get_cells {local_encoded_command_for_slave_reg[118]}]  \
  [get_cells {local_encoded_command_for_slave_reg[119]}]  \
  [get_cells {local_encoded_command_for_slave_reg[120]}]  \
  [get_cells {local_encoded_command_for_slave_reg[121]}]  \
  [get_cells {local_encoded_command_for_slave_reg[122]}]  \
  [get_cells {local_encoded_command_for_slave_reg[123]}]  \
  [get_cells {local_encoded_command_for_slave_reg[124]}]  \
  [get_cells {local_encoded_command_for_slave_reg[125]}]  \
  [get_cells {local_encoded_command_for_slave_reg[126]}]  \
  [get_cells {local_encoded_command_for_slave_reg[127]}]  \
  [get_cells {local_encoded_command_for_slave_reg[128]}]  \
  [get_cells {local_encoded_command_for_slave_reg[129]}]  \
  [get_cells {local_encoded_command_for_slave_reg[130]}]  \
  [get_cells {local_encoded_command_for_slave_reg[131]}]  \
  [get_cells {local_encoded_command_for_slave_reg[132]}]  \
  [get_cells {local_encoded_command_for_slave_reg[133]}]  \
  [get_cells {local_encoded_command_for_slave_reg[134]}]  \
  [get_cells {local_encoded_command_for_slave_reg[135]}]  \
  [get_cells {local_encoded_command_for_slave_reg[136]}]  \
  [get_cells {local_encoded_command_for_slave_reg[137]}]  \
  [get_cells {local_encoded_command_for_slave_reg[138]}]  \
  [get_cells {local_encoded_command_for_slave_reg[139]}]  \
  [get_cells {local_encoded_command_for_slave_reg[140]}]  \
  [get_cells {local_encoded_command_for_slave_reg[141]}]  \
  [get_cells {local_encoded_command_for_slave_reg[142]}]  \
  [get_cells {local_encoded_command_for_slave_reg[143]}]  \
  [get_cells {next_state_reg[0]}]  \
  [get_cells {next_state_reg[1]}]  \
  [get_cells {next_state_reg[7]}]  \
  [get_cells soft_reset_reg]  \
  [get_cells {state_reg[0]}]  \
  [get_cells {state_reg[1]}]  \
  [get_cells {state_reg[7]}]  \
  [get_cells {transmit_index_reg[3]}]  \
  [get_cells {transmit_index_reg[4]}]  \
  [get_cells {transmit_index_reg[5]}]  \
  [get_cells {transmit_index_reg[6]}]  \
  [get_cells {transmit_index_reg[7]}]  \
  [get_cells {transmit_index_reg[8]}]  \
  [get_cells {transmit_index_reg[9]}]  \
  [get_cells {transmit_index_reg[10]}]  \
  [get_cells {transmit_index_reg[11]}]  \
  [get_cells {transmit_index_reg[12]}]  \
  [get_cells {transmit_index_reg[13]}]  \
  [get_cells {transmit_index_reg[14]}]  \
  [get_cells {transmit_index_reg[15]}]  \
  [get_cells {transmit_index_reg[16]}]  \
  [get_cells {transmit_index_reg[17]}]  \
  [get_cells {transmit_index_reg[18]}]  \
  [get_cells {transmit_index_reg[19]}]  \
  [get_cells {transmit_index_reg[20]}]  \
  [get_cells {transmit_index_reg[21]}]  \
  [get_cells {transmit_index_reg[22]}]  \
  [get_cells {transmit_index_reg[23]}]  \
  [get_cells {transmit_index_reg[24]}]  \
  [get_cells {transmit_index_reg[25]}]  \
  [get_cells {transmit_index_reg[26]}]  \
  [get_cells {transmit_index_reg[27]}]  \
  [get_cells {transmit_index_reg[28]}]  \
  [get_cells {transmit_index_reg[29]}]  \
  [get_cells {transmit_index_reg[30]}]  \
  [get_cells {transmit_index_reg[31]}]  \
  [get_cells uart_command_accumulator_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_clear_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_done_reg]  \
  [get_cells uart_command_accumulator_error_reg]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[0]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[2]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[3]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[4]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[5]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[6]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[7]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[8]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[9]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[10]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[11]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[12]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[13]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[14]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[15]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[16]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[17]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[18]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[19]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[20]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[21]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[22]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[23]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[24]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[25]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[26]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[27]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[28]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[29]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[30]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[31]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[32]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[33]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[34]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[35]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[36]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[37]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[38]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[39]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[40]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[41]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[42]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[43]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[44]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[45]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[46]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[47]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[48]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[49]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[50]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[51]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[52]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[53]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[54]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[55]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[56]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[57]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[58]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[59]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[60]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[61]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[62]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[63]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[64]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[65]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[66]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[67]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[68]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[69]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[70]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[71]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[0]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[1]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[31]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[32]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[33]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[34]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[35]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[36]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[37]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[38]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[39]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[40]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[41]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[42]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[43]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[44]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[45]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[46]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[47]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[48]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[49]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[50]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[51]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[52]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[53]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[54]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[55]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[56]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[57]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[58]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[59]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[60]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[61]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[62]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[63]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[64]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[65]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[66]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[67]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[68]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[69]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[70]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[71]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[31]}]  \
  [get_cells uart_command_accumulator_reset_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_state_reg[2]}]  \
  [get_cells uart_command_accumulator_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[0]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[1]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[2]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[3]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[4]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[5]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[6]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[7]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[8]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[9]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[10]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[11]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[12]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[13]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[14]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[15]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[16]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[17]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[18]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[19]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[20]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[21]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[0]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[1]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[0]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[1]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[3]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[4]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[5]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[6]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[7]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[8]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[9]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[10]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[11]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[12]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[13]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[14]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[15]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[0]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[1]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[2]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[3]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[4]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[5]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[6]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[7]}]  \
  [get_cells host_rx_r_Rx_DV_reg]  \
  [get_cells host_rx_r_Rx_Data_R_reg]  \
  [get_cells host_rx_r_Rx_Data_reg]  \
  [get_cells {host_rx_r_SM_Main_reg[0]}]  \
  [get_cells {host_rx_r_SM_Main_reg[1]}]  \
  [get_cells {host_rx_r_SM_Main_reg[2]}] ] -to [list \
  [get_ports host_uart_tx]  \
  [get_ports ble_uart_tx]  \
  [get_ports o_SPI_Clk]  \
  [get_ports o_SPI_MOSI]  \
  [get_ports o_SPI_CS_n] ]
group_path -weight 1.000000 -name I2C -from [list \
  [get_ports clk]  \
  [get_ports reset]  \
  [get_ports host_uart_rx]  \
  [get_ports ble_uart_rx]  \
  [get_ports ble_side]  \
  [get_ports i_SPI_MISO] ] -to [list \
  [get_cells {accumulated_input_from_host_reg[0]}]  \
  [get_cells {accumulated_input_from_host_reg[1]}]  \
  [get_cells {accumulated_input_from_host_reg[2]}]  \
  [get_cells {accumulated_input_from_host_reg[3]}]  \
  [get_cells {accumulated_input_from_host_reg[4]}]  \
  [get_cells {accumulated_input_from_host_reg[5]}]  \
  [get_cells {accumulated_input_from_host_reg[6]}]  \
  [get_cells {accumulated_input_from_host_reg[7]}]  \
  [get_cells {accumulated_input_from_host_reg[8]}]  \
  [get_cells {accumulated_input_from_host_reg[9]}]  \
  [get_cells {accumulated_input_from_host_reg[10]}]  \
  [get_cells {accumulated_input_from_host_reg[11]}]  \
  [get_cells {accumulated_input_from_host_reg[12]}]  \
  [get_cells {accumulated_input_from_host_reg[13]}]  \
  [get_cells {accumulated_input_from_host_reg[14]}]  \
  [get_cells {accumulated_input_from_host_reg[15]}]  \
  [get_cells {accumulated_input_from_host_reg[16]}]  \
  [get_cells {accumulated_input_from_host_reg[17]}]  \
  [get_cells {accumulated_input_from_host_reg[18]}]  \
  [get_cells {accumulated_input_from_host_reg[19]}]  \
  [get_cells {accumulated_input_from_host_reg[20]}]  \
  [get_cells {accumulated_input_from_host_reg[21]}]  \
  [get_cells {accumulated_input_from_host_reg[22]}]  \
  [get_cells {accumulated_input_from_host_reg[23]}]  \
  [get_cells {accumulated_input_from_host_reg[24]}]  \
  [get_cells {accumulated_input_from_host_reg[25]}]  \
  [get_cells {accumulated_input_from_host_reg[26]}]  \
  [get_cells {accumulated_input_from_host_reg[27]}]  \
  [get_cells {accumulated_input_from_host_reg[28]}]  \
  [get_cells {accumulated_input_from_host_reg[29]}]  \
  [get_cells {accumulated_input_from_host_reg[30]}]  \
  [get_cells {accumulated_input_from_host_reg[31]}]  \
  [get_cells {accumulated_input_from_host_reg[32]}]  \
  [get_cells {accumulated_input_from_host_reg[33]}]  \
  [get_cells {accumulated_input_from_host_reg[34]}]  \
  [get_cells {accumulated_input_from_host_reg[35]}]  \
  [get_cells {accumulated_input_from_host_reg[36]}]  \
  [get_cells {accumulated_input_from_host_reg[37]}]  \
  [get_cells {accumulated_input_from_host_reg[38]}]  \
  [get_cells {accumulated_input_from_host_reg[39]}]  \
  [get_cells {accumulated_input_from_host_reg[40]}]  \
  [get_cells {accumulated_input_from_host_reg[41]}]  \
  [get_cells {accumulated_input_from_host_reg[42]}]  \
  [get_cells {accumulated_input_from_host_reg[43]}]  \
  [get_cells {accumulated_input_from_host_reg[44]}]  \
  [get_cells {accumulated_input_from_host_reg[45]}]  \
  [get_cells {accumulated_input_from_host_reg[46]}]  \
  [get_cells {accumulated_input_from_host_reg[47]}]  \
  [get_cells {accumulated_input_from_host_reg[48]}]  \
  [get_cells {accumulated_input_from_host_reg[49]}]  \
  [get_cells {accumulated_input_from_host_reg[50]}]  \
  [get_cells {accumulated_input_from_host_reg[51]}]  \
  [get_cells {accumulated_input_from_host_reg[52]}]  \
  [get_cells {accumulated_input_from_host_reg[53]}]  \
  [get_cells {accumulated_input_from_host_reg[54]}]  \
  [get_cells {accumulated_input_from_host_reg[55]}]  \
  [get_cells {accumulated_input_from_host_reg[56]}]  \
  [get_cells {accumulated_input_from_host_reg[57]}]  \
  [get_cells {accumulated_input_from_host_reg[58]}]  \
  [get_cells {accumulated_input_from_host_reg[59]}]  \
  [get_cells {accumulated_input_from_host_reg[60]}]  \
  [get_cells {accumulated_input_from_host_reg[61]}]  \
  [get_cells {accumulated_input_from_host_reg[62]}]  \
  [get_cells {accumulated_input_from_host_reg[63]}]  \
  [get_cells {accumulated_input_from_host_reg[64]}]  \
  [get_cells {accumulated_input_from_host_reg[65]}]  \
  [get_cells {accumulated_input_from_host_reg[66]}]  \
  [get_cells {accumulated_input_from_host_reg[67]}]  \
  [get_cells {accumulated_input_from_host_reg[68]}]  \
  [get_cells {accumulated_input_from_host_reg[69]}]  \
  [get_cells {accumulated_input_from_host_reg[70]}]  \
  [get_cells {accumulated_input_from_host_reg[71]}]  \
  [get_cells ble_uart_start_transmit_reg]  \
  [get_cells {ble_uart_tx_data_reg[0]}]  \
  [get_cells {ble_uart_tx_data_reg[1]}]  \
  [get_cells {ble_uart_tx_data_reg[2]}]  \
  [get_cells {ble_uart_tx_data_reg[3]}]  \
  [get_cells {ble_uart_tx_data_reg[4]}]  \
  [get_cells {ble_uart_tx_data_reg[5]}]  \
  [get_cells {ble_uart_tx_data_reg[6]}]  \
  [get_cells {ble_uart_tx_data_reg[7]}]  \
  [get_cells ble_uart_tx_module_o_Tx_Serial_reg]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Bit_Index_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[7]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[8]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[9]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[10]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[11]}]  \
  [get_cells {ble_uart_tx_module_r_Clock_Count_reg[12]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_SM_Main_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[0]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[1]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[2]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[3]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[4]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[5]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[6]}]  \
  [get_cells {ble_uart_tx_module_r_Tx_Data_reg[7]}]  \
  [get_cells ble_uart_tx_module_r_Tx_Done_reg]  \
  [get_cells decode_host_start_reg]  \
  [get_cells {host_rx_top_ble_cmd_reg[0]}]  \
  [get_cells host_rx_top_ble_enc_start_reg]  \
  [get_cells host_rx_top_ble_encoder_done_reg]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_next_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[0]}]  \
  [get_cells {host_rx_top_ble_encoder_state_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[104]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[105]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[106]}]  \
  [get_cells {host_rx_top_ble_encoder_temp_output_data_reg[139]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[0]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[1]}]  \
  [get_cells {host_rx_top_ble_input_data_reg[2]}]  \
  [get_cells host_rx_top_command_dec_start_reg]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_cmd_select_reg[2]}]  \
  [get_cells host_rx_top_command_decoder_done_reg]  \
  [get_cells host_rx_top_command_decoder_error_reg]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[1]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[2]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[3]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[4]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[5]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[6]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[7]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[8]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[9]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[10]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[11]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[12]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[13]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[14]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[15]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[16]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[17]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[18]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[19]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[20]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[21]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[22]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[23]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[24]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[25]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[26]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[27]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[28]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[29]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[30]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[31]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[32]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[33]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[34]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[35]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[36]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[37]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[38]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[39]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[40]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[41]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[42]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[43]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[44]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[45]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[46]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[47]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[48]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[49]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[50]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[51]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[52]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[53]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[54]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[55]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[56]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[57]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[58]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[59]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[60]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[61]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[62]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[63]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[64]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[65]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[66]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[67]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[68]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[69]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[70]}]  \
  [get_cells {host_rx_top_command_decoder_internal_value_holder_reg[71]}]  \
  [get_cells {host_rx_top_command_decoder_next_state_reg[0]}]  \
  [get_cells {host_rx_top_command_decoder_state_reg[0]}]  \
  [get_cells host_rx_top_done_reg]  \
  [get_cells {host_rx_top_encoded_output_reg[0]}]  \
  [get_cells {host_rx_top_encoded_output_reg[1]}]  \
  [get_cells {host_rx_top_encoded_output_reg[104]}]  \
  [get_cells {host_rx_top_encoded_output_reg[105]}]  \
  [get_cells {host_rx_top_encoded_output_reg[106]}]  \
  [get_cells host_rx_top_error_reg]  \
  [get_cells {host_rx_top_next_state_reg[0]}]  \
  [get_cells {host_rx_top_next_state_reg[1]}]  \
  [get_cells {host_rx_top_next_state_reg[2]}]  \
  [get_cells {host_rx_top_state_reg[0]}]  \
  [get_cells {host_rx_top_state_reg[1]}]  \
  [get_cells {host_rx_top_state_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[0]}]  \
  [get_cells {local_encoded_command_for_slave_reg[1]}]  \
  [get_cells {local_encoded_command_for_slave_reg[2]}]  \
  [get_cells {local_encoded_command_for_slave_reg[3]}]  \
  [get_cells {local_encoded_command_for_slave_reg[4]}]  \
  [get_cells {local_encoded_command_for_slave_reg[5]}]  \
  [get_cells {local_encoded_command_for_slave_reg[7]}]  \
  [get_cells {local_encoded_command_for_slave_reg[8]}]  \
  [get_cells {local_encoded_command_for_slave_reg[9]}]  \
  [get_cells {local_encoded_command_for_slave_reg[11]}]  \
  [get_cells {local_encoded_command_for_slave_reg[13]}]  \
  [get_cells {local_encoded_command_for_slave_reg[15]}]  \
  [get_cells {local_encoded_command_for_slave_reg[18]}]  \
  [get_cells {local_encoded_command_for_slave_reg[20]}]  \
  [get_cells {local_encoded_command_for_slave_reg[22]}]  \
  [get_cells {local_encoded_command_for_slave_reg[23]}]  \
  [get_cells {local_encoded_command_for_slave_reg[24]}]  \
  [get_cells {local_encoded_command_for_slave_reg[26]}]  \
  [get_cells {local_encoded_command_for_slave_reg[27]}]  \
  [get_cells {local_encoded_command_for_slave_reg[28]}]  \
  [get_cells {local_encoded_command_for_slave_reg[29]}]  \
  [get_cells {local_encoded_command_for_slave_reg[31]}]  \
  [get_cells {local_encoded_command_for_slave_reg[32]}]  \
  [get_cells {local_encoded_command_for_slave_reg[33]}]  \
  [get_cells {local_encoded_command_for_slave_reg[36]}]  \
  [get_cells {local_encoded_command_for_slave_reg[37]}]  \
  [get_cells {local_encoded_command_for_slave_reg[39]}]  \
  [get_cells {local_encoded_command_for_slave_reg[41]}]  \
  [get_cells {local_encoded_command_for_slave_reg[43]}]  \
  [get_cells {local_encoded_command_for_slave_reg[44]}]  \
  [get_cells {local_encoded_command_for_slave_reg[45]}]  \
  [get_cells {local_encoded_command_for_slave_reg[47]}]  \
  [get_cells {local_encoded_command_for_slave_reg[49]}]  \
  [get_cells {local_encoded_command_for_slave_reg[51]}]  \
  [get_cells {local_encoded_command_for_slave_reg[53]}]  \
  [get_cells {local_encoded_command_for_slave_reg[55]}]  \
  [get_cells {local_encoded_command_for_slave_reg[57]}]  \
  [get_cells {local_encoded_command_for_slave_reg[58]}]  \
  [get_cells {local_encoded_command_for_slave_reg[59]}]  \
  [get_cells {local_encoded_command_for_slave_reg[60]}]  \
  [get_cells {local_encoded_command_for_slave_reg[61]}]  \
  [get_cells {local_encoded_command_for_slave_reg[63]}]  \
  [get_cells {local_encoded_command_for_slave_reg[64]}]  \
  [get_cells {local_encoded_command_for_slave_reg[66]}]  \
  [get_cells {local_encoded_command_for_slave_reg[67]}]  \
  [get_cells {local_encoded_command_for_slave_reg[69]}]  \
  [get_cells {local_encoded_command_for_slave_reg[71]}]  \
  [get_cells {local_encoded_command_for_slave_reg[72]}]  \
  [get_cells {local_encoded_command_for_slave_reg[73]}]  \
  [get_cells {local_encoded_command_for_slave_reg[75]}]  \
  [get_cells {local_encoded_command_for_slave_reg[77]}]  \
  [get_cells {local_encoded_command_for_slave_reg[79]}]  \
  [get_cells {local_encoded_command_for_slave_reg[80]}]  \
  [get_cells {local_encoded_command_for_slave_reg[81]}]  \
  [get_cells {local_encoded_command_for_slave_reg[82]}]  \
  [get_cells {local_encoded_command_for_slave_reg[83]}]  \
  [get_cells {local_encoded_command_for_slave_reg[85]}]  \
  [get_cells {local_encoded_command_for_slave_reg[87]}]  \
  [get_cells {local_encoded_command_for_slave_reg[88]}]  \
  [get_cells {local_encoded_command_for_slave_reg[89]}]  \
  [get_cells {local_encoded_command_for_slave_reg[90]}]  \
  [get_cells {local_encoded_command_for_slave_reg[93]}]  \
  [get_cells {local_encoded_command_for_slave_reg[95]}]  \
  [get_cells {local_encoded_command_for_slave_reg[97]}]  \
  [get_cells {local_encoded_command_for_slave_reg[100]}]  \
  [get_cells {local_encoded_command_for_slave_reg[101]}]  \
  [get_cells {local_encoded_command_for_slave_reg[102]}]  \
  [get_cells {local_encoded_command_for_slave_reg[103]}]  \
  [get_cells {local_encoded_command_for_slave_reg[104]}]  \
  [get_cells {local_encoded_command_for_slave_reg[105]}]  \
  [get_cells {local_encoded_command_for_slave_reg[106]}]  \
  [get_cells {local_encoded_command_for_slave_reg[107]}]  \
  [get_cells {local_encoded_command_for_slave_reg[108]}]  \
  [get_cells {local_encoded_command_for_slave_reg[109]}]  \
  [get_cells {local_encoded_command_for_slave_reg[110]}]  \
  [get_cells {local_encoded_command_for_slave_reg[111]}]  \
  [get_cells {local_encoded_command_for_slave_reg[112]}]  \
  [get_cells {local_encoded_command_for_slave_reg[113]}]  \
  [get_cells {local_encoded_command_for_slave_reg[114]}]  \
  [get_cells {local_encoded_command_for_slave_reg[115]}]  \
  [get_cells {local_encoded_command_for_slave_reg[116]}]  \
  [get_cells {local_encoded_command_for_slave_reg[117]}]  \
  [get_cells {local_encoded_command_for_slave_reg[118]}]  \
  [get_cells {local_encoded_command_for_slave_reg[119]}]  \
  [get_cells {local_encoded_command_for_slave_reg[120]}]  \
  [get_cells {local_encoded_command_for_slave_reg[121]}]  \
  [get_cells {local_encoded_command_for_slave_reg[122]}]  \
  [get_cells {local_encoded_command_for_slave_reg[123]}]  \
  [get_cells {local_encoded_command_for_slave_reg[124]}]  \
  [get_cells {local_encoded_command_for_slave_reg[125]}]  \
  [get_cells {local_encoded_command_for_slave_reg[126]}]  \
  [get_cells {local_encoded_command_for_slave_reg[127]}]  \
  [get_cells {local_encoded_command_for_slave_reg[128]}]  \
  [get_cells {local_encoded_command_for_slave_reg[129]}]  \
  [get_cells {local_encoded_command_for_slave_reg[130]}]  \
  [get_cells {local_encoded_command_for_slave_reg[131]}]  \
  [get_cells {local_encoded_command_for_slave_reg[132]}]  \
  [get_cells {local_encoded_command_for_slave_reg[133]}]  \
  [get_cells {local_encoded_command_for_slave_reg[134]}]  \
  [get_cells {local_encoded_command_for_slave_reg[135]}]  \
  [get_cells {local_encoded_command_for_slave_reg[136]}]  \
  [get_cells {local_encoded_command_for_slave_reg[137]}]  \
  [get_cells {local_encoded_command_for_slave_reg[138]}]  \
  [get_cells {local_encoded_command_for_slave_reg[139]}]  \
  [get_cells {local_encoded_command_for_slave_reg[140]}]  \
  [get_cells {local_encoded_command_for_slave_reg[141]}]  \
  [get_cells {local_encoded_command_for_slave_reg[142]}]  \
  [get_cells {local_encoded_command_for_slave_reg[143]}]  \
  [get_cells {next_state_reg[0]}]  \
  [get_cells {next_state_reg[1]}]  \
  [get_cells {next_state_reg[7]}]  \
  [get_cells soft_reset_reg]  \
  [get_cells {state_reg[0]}]  \
  [get_cells {state_reg[1]}]  \
  [get_cells {state_reg[7]}]  \
  [get_cells {transmit_index_reg[3]}]  \
  [get_cells {transmit_index_reg[4]}]  \
  [get_cells {transmit_index_reg[5]}]  \
  [get_cells {transmit_index_reg[6]}]  \
  [get_cells {transmit_index_reg[7]}]  \
  [get_cells {transmit_index_reg[8]}]  \
  [get_cells {transmit_index_reg[9]}]  \
  [get_cells {transmit_index_reg[10]}]  \
  [get_cells {transmit_index_reg[11]}]  \
  [get_cells {transmit_index_reg[12]}]  \
  [get_cells {transmit_index_reg[13]}]  \
  [get_cells {transmit_index_reg[14]}]  \
  [get_cells {transmit_index_reg[15]}]  \
  [get_cells {transmit_index_reg[16]}]  \
  [get_cells {transmit_index_reg[17]}]  \
  [get_cells {transmit_index_reg[18]}]  \
  [get_cells {transmit_index_reg[19]}]  \
  [get_cells {transmit_index_reg[20]}]  \
  [get_cells {transmit_index_reg[21]}]  \
  [get_cells {transmit_index_reg[22]}]  \
  [get_cells {transmit_index_reg[23]}]  \
  [get_cells {transmit_index_reg[24]}]  \
  [get_cells {transmit_index_reg[25]}]  \
  [get_cells {transmit_index_reg[26]}]  \
  [get_cells {transmit_index_reg[27]}]  \
  [get_cells {transmit_index_reg[28]}]  \
  [get_cells {transmit_index_reg[29]}]  \
  [get_cells {transmit_index_reg[30]}]  \
  [get_cells {transmit_index_reg[31]}]  \
  [get_cells uart_command_accumulator_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_clear_accumulate_low_flag_reg]  \
  [get_cells uart_command_accumulator_done_reg]  \
  [get_cells uart_command_accumulator_error_reg]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_go_back_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[0]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[1]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[2]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[3]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[4]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[5]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[6]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[7]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[8]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[9]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[10]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[11]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[12]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[13]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[14]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[15]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[16]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[17]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[18]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[19]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[20]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[21]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[22]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[23]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[24]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[25]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[26]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[27]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[28]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[29]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[30]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[31]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[32]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[33]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[34]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[35]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[36]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[37]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[38]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[39]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[40]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[41]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[42]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[43]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[44]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[45]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[46]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[47]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[48]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[49]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[50]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[51]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[52]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[53]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[54]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[55]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[56]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[57]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[58]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[59]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[60]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[61]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[62]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[63]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[64]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[65]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[66]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[67]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[68]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[69]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[70]}]  \
  [get_cells {uart_command_accumulator_internal_value_holder_reg[71]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_next_state_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[0]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[1]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[2]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[31]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[32]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[33]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[34]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[35]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[36]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[37]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[38]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[39]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[40]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[41]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[42]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[43]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[44]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[45]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[46]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[47]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[48]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[49]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[50]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[51]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[52]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[53]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[54]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[55]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[56]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[57]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[58]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[59]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[60]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[61]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[62]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[63]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[64]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[65]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[66]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[67]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[68]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[69]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[70]}]  \
  [get_cells {uart_command_accumulator_output_data_reg[71]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[3]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[4]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[5]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[6]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[7]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[8]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[9]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[10]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[11]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[12]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[13]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[14]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[15]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[16]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[17]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[18]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[19]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[20]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[21]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[22]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[23]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[24]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[25]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[26]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[27]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[28]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[29]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[30]}]  \
  [get_cells {uart_command_accumulator_output_index_reg[31]}]  \
  [get_cells uart_command_accumulator_reset_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_state_reg[0]}]  \
  [get_cells {uart_command_accumulator_state_reg[1]}]  \
  [get_cells {uart_command_accumulator_state_reg[2]}]  \
  [get_cells uart_command_accumulator_timeout_alarm_reg]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[0]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[1]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[2]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[3]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[4]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[5]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[6]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[7]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[8]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[9]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[10]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[11]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[12]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[13]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[14]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[15]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[16]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[17]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[18]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[19]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[20]}]  \
  [get_cells {uart_command_accumulator_timeout_count_reg[21]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[0]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[1]}]  \
  [get_cells {host_rx_r_Bit_Index_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[0]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[1]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[2]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[3]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[4]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[5]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[6]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[7]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[8]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[9]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[10]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[11]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[12]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[13]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[14]}]  \
  [get_cells {host_rx_r_Clock_Count_reg[15]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[0]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[1]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[2]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[3]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[4]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[5]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[6]}]  \
  [get_cells {host_rx_r_Rx_Byte_reg[7]}]  \
  [get_cells host_rx_r_Rx_DV_reg]  \
  [get_cells host_rx_r_Rx_Data_R_reg]  \
  [get_cells host_rx_r_Rx_Data_reg]  \
  [get_cells {host_rx_r_SM_Main_reg[0]}]  \
  [get_cells {host_rx_r_SM_Main_reg[1]}]  \
  [get_cells {host_rx_r_SM_Main_reg[2]}] ]
group_path -weight 1.000000 -name I2O -from [list \
  [get_ports clk]  \
  [get_ports reset]  \
  [get_ports host_uart_rx]  \
  [get_ports ble_uart_rx]  \
  [get_ports ble_side]  \
  [get_ports i_SPI_MISO] ] -to [list \
  [get_ports host_uart_tx]  \
  [get_ports ble_uart_tx]  \
  [get_ports o_SPI_Clk]  \
  [get_ports o_SPI_MOSI]  \
  [get_ports o_SPI_CS_n] ]
set_clock_gating_check -setup 0.0 
