{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491655296893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491655296898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:41:36 2017 " "Processing started: Sat Apr 08 20:41:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491655296898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655296898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655296898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491655297181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491655297181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT10-behav " "Found design unit 1: CNT10-behav" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307084 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Found entity 1: CNT10" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTCTL-behav " "Found design unit 1: TESTCTL-behav" {  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307085 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTCTL " "Found entity 1: TESTCTL" {  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQTEST-struc " "Found design unit 1: FREQTEST-struc" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307086 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQTEST " "Found entity 1: FREQTEST" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg24b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg24b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG24B-behav " "Found design unit 1: REG24B-behav" {  } { { "REG24B.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/REG24B.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307087 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG24B " "Found entity 1: REG24B" {  } { { "REG24B.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/REG24B.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG8-behav " "Found design unit 1: SEG8-behav" {  } { { "SEG8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/SEG8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307088 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG8 " "Found entity 1: SEG8" {  } { { "SEG8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/SEG8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ-behav " "Found design unit 1: DIVFREQ-behav" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307089 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ " "Found entity 1: DIVFREQ" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER3TO8-behav " "Found design unit 1: DECODER3TO8-behav" {  } { { "DECODER3TO8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DECODER3TO8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307090 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER3TO8 " "Found entity 1: DECODER3TO8" {  } { { "DECODER3TO8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DECODER3TO8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDCTRL-behav " "Found design unit 1: LEDCTRL-behav" {  } { { "LEDCTRL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/LEDCTRL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307091 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDCTRL " "Found entity 1: LEDCTRL" {  } { { "LEDCTRL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/LEDCTRL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655307091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655307091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQTEST " "Elaborating entity \"FREQTEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491655307121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ DIVFREQ:U0 " "Elaborating entity \"DIVFREQ\" for hierarchy \"DIVFREQ:U0\"" {  } { { "FREQTEST.vhd" "U0" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTCTL TESTCTL:U1 " "Elaborating entity \"TESTCTL\" for hierarchy \"TESTCTL:U1\"" {  } { { "FREQTEST.vhd" "U1" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG24B REG24B:U2 " "Elaborating entity \"REG24B\" for hierarchy \"REG24B:U2\"" {  } { { "FREQTEST.vhd" "U2" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT10 CNT10:U3 " "Elaborating entity \"CNT10\" for hierarchy \"CNT10:U3\"" {  } { { "FREQTEST.vhd" "U3" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDCTRL LEDCTRL:U9 " "Elaborating entity \"LEDCTRL\" for hierarchy \"LEDCTRL:U9\"" {  } { { "FREQTEST.vhd" "U9" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER3TO8 DECODER3TO8:U10 " "Elaborating entity \"DECODER3TO8\" for hierarchy \"DECODER3TO8:U10\"" {  } { { "FREQTEST.vhd" "U10" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG8 SEG8:U11 " "Elaborating entity \"SEG8\" for hierarchy \"SEG8:U11\"" {  } { { "FREQTEST.vhd" "U11" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655307142 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491655307637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DUAN\[7\] VCC " "Pin \"DUAN\[7\]\" is stuck at VCC" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491655307722 "|FREQTEST|DUAN[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491655307722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491655307816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491655308494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655308494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSIN " "No output dependent on input pin \"FSIN\"" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491655308543 "|FREQTEST|FSIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491655308543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491655308543 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491655308543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491655308543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491655308543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491655308572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 20:41:48 2017 " "Processing ended: Sat Apr 08 20:41:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491655308572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491655308572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491655308572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655308572 ""}
