Release 10.1.02 - xst K.37 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/prakti01_05_pong/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: entity_pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "entity_pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "entity_pong"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : entity_pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : entity_pong.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pongtypes.vhd" in Library work.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_ball.vhd" in Library work.
Architecture architecture_ball of Entity entity_ball is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_paddle.vhd" in Library work.
Architecture architecture_paddle of Entity entity_paddle is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_border.vhd" in Library work.
Architecture architecture_border of Entity entity_border is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/number.vhd" in Library work.
Entity <entity_number> compiled.
Entity <entity_number> (Architecture <architecture_number>) compiled.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" in Library work.
Entity <entity_ponglogic> compiled.
Entity <entity_ponglogic> (Architecture <architecture_ponglogic>) compiled.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/signalgenerator.vhd" in Library work.
Architecture architecture_signalgenerator of Entity entity_signalgenerator is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pixelgenerator.vhd" in Library work.
Architecture architecture_pixelgenerator of Entity entity_pixelgenerator is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/colourresolver.vhd" in Library work.
Architecture architecture_colourresolver of Entity entity_colourresolver is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pong.vhd" in Library work.
Architecture architecture_pong of Entity entity_pong is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <entity_pong> in library <work> (architecture <architecture_pong>).

Analyzing hierarchy for entity <entity_ponglogic> in library <work> (architecture <architecture_ponglogic>).

Analyzing hierarchy for entity <entity_signalgenerator> in library <work> (architecture <architecture_signalgenerator>).

Analyzing hierarchy for entity <entity_pixelgenerator> in library <work> (architecture <architecture_pixelgenerator>).

Analyzing hierarchy for entity <entity_colourresolver> in library <work> (architecture <architecture_colourresolver>).

Analyzing hierarchy for entity <entity_ball> in library <work> (architecture <architecture_ball>).

Analyzing hierarchy for entity <entity_paddle> in library <work> (architecture <architecture_paddle>).

Analyzing hierarchy for entity <entity_border> in library <work> (architecture <architecture_border>).

Analyzing hierarchy for entity <entity_number> in library <work> (architecture <architecture_number>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <entity_pong> in library <work> (Architecture <architecture_pong>).
Entity <entity_pong> analyzed. Unit <entity_pong> generated.

Analyzing Entity <entity_ponglogic> in library <work> (Architecture <architecture_ponglogic>).
Entity <entity_ponglogic> analyzed. Unit <entity_ponglogic> generated.

Analyzing Entity <entity_signalgenerator> in library <work> (Architecture <architecture_signalgenerator>).
Entity <entity_signalgenerator> analyzed. Unit <entity_signalgenerator> generated.

Analyzing Entity <entity_pixelgenerator> in library <work> (Architecture <architecture_pixelgenerator>).
Entity <entity_pixelgenerator> analyzed. Unit <entity_pixelgenerator> generated.

Analyzing Entity <entity_ball> in library <work> (Architecture <architecture_ball>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_ball.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ball_position.x>, <ball_radius>, <ball_position.y>, <ball_colour_in.red>, <ball_colour_in.green>, <ball_colour_in.blue>
Entity <entity_ball> analyzed. Unit <entity_ball> generated.

Analyzing Entity <entity_paddle> in library <work> (Architecture <architecture_paddle>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_paddle.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <paddle_position.x>, <paddle_dimension.width>, <paddle_position.y>, <paddle_dimension.height>, <paddle_colour_in.red>, <paddle_colour_in.green>, <paddle_colour_in.blue>
Entity <entity_paddle> analyzed. Unit <entity_paddle> generated.

Analyzing Entity <entity_border> in library <work> (Architecture <architecture_border>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_border.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <border_width>, <border_colour_in.red>, <border_colour_in.green>, <border_colour_in.blue>
Entity <entity_border> analyzed. Unit <entity_border> generated.

Analyzing Entity <entity_number> in library <work> (Architecture <architecture_number>).
WARNING:Xst:819 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/number.vhd" line 157: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <number_score_in>, <number_start_x_in>, <number_start_y_in>
Entity <entity_number> analyzed. Unit <entity_number> generated.

Analyzing Entity <entity_colourresolver> in library <work> (Architecture <architecture_colourresolver>).
Entity <entity_colourresolver> analyzed. Unit <entity_colourresolver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <entity_ponglogic>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd".
WARNING:Xst:653 - Signal <paddle_position.x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000101.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 57: The result of a 4x4-bit multiplication is partially used. Only the 7 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 57: The result of a 4x5-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 57: The result of a 4x4-bit multiplication is partially used. Only the 7 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x3-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x4-bit multiplication is partially used. Only the 7 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x3-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/ponglogic.vhd" line 58: The result of a 4x3-bit multiplication is partially used. Only the 6 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4x5-bit multiplier for signal <$mult0000> created at line 57.
    Found 4x4-bit multiplier for signal <$mult0002> created at line 57.
    Found 4x4-bit multiplier for signal <$mult0003> created at line 57.
    Found 4x4-bit multiplier for signal <$mult0004> created at line 58.
    Found 4x3-bit multiplier for signal <$mult0005> created at line 58.
    Found 9-bit adder for signal <add0000$addsub0000> created at line 57.
    Found 9-bit subtractor for signal <add0000$addsub0001> created at line 57.
    Found 9-bit adder carry out for signal <add0000$addsub0002> created at line 57.
    Found 8-bit adder for signal <add0001$addsub0000> created at line 58.
    Found 8-bit adder carry out for signal <add0001$addsub0001> created at line 58.
    Found 32-bit register for signal <ball_position.x>.
    Found 32-bit adder for signal <ball_position.x$addsub0000> created at line 115.
    Found 32-bit comparator greater for signal <ball_position.x$cmp_gt0000> created at line 99.
    Found 32-bit comparator less for signal <ball_position.x$cmp_lt0000> created at line 93.
    Found 32-bit 4-to-1 multiplexer for signal <ball_position.x$mux0001>.
    Found 11-bit subtractor for signal <ball_position.x$sub0000> created at line 57.
    Found 32-bit register for signal <ball_position.y>.
    Found 11-bit adder for signal <ball_position.y$add0000> created at line 58.
    Found 32-bit adder for signal <ball_position.y$addsub0000> created at line 171.
    Found 32-bit comparator greatequal for signal <ball_position.y$cmp_ge0000> created at line 146.
    Found 32-bit comparator less for signal <ball_position.y$cmp_lt0000> created at line 156.
    Found 4x3-bit multiplier for signal <ball_position.y$mult0000> created at line 58.
    Found 10-bit subtractor for signal <ball_position.y$sub0000> created at line 58.
    Found 32-bit register for signal <ball_vector.x>.
    Found 32-bit comparator lessequal for signal <ball_vector.x$cmp_le0000> created at line 99.
    Found 32-bit adder for signal <ball_vector.x$mux0000> created at line 108.
    Found 32-bit register for signal <ball_vector.y>.
    Found 32-bit comparator greatequal for signal <ball_vector.y$cmp_ge0000> created at line 156.
    Found 32-bit comparator less for signal <ball_vector.y$cmp_lt0000> created at line 146.
    Found 32-bit adder for signal <ball_vector.y$mux0000> created at line 163.
    Found 1-bit register for signal <game_over>.
    Found 32-bit comparator greatequal for signal <game_over$cmp_ge0000> created at line 93.
    Found 32-bit comparator greater for signal <game_over$cmp_gt0000> created at line 67.
    Found 4x4-bit multiplier for signal <mult0001$mult0000> created at line 57.
    Found 4x3-bit multiplier for signal <mult0006$mult0000> created at line 58.
    Found 32-bit down counter for signal <paddle_position.y>.
    Found 32-bit subtractor for signal <paddle_position.y$addsub0000> created at line 179.
    Found 32-bit adder for signal <paddle_position.y$addsub0001> created at line 186.
    Found 32-bit comparator greatequal for signal <paddle_position.y$cmp_ge0000> created at line 178.
    Found 32-bit comparator less for signal <paddle_position.y$cmp_lt0000> created at line 185.
    Found 32-bit comparator less for signal <paddle_position.y$cmp_lt0001> created at line 178.
    Found 32-bit 4-to-1 multiplexer for signal <paddle_position.y$mux0000>.
    Found 16-bit register for signal <points>.
    Found 32-bit adder for signal <points_0$add0000> created at line 119.
    Found 32-bit adder for signal <points_0$add0001> created at line 119.
    Found 4-bit adder for signal <points_0$addsub0000> created at line 81.
    Found 4-bit adder for signal <points_0$addsub0001> created at line 134.
    Found 32-bit comparator greatequal for signal <points_0$cmp_ge0000> created at line 67.
    Found 32-bit comparator greatequal for signal <points_0$cmp_ge0001> created at line 119.
    Found 32-bit comparator greater for signal <points_0$cmp_gt0000> created at line 119.
    Found 32-bit comparator lessequal for signal <points_0$cmp_le0000> created at line 67.
    Found 32-bit comparator lessequal for signal <points_0$cmp_le0001> created at line 119.
    Found 32-bit comparator less for signal <points_0$cmp_lt0000> created at line 119.
    Found 32-bit subtractor for signal <points_0$sub0000> created at line 119.
    Found 4-bit adder for signal <points_1$addsub0000> created at line 85.
    Found 4-bit adder for signal <points_1$addsub0001> created at line 138.
    Found 4-bit adder for signal <points_2$addsub0000> created at line 89.
    Found 4-bit adder for signal <points_2$addsub0001> created at line 142.
    Found 32-bit adder for signal <points_3$add0000> created at line 67.
    Found 32-bit adder for signal <points_3$add0001> created at line 67.
    Found 4-bit adder for signal <points_3$addsub0000> created at line 93.
    Found 4-bit adder for signal <points_3$addsub0001> created at line 146.
    Found 32-bit comparator greater for signal <points_3$cmp_gt0000> created at line 67.
    Found 32-bit comparator less for signal <points_3$cmp_lt0000> created at line 67.
    Found 32-bit subtractor for signal <points_3$sub0000> created at line 67.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred  28 Adder/Subtractor(s).
	inferred   8 Multiplier(s).
	inferred  20 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <entity_ponglogic> synthesized.


Synthesizing Unit <entity_signalgenerator>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/signalgenerator.vhd".
    Found 10-bit register for signal <siggen_pos_x>.
    Found 9-bit register for signal <siggen_pos_y>.
    Found 1-bit register for signal <siggen_vsync>.
    Found 1-bit register for signal <siggen_hsync>.
    Found 10-bit up counter for signal <hsync_counter>.
    Found 10-bit comparator greater for signal <siggen_hsync$cmp_gt0000> created at line 62.
    Found 10-bit comparator lessequal for signal <siggen_hsync$cmp_le0000> created at line 62.
    Found 10-bit comparator lessequal for signal <siggen_pos_x$cmp_le0000> created at line 49.
    Found 10-bit comparator lessequal for signal <siggen_pos_y$cmp_le0000> created at line 55.
    Found 10-bit comparator greater for signal <siggen_vsync$cmp_gt0000> created at line 68.
    Found 10-bit comparator lessequal for signal <siggen_vsync$cmp_le0000> created at line 68.
    Found 10-bit up counter for signal <vsync_counter>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <entity_signalgenerator> synthesized.


Synthesizing Unit <entity_colourresolver>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/colourresolver.vhd".
    Found 4-bit register for signal <rslv_colour_green>.
    Found 4-bit register for signal <rslv_colour_blue>.
    Found 4-bit register for signal <rslv_colour_red>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <entity_colourresolver> synthesized.


Synthesizing Unit <entity_ball>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_ball.vhd".
    Found 32-bit adder for signal <ball_colour_out.red$add0000> created at line 34.
    Found 32-bit adder for signal <ball_colour_out.red$add0001> created at line 34.
    Found 32-bit comparator greatequal for signal <ball_colour_out.red$cmp_ge0000> created at line 34.
    Found 32-bit comparator greatequal for signal <ball_colour_out.red$cmp_ge0001> created at line 34.
    Found 32-bit comparator lessequal for signal <ball_colour_out.red$cmp_le0000> created at line 34.
    Found 32-bit comparator lessequal for signal <ball_colour_out.red$cmp_le0001> created at line 34.
    Found 32-bit subtractor for signal <ball_colour_out.red$sub0000> created at line 34.
    Found 32-bit subtractor for signal <ball_colour_out.red$sub0001> created at line 34.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <entity_ball> synthesized.


Synthesizing Unit <entity_paddle>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_paddle.vhd".
    Found 32-bit adder for signal <paddle_colour_out.red$add0000> created at line 32.
    Found 32-bit adder for signal <paddle_colour_out.red$add0001> created at line 32.
    Found 32-bit comparator greatequal for signal <paddle_colour_out.red$cmp_ge0000> created at line 32.
    Found 32-bit comparator greatequal for signal <paddle_colour_out.red$cmp_ge0001> created at line 32.
    Found 32-bit comparator less for signal <paddle_colour_out.red$cmp_lt0000> created at line 32.
    Found 32-bit comparator less for signal <paddle_colour_out.red$cmp_lt0001> created at line 32.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <entity_paddle> synthesized.


Synthesizing Unit <entity_border>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/disp_border.vhd".
    Found 32-bit adder for signal <border_colour_out.green$add0000> created at line 35.
    Found 32-bit comparator greater for signal <border_colour_out.green$cmp_gt0000> created at line 35.
    Found 32-bit comparator greater for signal <border_colour_out.green$cmp_gt0001> created at line 35.
    Found 32-bit comparator less for signal <border_colour_out.green$cmp_lt0000> created at line 35.
    Found 32-bit adder for signal <border_colour_out.green$sub0000> created at line 35.
    Found 32-bit adder for signal <border_colour_out.green$sub0001> created at line 35.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <entity_border> synthesized.


Synthesizing Unit <entity_number>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/number.vhd".
    Found 8x32-bit ROM for signal <$rom0000>.
    Found 16x56-bit ROM for signal <number_score_in_0$rom0000>.
    Found 8x32-bit ROM for signal <$rom0001>.
    Found 16x56-bit ROM for signal <number_score_in_1$rom0000>.
    Found 8x32-bit ROM for signal <$rom0002>.
    Found 16x56-bit ROM for signal <number_score_in_2$rom0000>.
    Found 8x32-bit ROM for signal <$rom0003>.
    Found 16x56-bit ROM for signal <number_score_in_3$rom0000>.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0000> created at line 195.
    Found 1-bit 8-to-1 multiplexer for signal <num$mux0001> created at line 195.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0002> created at line 195.
    Found 1-bit 8-to-1 multiplexer for signal <num$mux0003> created at line 195.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0004> created at line 195.
    Found 1-bit 8-to-1 multiplexer for signal <num$mux0005> created at line 195.
    Found 8-bit 12-to-1 multiplexer for signal <num$mux0006> created at line 195.
    Found 1-bit 8-to-1 multiplexer for signal <num$mux0007> created at line 195.
    Found 10-bit subtractor for signal <num$sub0000> created at line 195.
    Found 11-bit subtractor for signal <num$sub0001> created at line 195.
    Found 10-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0000> created at line 194.
    Found 9-bit comparator greatequal for signal <number_colour_out.blue$cmp_ge0001> created at line 194.
    Found 10-bit comparator less for signal <number_colour_out.blue$cmp_lt0000> created at line 194.
    Found 9-bit comparator less for signal <number_colour_out.blue$cmp_lt0001> created at line 194.
    Summary:
	inferred   8 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <entity_number> synthesized.


Synthesizing Unit <entity_pixelgenerator>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pixelgenerator.vhd".
Unit <entity_pixelgenerator> synthesized.


Synthesizing Unit <entity_pong>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/05/files/pong.vhd".
    Found 4-bit register for signal <final_colour.blue>.
    Found 4-bit register for signal <final_colour.green>.
    Found 4-bit register for signal <final_colour.red>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <entity_pong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x56-bit ROM                                         : 4
 8x32-bit ROM                                          : 4
# Multipliers                                          : 8
 4x3-bit multiplier                                    : 3
 4x4-bit multiplier                                    : 4
 4x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 39
 10-bit subtractor                                     : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 32-bit adder                                          : 16
 32-bit subtractor                                     : 5
 4-bit adder                                           : 8
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit down counter                                   : 1
# Registers                                            : 19
 1-bit register                                        : 3
 10-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 10
 9-bit register                                        : 1
# Comparators                                          : 41
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 4
 32-bit comparator greatequal                          : 10
 32-bit comparator greater                             : 6
 32-bit comparator less                                : 10
 32-bit comparator lessequal                           : 5
 9-bit comparator greatequal                           : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 7
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 8-bit 12-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

