#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_8__   TYPE_4__ ;
typedef  struct TYPE_7__   TYPE_3__ ;
typedef  struct TYPE_6__   TYPE_2__ ;
typedef  struct TYPE_5__   TYPE_1__ ;

/* Type definitions */
typedef  int uint64_t ;
typedef  int /*<<< orphan*/  uint32_t ;
struct TYPE_8__ {int address_lo_32b; } ;
struct TYPE_7__ {int /*<<< orphan*/  int_sel; int /*<<< orphan*/  data_sel; } ;
struct TYPE_6__ {int tcl1_action_ena; int tc_action_ena; int /*<<< orphan*/  cache_policy; int /*<<< orphan*/  event_index; int /*<<< orphan*/  event_type; } ;
struct TYPE_5__ {int /*<<< orphan*/  u32All; } ;
struct pm4_mec_release_mem {scalar_t__ data_lo; int /*<<< orphan*/  address_hi; TYPE_4__ bitfields4; TYPE_3__ bitfields3; TYPE_2__ bitfields2; TYPE_1__ header; } ;

/* Variables and functions */
 int /*<<< orphan*/  CACHE_FLUSH_AND_INV_TS_EVENT ; 
 int /*<<< orphan*/  IT_RELEASE_MEM ; 
 int /*<<< orphan*/  WARN_ON (int) ; 
 int /*<<< orphan*/  cache_policy__mec_release_mem__lru ; 
 int /*<<< orphan*/  data_sel__mec_release_mem__send_32_bit_low ; 
 int /*<<< orphan*/  event_index__mec_release_mem__end_of_pipe ; 
 int /*<<< orphan*/  int_sel__mec_release_mem__send_interrupt_after_write_confirm ; 
 int /*<<< orphan*/  memset (int /*<<< orphan*/ *,int /*<<< orphan*/ ,int) ; 
 int /*<<< orphan*/  pm_build_pm4_header (int /*<<< orphan*/ ,int) ; 
 int /*<<< orphan*/  upper_32_bits (int) ; 

__attribute__((used)) static int pm_release_mem_v10(uint64_t gpu_addr, uint32_t *buffer)
{
	struct pm4_mec_release_mem *packet;

	WARN_ON(!buffer);

	packet = (struct pm4_mec_release_mem *)buffer;
	memset(buffer, 0, sizeof(struct pm4_mec_release_mem));

	packet->header.u32All = pm_build_pm4_header(IT_RELEASE_MEM,
					sizeof(struct pm4_mec_release_mem));

	packet->bitfields2.event_type = CACHE_FLUSH_AND_INV_TS_EVENT;
	packet->bitfields2.event_index = event_index__mec_release_mem__end_of_pipe;
	packet->bitfields2.tcl1_action_ena = 1;
	packet->bitfields2.tc_action_ena = 1;
	packet->bitfields2.cache_policy = cache_policy__mec_release_mem__lru;

	packet->bitfields3.data_sel = data_sel__mec_release_mem__send_32_bit_low;
	packet->bitfields3.int_sel =
		int_sel__mec_release_mem__send_interrupt_after_write_confirm;

	packet->bitfields4.address_lo_32b = (gpu_addr & 0xffffffff) >> 2;
	packet->address_hi = upper_32_bits(gpu_addr);

	packet->data_lo = 0;

	return sizeof(struct pm4_mec_release_mem) / sizeof(unsigned int);
}