
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093600                       # Number of seconds simulated
sim_ticks                                 93600445000                       # Number of ticks simulated
final_tick                                93600445000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1114829                       # Simulator instruction rate (inst/s)
host_op_rate                                  1835589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2340192007                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_seconds                                    40.00                       # Real time elapsed on the host
sim_insts                                    44589711                       # Number of instructions simulated
sim_ops                                      73417858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1244288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1266944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1036928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1036928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            19442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             242050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13293612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13535662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        242050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           242050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11078238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11078238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11078238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            242050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13293612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             24613900                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877750                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187200890                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589711                       # Number of instructions committed
system.cpu.committedOps                      73417858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895934                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895934                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691607                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686401                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636615                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694285                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187200890                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543769     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.085537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.591702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.085537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434012                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839019                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5806309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5806309                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26645328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26645328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26645328                       # number of overall hits
system.cpu.dcache.overall_hits::total        26645328                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10232                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        48963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        48963                       # number of overall misses
system.cpu.dcache.overall_misses::total         48963                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5575680000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5575680000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1394850000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1394850000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6970530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6970530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6970530000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6970530000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694291                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001759                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001834                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 143959.102528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 143959.102528                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 136322.322127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 136322.322127                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 142363.213038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 142363.213038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 142363.213038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 142363.213038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43420                       # number of writebacks
system.cpu.dcache.writebacks::total             43420                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38731                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        10232                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10232                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        48963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        48963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48963                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5536949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5536949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1384618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1384618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6921567000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6921567000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6921567000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6921567000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001834                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 142959.102528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 142959.102528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 135322.322127                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 135322.322127                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 141363.213038                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 141363.213038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 141363.213038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 141363.213038                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44918                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.279611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169256.785311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.279611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916548                       # number of overall hits
system.cpu.icache.overall_hits::total        59916548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68044000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68044000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68044000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68044000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68044000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68044000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 192214.689266                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 192214.689266                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 192214.689266                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 192214.689266                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 192214.689266                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 192214.689266                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     67690000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67690000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     67690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     67690000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67690000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 191214.689266                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 191214.689266                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 191214.689266                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 191214.689266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 191214.689266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 191214.689266                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.902512                       # Cycle average of tags in use
system.l2.tags.total_refs                       94281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.898325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.401674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.805813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2007.695025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986281                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    778433                       # Number of tag accesses
system.l2.tags.data_accesses                   778433                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43420                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              3533                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3533                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   258                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21365                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21623                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21623                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21623                       # number of overall hits
system.l2.overall_hits::total                   21623                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17366                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23807                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24161                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23807                       # number of overall misses
system.l2.overall_misses::total                 24161                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1329463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1329463500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     67157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67157000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5254519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5254519500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      67157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6583983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6651140000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     67157000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6583983000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6651140000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          3533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3533                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45784                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45784                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961487                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448375                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527717                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527717                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 206406.380997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 206406.380997                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 189709.039548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 189709.039548                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 302575.118047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 302575.118047                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 189709.039548                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 276556.601000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 275284.135590                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 189709.039548                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 276556.601000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 275284.135590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21471                       # number of writebacks
system.l2.writebacks::total                     21471                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17366                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24161                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1265053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1265053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     63617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5080859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5080859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     63617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6345913000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6409530000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     63617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6345913000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6409530000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448375                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527717                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 196406.380997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 196406.380997                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 179709.039548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 179709.039548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 292575.118047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 292575.118047                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 179709.039548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 266556.601000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 265284.135590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 179709.039548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 266556.601000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 265284.135590                       # average overall mshr miss latency
system.l2.replacements                          22137                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2014.727202                       # Cycle average of tags in use
system.l3.tags.total_refs                       45690                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     39183                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.166067                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1229.191959                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          7.961354                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        777.573888                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.600191                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.003887                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.379675                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.983754                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1925                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    131191                       # Number of tag accesses
system.l3.tags.data_accesses                   131191                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21471                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21471                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 36                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           4329                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              4329                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  4365                       # number of demand (read+write) hits
system.l3.demand_hits::total                     4365                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 4365                       # number of overall hits
system.l3.overall_hits::total                    4365                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6405                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6405                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13037                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           13391                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               19442                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19796                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              19442                       # number of overall misses
system.l3.overall_misses::total                 19796                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1193824500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1193824500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     59723000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   4807364499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4867087499                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      59723000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6001188999                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6060911999                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     59723000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6001188999                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6060911999                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21471                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21471                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17366                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17720                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23807                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24161                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23807                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24161                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994411                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994411                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.750720                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.755700                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.816651                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.819337                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.816651                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.819337                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 186389.461358                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 186389.461358                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 168709.039548                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 368747.756309                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 363459.599656                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 168709.039548                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 308671.381494                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 306168.518842                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 168709.039548                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 308671.381494                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 306168.518842                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                16202                       # number of writebacks
system.l3.writebacks::total                     16202                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          314                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           314                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6405                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6405                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13037                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        13391                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          19442                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19796                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         19442                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19796                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1129774500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1129774500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     56183000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   4676994499                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4733177499                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     56183000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5806768999                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5862951999                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     56183000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5806768999                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5862951999                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994411                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994411                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.750720                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.755700                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.816651                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.819337                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.816651                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.819337                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 176389.461358                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 176389.461358                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 158709.039548                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 358747.756309                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 353459.599656                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 158709.039548                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 298671.381494                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 296168.518842                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 158709.039548                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 298671.381494                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 296168.518842                       # average overall mshr miss latency
system.l3.replacements                          37135                       # number of replacements
system.membus.snoop_filter.tot_requests         38069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        18273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13391                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16202                       # Transaction distribution
system.membus.trans_dist::CleanEvict              322                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6405                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13391                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        56116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        56116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2303872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19796                       # Request fanout histogram
system.membus.reqLayer2.occupancy           102975500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98985500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        94281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        48497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4181                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3533                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       142844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5686400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5712000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43062                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1374144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.207873                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  88198     95.47%     95.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4181      4.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90606500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69911500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46021                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          20925                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        20925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93600445000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17720                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        37673                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           21305                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17720                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70165                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2920448                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           37135                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1036928                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            61313                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.341282                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.474144                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  40388     65.87%     65.87% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  20925     34.13%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              61313                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44489983                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36241516                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
