

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Sat Nov 18 16:01:13 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.276 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.800 ns|  2.800 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_104 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_105 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_106 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_107 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read10106 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read10106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read9105 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read9105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read8104 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read8104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read7103 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read7103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read6102 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read6102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read5101 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read5101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read4100 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read4100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read399 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read298 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read197 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read96 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln864 = zext i9 %p_read96"   --->   Operation 18 'zext' 'zext_ln864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln864_180 = zext i9 %p_read96"   --->   Operation 19 'zext' 'zext_ln864_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.46ns)   --->   "%mul_ln864 = mul i15 %zext_ln864_180, i15 47"   --->   Operation 20 'mul' 'mul_ln864' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read96, i6 0"   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln864_181 = zext i15 %shl_ln"   --->   Operation 23 'zext' 'zext_ln864_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln864 = add i16 %zext_ln864_181, i16 %zext_ln864"   --->   Operation 24 'add' 'add_ln864' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln864, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 25 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.46ns)   --->   "%r_V = mul i16 %zext_ln864, i16 65486"   --->   Operation 26 'mul' 'r_V' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15"   --->   Operation 27 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.46ns)   --->   "%mul_ln864_88 = mul i16 %zext_ln864, i16 77"   --->   Operation 28 'mul' 'mul_ln864_88' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln17_121 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %mul_ln864_88, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 29 'partselect' 'trunc_ln17_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.46ns)   --->   "%mul_ln864_89 = mul i15 %zext_ln864_180, i15 44"   --->   Operation 30 'mul' 'mul_ln864_89' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln17_122 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_89, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 31 'partselect' 'trunc_ln17_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln17_177 = zext i10 %trunc_ln17_122" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 32 'zext' 'zext_ln17_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln864_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read96, i4 0"   --->   Operation 33 'bitconcatenate' 'shl_ln864_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln864_182 = zext i13 %shl_ln864_s"   --->   Operation 34 'zext' 'zext_ln864_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln864_93 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read96, i1 0"   --->   Operation 35 'bitconcatenate' 'shl_ln864_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln864_183 = zext i10 %shl_ln864_93"   --->   Operation 36 'zext' 'zext_ln864_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.75ns)   --->   "%add_ln864_48 = add i14 %zext_ln864_182, i14 %zext_ln864_183"   --->   Operation 37 'add' 'add_ln864_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln17_123 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_48, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 38 'partselect' 'trunc_ln17_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln17_178 = zext i9 %trunc_ln17_123" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 39 'zext' 'zext_ln17_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.46ns)   --->   "%mul_ln864_90 = mul i15 %zext_ln864_180, i15 54"   --->   Operation 40 'mul' 'mul_ln864_90' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln17_124 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_90, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 41 'partselect' 'trunc_ln17_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln17_179 = zext i10 %trunc_ln17_124" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 42 'zext' 'zext_ln17_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.46ns)   --->   "%r_V_199 = mul i15 %zext_ln864_180, i15 32746"   --->   Operation 43 'mul' 'r_V_199' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_199, i32 5, i32 14"   --->   Operation 44 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i10 %trunc_ln864_s" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 45 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i9 %p_read197"   --->   Operation 46 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1319_191 = zext i9 %p_read197"   --->   Operation 47 'zext' 'zext_ln1319_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read197, i6 0"   --->   Operation 48 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1319_192 = zext i15 %shl_ln3"   --->   Operation 49 'zext' 'zext_ln1319_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read197, i2 0"   --->   Operation 50 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1319_193 = zext i11 %shl_ln1319_s"   --->   Operation 51 'zext' 'zext_ln1319_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%r_V_200 = sub i16 %zext_ln1319_193, i16 %zext_ln1319_192"   --->   Operation 52 'sub' 'r_V_200' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln864_237 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_200, i32 5, i32 15"   --->   Operation 53 'partselect' 'trunc_ln864_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln864_95 = sext i11 %trunc_ln864_237"   --->   Operation 54 'sext' 'sext_ln864_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln864_94 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read197, i5 0"   --->   Operation 55 'bitconcatenate' 'shl_ln864_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln864_184 = zext i14 %shl_ln864_94"   --->   Operation 56 'zext' 'zext_ln864_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln864_95 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read197, i1 0"   --->   Operation 57 'bitconcatenate' 'shl_ln864_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln864_185 = zext i10 %shl_ln864_95"   --->   Operation 58 'zext' 'zext_ln864_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%add_ln864_49 = add i15 %zext_ln864_184, i15 %zext_ln864_185"   --->   Operation 59 'add' 'add_ln864_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln17_125 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_49, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 60 'partselect' 'trunc_ln17_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.46ns)   --->   "%r_V_201 = mul i15 %zext_ln1319_191, i15 32739"   --->   Operation 61 'mul' 'r_V_201' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln864_238 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_201, i32 5, i32 14"   --->   Operation 62 'partselect' 'trunc_ln864_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln864_96 = sext i10 %trunc_ln864_238"   --->   Operation 63 'sext' 'sext_ln864_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.46ns)   --->   "%mul_ln864_91 = mul i15 %zext_ln1319_191, i15 35"   --->   Operation 64 'mul' 'mul_ln864_91' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln17_126 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_91, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 65 'partselect' 'trunc_ln17_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17_180 = zext i10 %trunc_ln17_126" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 66 'zext' 'zext_ln17_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.46ns)   --->   "%r_V_202 = mul i16 %zext_ln1319, i16 65493"   --->   Operation 67 'mul' 'r_V_202' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln864_239 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_202, i32 5, i32 15"   --->   Operation 68 'partselect' 'trunc_ln864_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.46ns)   --->   "%r_V_203 = mul i15 %zext_ln1319_191, i15 32749"   --->   Operation 69 'mul' 'r_V_203' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln864_240 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_203, i32 5, i32 14"   --->   Operation 70 'partselect' 'trunc_ln864_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i10 %trunc_ln864_240" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 71 'sext' 'sext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln864_186 = zext i9 %p_read298"   --->   Operation 72 'zext' 'zext_ln864_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln864_96 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read298, i5 0"   --->   Operation 73 'bitconcatenate' 'shl_ln864_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln864_187 = zext i14 %shl_ln864_96"   --->   Operation 74 'zext' 'zext_ln864_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln864_97 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read298, i3 0"   --->   Operation 75 'bitconcatenate' 'shl_ln864_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln864_188 = zext i12 %shl_ln864_97"   --->   Operation 76 'zext' 'zext_ln864_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.76ns)   --->   "%sub_ln864 = sub i15 %zext_ln864_187, i15 %zext_ln864_188"   --->   Operation 77 'sub' 'sub_ln864' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln864_241 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864, i32 5, i32 14"   --->   Operation 78 'partselect' 'trunc_ln864_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i10 %trunc_ln864_241" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 79 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln17_181 = zext i11 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 80 'zext' 'zext_ln17_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1319_194 = zext i9 %p_read298"   --->   Operation 81 'zext' 'zext_ln1319_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.76ns)   --->   "%sub_ln1319 = sub i15 0, i15 %zext_ln864_187"   --->   Operation 82 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i15 %sub_ln1319"   --->   Operation 83 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1319_195 = zext i12 %shl_ln864_97"   --->   Operation 84 'zext' 'zext_ln1319_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.77ns)   --->   "%r_V_204 = sub i16 %sext_ln1319, i16 %zext_ln1319_195"   --->   Operation 85 'sub' 'r_V_204' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln864_242 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_204, i32 5, i32 15"   --->   Operation 86 'partselect' 'trunc_ln864_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln864_97 = sext i11 %trunc_ln864_242"   --->   Operation 87 'sext' 'sext_ln864_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.46ns)   --->   "%mul_ln864_92 = mul i13 %zext_ln864_186, i13 13"   --->   Operation 88 'mul' 'mul_ln864_92' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln17_127 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_92, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 89 'partselect' 'trunc_ln17_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln17_182 = zext i8 %trunc_ln17_127" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 90 'zext' 'zext_ln17_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.46ns)   --->   "%r_V_205 = mul i16 %zext_ln1319_194, i16 65489"   --->   Operation 91 'mul' 'r_V_205' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln864_243 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_205, i32 5, i32 15"   --->   Operation 92 'partselect' 'trunc_ln864_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1319_83 = sext i11 %trunc_ln864_243"   --->   Operation 93 'sext' 'sext_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.77ns)   --->   "%r_V_206 = sub i16 %sext_ln1319, i16 %zext_ln1319_194"   --->   Operation 94 'sub' 'r_V_206' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln864_244 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_206, i32 5, i32 15"   --->   Operation 95 'partselect' 'trunc_ln864_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln17_184 = zext i9 %p_read399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 96 'zext' 'zext_ln17_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1319_196 = zext i9 %p_read399"   --->   Operation 97 'zext' 'zext_ln1319_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.46ns)   --->   "%r_V_207 = mul i15 %zext_ln1319_196, i15 32739"   --->   Operation 98 'mul' 'r_V_207' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln864_245 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_207, i32 5, i32 14"   --->   Operation 99 'partselect' 'trunc_ln864_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1319_84 = sext i10 %trunc_ln864_245"   --->   Operation 100 'sext' 'sext_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.46ns)   --->   "%r_V_208 = mul i15 %zext_ln1319_196, i15 32745"   --->   Operation 101 'mul' 'r_V_208' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln864_246 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_208, i32 5, i32 14"   --->   Operation 102 'partselect' 'trunc_ln864_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln864_98 = sext i10 %trunc_ln864_246"   --->   Operation 103 'sext' 'sext_ln864_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln864_98 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read399, i5 0"   --->   Operation 104 'bitconcatenate' 'shl_ln864_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln864_189 = zext i14 %shl_ln864_98"   --->   Operation 105 'zext' 'zext_ln864_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln864_99 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read399, i1 0"   --->   Operation 106 'bitconcatenate' 'shl_ln864_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln864_190 = zext i10 %shl_ln864_99"   --->   Operation 107 'zext' 'zext_ln864_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.76ns)   --->   "%sub_ln864_47 = sub i15 %zext_ln864_189, i15 %zext_ln864_190"   --->   Operation 108 'sub' 'sub_ln864_47' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln864_247 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_47, i32 5, i32 14"   --->   Operation 109 'partselect' 'trunc_ln864_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln17_45 = sext i10 %trunc_ln864_247" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 110 'sext' 'sext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln17_185 = zext i11 %sext_ln17_45" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 111 'zext' 'zext_ln17_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.46ns)   --->   "%mul_ln864_93 = mul i14 %zext_ln17_184, i14 21"   --->   Operation 112 'mul' 'mul_ln864_93' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln17_128 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_93, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 113 'partselect' 'trunc_ln17_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln17_186 = zext i9 %trunc_ln17_128" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'zext' 'zext_ln17_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.46ns)   --->   "%r_V_209 = mul i15 %zext_ln1319_196, i15 32742"   --->   Operation 115 'mul' 'r_V_209' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln864_248 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_209, i32 5, i32 14"   --->   Operation 116 'partselect' 'trunc_ln864_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln70_32 = sext i10 %trunc_ln864_248" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 117 'sext' 'sext_ln70_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln864_191 = zext i9 %p_read4100"   --->   Operation 118 'zext' 'zext_ln864_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.46ns)   --->   "%mul_ln864_94 = mul i14 %zext_ln864_191, i14 23"   --->   Operation 119 'mul' 'mul_ln864_94' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_94, i32 5, i32 13"   --->   Operation 120 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln17_187 = zext i9 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 121 'zext' 'zext_ln17_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln17_188 = zext i9 %mult_V" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 122 'zext' 'zext_ln17_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1319_197 = zext i9 %p_read4100"   --->   Operation 123 'zext' 'zext_ln1319_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1319_198 = zext i9 %p_read4100"   --->   Operation 124 'zext' 'zext_ln1319_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1319_85 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read4100, i5 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1319_199 = zext i14 %shl_ln1319_85"   --->   Operation 126 'zext' 'zext_ln1319_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1319_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read4100, i3 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1319_200 = zext i12 %shl_ln1319_86"   --->   Operation 128 'zext' 'zext_ln1319_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.76ns)   --->   "%r_V_210 = sub i15 %zext_ln1319_200, i15 %zext_ln1319_199"   --->   Operation 129 'sub' 'r_V_210' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln864_249 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_210, i32 5, i32 14"   --->   Operation 130 'partselect' 'trunc_ln864_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1319_85 = sext i10 %trunc_ln864_249"   --->   Operation 131 'sext' 'sext_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.46ns)   --->   "%r_V_211 = mul i15 %zext_ln1319_198, i15 32749"   --->   Operation 132 'mul' 'r_V_211' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln864_250 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_211, i32 5, i32 14"   --->   Operation 133 'partselect' 'trunc_ln864_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln864_99 = sext i10 %trunc_ln864_250"   --->   Operation 134 'sext' 'sext_ln864_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.46ns)   --->   "%mul_ln864_95 = mul i14 %zext_ln864_191, i14 26"   --->   Operation 135 'mul' 'mul_ln864_95' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln17_129 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_95, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 136 'partselect' 'trunc_ln17_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln17_189 = zext i9 %trunc_ln17_129" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 137 'zext' 'zext_ln17_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.46ns)   --->   "%mul_ln864_96 = mul i14 %zext_ln864_191, i14 21"   --->   Operation 138 'mul' 'mul_ln864_96' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln17_130 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_96, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 139 'partselect' 'trunc_ln17_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln17_190 = zext i9 %trunc_ln17_130" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 140 'zext' 'zext_ln17_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.76ns)   --->   "%sub_ln1319_115 = sub i15 0, i15 %zext_ln1319_199"   --->   Operation 141 'sub' 'sub_ln1319_115' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1319_28 = sext i15 %sub_ln1319_115"   --->   Operation 142 'sext' 'sext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.77ns)   --->   "%r_V_212 = sub i16 %sext_ln1319_28, i16 %zext_ln1319_197"   --->   Operation 143 'sub' 'r_V_212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln864_251 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_212, i32 5, i32 15"   --->   Operation 144 'partselect' 'trunc_ln864_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.46ns)   --->   "%mul_ln864_97 = mul i14 %zext_ln864_191, i14 27"   --->   Operation 145 'mul' 'mul_ln864_97' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln17_131 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_97, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 146 'partselect' 'trunc_ln17_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln17_191 = zext i9 %trunc_ln17_131" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 147 'zext' 'zext_ln17_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln1319_87 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read5101, i4 0"   --->   Operation 148 'bitconcatenate' 'shl_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1319_201 = zext i13 %shl_ln1319_87"   --->   Operation 149 'zext' 'zext_ln1319_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.75ns)   --->   "%sub_ln1319_117 = sub i14 0, i14 %zext_ln1319_201"   --->   Operation 150 'sub' 'sub_ln1319_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1319_29 = sext i14 %sub_ln1319_117"   --->   Operation 151 'sext' 'sext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1319_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read5101, i1 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1319_202 = zext i10 %shl_ln1319_88"   --->   Operation 153 'zext' 'zext_ln1319_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.76ns)   --->   "%r_V_213 = sub i15 %sext_ln1319_29, i15 %zext_ln1319_202"   --->   Operation 154 'sub' 'r_V_213' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln864_252 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_213, i32 5, i32 14"   --->   Operation 155 'partselect' 'trunc_ln864_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln864_101 = sext i10 %trunc_ln864_252"   --->   Operation 156 'sext' 'sext_ln864_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln864_100 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read5101, i2 0"   --->   Operation 157 'bitconcatenate' 'shl_ln864_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln864_192 = zext i11 %shl_ln864_100"   --->   Operation 158 'zext' 'zext_ln864_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.75ns)   --->   "%add_ln864_50 = add i14 %zext_ln1319_201, i14 %zext_ln864_192"   --->   Operation 159 'add' 'add_ln864_50' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln17_132 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_50, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'partselect' 'trunc_ln17_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln17_192 = zext i9 %trunc_ln17_132" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 161 'zext' 'zext_ln17_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1319_89 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read5101, i5 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1319_203 = zext i14 %shl_ln1319_89"   --->   Operation 163 'zext' 'zext_ln1319_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1319_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read5101, i3 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1319_204 = zext i12 %shl_ln1319_90"   --->   Operation 165 'zext' 'zext_ln1319_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.76ns)   --->   "%r_V_214 = sub i15 %zext_ln1319_204, i15 %zext_ln1319_203"   --->   Operation 166 'sub' 'r_V_214' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln864_253 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_214, i32 5, i32 14"   --->   Operation 167 'partselect' 'trunc_ln864_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln70_33 = sext i10 %trunc_ln864_253" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 168 'sext' 'sext_ln70_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1319_205 = zext i9 %p_read6102"   --->   Operation 169 'zext' 'zext_ln1319_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1319_206 = zext i9 %p_read6102"   --->   Operation 170 'zext' 'zext_ln1319_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1319_207 = zext i9 %p_read6102"   --->   Operation 171 'zext' 'zext_ln1319_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.46ns)   --->   "%r_V_215 = mul i15 %zext_ln1319_207, i15 32739"   --->   Operation 172 'mul' 'r_V_215' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln864_254 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_215, i32 5, i32 14"   --->   Operation 173 'partselect' 'trunc_ln864_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1319_86 = sext i10 %trunc_ln864_254"   --->   Operation 174 'sext' 'sext_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read6102, i6 0"   --->   Operation 175 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1319_208 = zext i15 %tmp"   --->   Operation 176 'zext' 'zext_ln1319_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.77ns)   --->   "%r_V_216 = sub i16 %zext_ln1319_206, i16 %zext_ln1319_208"   --->   Operation 177 'sub' 'r_V_216' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln864_255 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_216, i32 5, i32 15"   --->   Operation 178 'partselect' 'trunc_ln864_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1319_87 = sext i11 %trunc_ln864_255"   --->   Operation 179 'sext' 'sext_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.46ns)   --->   "%r_V_217 = mul i15 %zext_ln1319_207, i15 32742"   --->   Operation 180 'mul' 'r_V_217' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln864_256 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_217, i32 5, i32 14"   --->   Operation 181 'partselect' 'trunc_ln864_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln864_102 = sext i10 %trunc_ln864_256"   --->   Operation 182 'sext' 'sext_ln864_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.46ns)   --->   "%mul_ln864_98 = mul i14 %zext_ln1319_205, i14 27"   --->   Operation 183 'mul' 'mul_ln864_98' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln17_133 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_98, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 184 'partselect' 'trunc_ln17_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln17_193 = zext i9 %trunc_ln17_133" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 185 'zext' 'zext_ln17_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.46ns)   --->   "%r_V_218 = mul i15 %zext_ln1319_207, i15 32746"   --->   Operation 186 'mul' 'r_V_218' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln864_257 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_218, i32 5, i32 14"   --->   Operation 187 'partselect' 'trunc_ln864_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1319_91 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read6102, i5 0"   --->   Operation 188 'bitconcatenate' 'shl_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1319_209 = zext i14 %shl_ln1319_91"   --->   Operation 189 'zext' 'zext_ln1319_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1319_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read6102, i2 0"   --->   Operation 190 'bitconcatenate' 'shl_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1319_210 = zext i11 %shl_ln1319_92"   --->   Operation 191 'zext' 'zext_ln1319_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.76ns)   --->   "%r_V_219 = sub i15 %zext_ln1319_210, i15 %zext_ln1319_209"   --->   Operation 192 'sub' 'r_V_219' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln864_258 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_219, i32 5, i32 14"   --->   Operation 193 'partselect' 'trunc_ln864_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln864_103 = sext i10 %trunc_ln864_258"   --->   Operation 194 'sext' 'sext_ln864_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.46ns)   --->   "%mul_ln864_99 = mul i14 %zext_ln1319_205, i14 22"   --->   Operation 195 'mul' 'mul_ln864_99' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln17_134 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_99, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 196 'partselect' 'trunc_ln17_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln864_193 = zext i9 %p_read7103"   --->   Operation 197 'zext' 'zext_ln864_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln864_101 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read7103, i5 0"   --->   Operation 198 'bitconcatenate' 'shl_ln864_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln864_194 = zext i14 %shl_ln864_101"   --->   Operation 199 'zext' 'zext_ln864_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln864_102 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read7103, i3 0"   --->   Operation 200 'bitconcatenate' 'shl_ln864_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln864_195 = zext i12 %shl_ln864_102"   --->   Operation 201 'zext' 'zext_ln864_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.76ns)   --->   "%sub_ln864_48 = sub i15 %zext_ln864_194, i15 %zext_ln864_195"   --->   Operation 202 'sub' 'sub_ln864_48' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln864_259 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_48, i32 5, i32 14"   --->   Operation 203 'partselect' 'trunc_ln864_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln17_46 = sext i10 %trunc_ln864_259" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 204 'sext' 'sext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln17_195 = zext i11 %sext_ln17_46" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 205 'zext' 'zext_ln17_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1319_211 = zext i9 %p_read7103"   --->   Operation 206 'zext' 'zext_ln1319_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (1.46ns)   --->   "%r_V_220 = mul i15 %zext_ln1319_211, i15 32739"   --->   Operation 207 'mul' 'r_V_220' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln864_260 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_220, i32 5, i32 14"   --->   Operation 208 'partselect' 'trunc_ln864_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1319_89 = sext i10 %trunc_ln864_260"   --->   Operation 209 'sext' 'sext_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.46ns)   --->   "%r_V_221 = mul i15 %zext_ln1319_211, i15 32746"   --->   Operation 210 'mul' 'r_V_221' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln864_261 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_221, i32 5, i32 14"   --->   Operation 211 'partselect' 'trunc_ln864_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.46ns)   --->   "%r_V_222 = mul i15 %zext_ln1319_211, i15 32741"   --->   Operation 212 'mul' 'r_V_222' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln864_262 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_222, i32 5, i32 14"   --->   Operation 213 'partselect' 'trunc_ln864_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln864_104 = sext i10 %trunc_ln864_262"   --->   Operation 214 'sext' 'sext_ln864_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.46ns)   --->   "%mul_ln864_100 = mul i14 %zext_ln864_193, i14 26"   --->   Operation 215 'mul' 'mul_ln864_100' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln17_135 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_100, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 216 'partselect' 'trunc_ln17_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln17_196 = zext i9 %trunc_ln17_135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 217 'zext' 'zext_ln17_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.46ns)   --->   "%mul_ln864_101 = mul i14 %zext_ln864_193, i14 21"   --->   Operation 218 'mul' 'mul_ln864_101' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln17_136 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_101, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 219 'partselect' 'trunc_ln17_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln17_197 = zext i9 %trunc_ln17_136" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 220 'zext' 'zext_ln17_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln864_196 = zext i9 %p_read8104"   --->   Operation 221 'zext' 'zext_ln864_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.46ns)   --->   "%mul_ln864_102 = mul i14 %zext_ln864_196, i14 21"   --->   Operation 222 'mul' 'mul_ln864_102' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln17_137 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_102, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 223 'partselect' 'trunc_ln17_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln17_198 = zext i9 %trunc_ln17_137" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 224 'zext' 'zext_ln17_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1319_212 = zext i9 %p_read8104"   --->   Operation 225 'zext' 'zext_ln1319_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.46ns)   --->   "%r_V_223 = mul i15 %zext_ln1319_212, i15 32745"   --->   Operation 226 'mul' 'r_V_223' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln864_263 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_223, i32 5, i32 14"   --->   Operation 227 'partselect' 'trunc_ln864_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1319_92 = sext i10 %trunc_ln864_263"   --->   Operation 228 'sext' 'sext_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.46ns)   --->   "%r_V_224 = mul i15 %zext_ln1319_212, i15 32739"   --->   Operation 229 'mul' 'r_V_224' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln864_264 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_224, i32 5, i32 14"   --->   Operation 230 'partselect' 'trunc_ln864_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln864_105 = sext i10 %trunc_ln864_264"   --->   Operation 231 'sext' 'sext_ln864_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln864_103 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read8104, i5 0"   --->   Operation 232 'bitconcatenate' 'shl_ln864_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln864_197 = zext i14 %shl_ln864_103"   --->   Operation 233 'zext' 'zext_ln864_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln864_104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read8104, i1 0"   --->   Operation 234 'bitconcatenate' 'shl_ln864_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln864_198 = zext i10 %shl_ln864_104"   --->   Operation 235 'zext' 'zext_ln864_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.76ns)   --->   "%sub_ln864_49 = sub i15 %zext_ln864_197, i15 %zext_ln864_198"   --->   Operation 236 'sub' 'sub_ln864_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln864_265 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_49, i32 5, i32 14"   --->   Operation 237 'partselect' 'trunc_ln864_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i10 %trunc_ln864_265" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln17_199 = zext i11 %sext_ln17_47" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 239 'zext' 'zext_ln17_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln864_105 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read9105, i5 0"   --->   Operation 240 'bitconcatenate' 'shl_ln864_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln864_199 = zext i14 %shl_ln864_105"   --->   Operation 241 'zext' 'zext_ln864_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln864_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read9105, i3 0"   --->   Operation 242 'bitconcatenate' 'shl_ln864_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln864_200 = zext i12 %shl_ln864_106"   --->   Operation 243 'zext' 'zext_ln864_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.76ns)   --->   "%sub_ln864_50 = sub i15 %zext_ln864_199, i15 %zext_ln864_200"   --->   Operation 244 'sub' 'sub_ln864_50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln864_266 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_50, i32 5, i32 14"   --->   Operation 245 'partselect' 'trunc_ln864_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln17_48 = sext i10 %trunc_ln864_266" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 246 'sext' 'sext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln17_200 = zext i11 %sext_ln17_48" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 247 'zext' 'zext_ln17_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln864_107 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read9105, i1 0"   --->   Operation 248 'bitconcatenate' 'shl_ln864_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln864_201 = zext i10 %shl_ln864_107"   --->   Operation 249 'zext' 'zext_ln864_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.76ns)   --->   "%add_ln864_51 = add i15 %zext_ln864_199, i15 %zext_ln864_201"   --->   Operation 250 'add' 'add_ln864_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln17_138 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_51, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 251 'partselect' 'trunc_ln17_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln1319_93 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read9105, i4 0"   --->   Operation 252 'bitconcatenate' 'shl_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1319_213 = zext i13 %shl_ln1319_93"   --->   Operation 253 'zext' 'zext_ln1319_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.75ns)   --->   "%sub_ln1319_121 = sub i14 0, i14 %zext_ln1319_213"   --->   Operation 254 'sub' 'sub_ln1319_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1319_30 = sext i14 %sub_ln1319_121"   --->   Operation 255 'sext' 'sext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.76ns)   --->   "%r_V_225 = sub i15 %sext_ln1319_30, i15 %zext_ln864_201"   --->   Operation 256 'sub' 'r_V_225' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln864_267 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_225, i32 5, i32 14"   --->   Operation 257 'partselect' 'trunc_ln864_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln70_34 = sext i10 %trunc_ln864_267" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 258 'sext' 'sext_ln70_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1319_214 = zext i9 %p_read10106"   --->   Operation 259 'zext' 'zext_ln1319_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.46ns)   --->   "%r_V_226 = mul i16 %zext_ln1319_214, i16 65493"   --->   Operation 260 'mul' 'r_V_226' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln864_268 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_226, i32 5, i32 15"   --->   Operation 261 'partselect' 'trunc_ln864_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln864_106 = sext i11 %trunc_ln864_268"   --->   Operation 262 'sext' 'sext_ln864_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (1.46ns)   --->   "%r_V_227 = mul i16 %zext_ln1319_214, i16 65487"   --->   Operation 263 'mul' 'r_V_227' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln864_270 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_227, i32 5, i32 15"   --->   Operation 264 'partselect' 'trunc_ln864_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln70_35 = sext i11 %trunc_ln864_270" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 265 'sext' 'sext_ln70_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln864_204 = zext i9 %p_read_107"   --->   Operation 266 'zext' 'zext_ln864_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.46ns)   --->   "%mul_ln864_103 = mul i14 %zext_ln864_204, i14 27"   --->   Operation 267 'mul' 'mul_ln864_103' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln17_139 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_103, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 268 'partselect' 'trunc_ln17_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln17_201 = zext i9 %trunc_ln17_139" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 269 'zext' 'zext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.46ns)   --->   "%mul_ln864_104 = mul i14 %zext_ln864_204, i14 22"   --->   Operation 270 'mul' 'mul_ln864_104' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln17_140 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_104, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 271 'partselect' 'trunc_ln17_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln1319_94 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_107, i5 0"   --->   Operation 272 'bitconcatenate' 'shl_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1319_216 = zext i14 %shl_ln1319_94"   --->   Operation 273 'zext' 'zext_ln1319_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln1319_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_107, i3 0"   --->   Operation 274 'bitconcatenate' 'shl_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1319_217 = zext i12 %shl_ln1319_95"   --->   Operation 275 'zext' 'zext_ln1319_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.76ns)   --->   "%r_V_228 = sub i15 %zext_ln1319_217, i15 %zext_ln1319_216"   --->   Operation 276 'sub' 'r_V_228' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln864_271 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_228, i32 5, i32 14"   --->   Operation 277 'partselect' 'trunc_ln864_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln864_107 = sext i10 %trunc_ln864_271"   --->   Operation 278 'sext' 'sext_ln864_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.76ns)   --->   "%sub_ln864_52 = sub i15 %zext_ln1319_216, i15 %zext_ln1319_217"   --->   Operation 279 'sub' 'sub_ln864_52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln864_272 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_52, i32 5, i32 14"   --->   Operation 280 'partselect' 'trunc_ln864_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %p_read_106" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 281 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.46ns)   --->   "%mul_ln864_105 = mul i14 %zext_ln70, i14 19"   --->   Operation 282 'mul' 'mul_ln864_105' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln17_141 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_105, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 283 'partselect' 'trunc_ln17_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln17_203 = zext i9 %trunc_ln17_141" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 284 'zext' 'zext_ln17_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (1.46ns)   --->   "%mul_ln864_106 = mul i14 %zext_ln70, i14 25"   --->   Operation 285 'mul' 'mul_ln864_106' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln17_142 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_106, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 286 'partselect' 'trunc_ln17_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln17_204 = zext i9 %trunc_ln17_142" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 287 'zext' 'zext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln1319_218 = zext i9 %p_read_105"   --->   Operation 288 'zext' 'zext_ln1319_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (1.46ns)   --->   "%r_V_229 = mul i15 %zext_ln1319_218, i15 32747"   --->   Operation 289 'mul' 'r_V_229' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln864_274 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_229, i32 5, i32 14"   --->   Operation 290 'partselect' 'trunc_ln864_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1319_96 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_105, i5 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1319_219 = zext i14 %shl_ln1319_96"   --->   Operation 292 'zext' 'zext_ln1319_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.76ns)   --->   "%sub_ln1319_125 = sub i15 0, i15 %zext_ln1319_219"   --->   Operation 293 'sub' 'sub_ln1319_125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1319_31 = sext i15 %sub_ln1319_125"   --->   Operation 294 'sext' 'sext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1319_97 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_105, i2 0"   --->   Operation 295 'bitconcatenate' 'shl_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1319_220 = zext i11 %shl_ln1319_97"   --->   Operation 296 'zext' 'zext_ln1319_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.77ns)   --->   "%r_V_230 = sub i16 %sext_ln1319_31, i16 %zext_ln1319_220"   --->   Operation 297 'sub' 'r_V_230' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln864_275 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_230, i32 5, i32 15"   --->   Operation 298 'partselect' 'trunc_ln864_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1319_221 = zext i9 %p_read_104"   --->   Operation 299 'zext' 'zext_ln1319_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1319_222 = zext i9 %p_read_104"   --->   Operation 300 'zext' 'zext_ln1319_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.46ns)   --->   "%r_V_231 = mul i15 %zext_ln1319_222, i15 32741"   --->   Operation 301 'mul' 'r_V_231' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln864_276 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_231, i32 5, i32 14"   --->   Operation 302 'partselect' 'trunc_ln864_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln864_109 = sext i10 %trunc_ln864_276"   --->   Operation 303 'sext' 'sext_ln864_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln864_112 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_104, i4 0"   --->   Operation 304 'bitconcatenate' 'shl_ln864_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln864_208 = zext i13 %shl_ln864_112"   --->   Operation 305 'zext' 'zext_ln864_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln864_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_104, i2 0"   --->   Operation 306 'bitconcatenate' 'shl_ln864_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln864_209 = zext i11 %shl_ln864_113"   --->   Operation 307 'zext' 'zext_ln864_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.75ns)   --->   "%add_ln864_52 = add i14 %zext_ln864_208, i14 %zext_ln864_209"   --->   Operation 308 'add' 'add_ln864_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_52, i32 5, i32 13"   --->   Operation 309 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln17_205 = zext i9 %mult_V_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 310 'zext' 'zext_ln17_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln1319_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_104, i3 0"   --->   Operation 311 'bitconcatenate' 'shl_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1319_223 = zext i12 %shl_ln1319_98"   --->   Operation 312 'zext' 'zext_ln1319_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.74ns)   --->   "%sub_ln1319_127 = sub i13 0, i13 %zext_ln1319_223"   --->   Operation 313 'sub' 'sub_ln1319_127' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1319_32 = sext i13 %sub_ln1319_127"   --->   Operation 314 'sext' 'sext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.75ns)   --->   "%r_V_232 = sub i14 %sext_ln1319_32, i14 %zext_ln1319_221"   --->   Operation 315 'sub' 'r_V_232' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln864_277 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_232, i32 5, i32 13"   --->   Operation 316 'partselect' 'trunc_ln864_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln864_110 = sext i9 %trunc_ln864_277"   --->   Operation 317 'sext' 'sext_ln864_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (1.46ns)   --->   "%mul_ln864_107 = mul i14 %zext_ln1319_221, i14 23"   --->   Operation 318 'mul' 'mul_ln864_107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_107, i32 5, i32 13"   --->   Operation 319 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln17_206 = zext i9 %mult_V_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 320 'zext' 'zext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (1.46ns)   --->   "%r_V_233 = mul i15 %zext_ln1319_222, i15 32743"   --->   Operation 321 'mul' 'r_V_233' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln864_278 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_233, i32 5, i32 14"   --->   Operation 322 'partselect' 'trunc_ln864_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.46ns)   --->   "%r_V_234 = mul i15 %zext_ln1319_222, i15 32745"   --->   Operation 323 'mul' 'r_V_234' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln864_279 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_234, i32 5, i32 14"   --->   Operation 324 'partselect' 'trunc_ln864_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln864_111 = sext i10 %trunc_ln864_279"   --->   Operation 325 'sext' 'sext_ln864_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.46ns)   --->   "%mul_ln864_108 = mul i14 %zext_ln1319_221, i14 26"   --->   Operation 326 'mul' 'mul_ln864_108' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln17_143 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_108, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 327 'partselect' 'trunc_ln17_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln17_207 = zext i9 %trunc_ln17_143" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'zext' 'zext_ln17_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln864_114 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_104, i5 0"   --->   Operation 329 'bitconcatenate' 'shl_ln864_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln864_210 = zext i14 %shl_ln864_114"   --->   Operation 330 'zext' 'zext_ln864_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln864_211 = zext i12 %shl_ln1319_98"   --->   Operation 331 'zext' 'zext_ln864_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.76ns)   --->   "%add_ln864_53 = add i15 %zext_ln864_210, i15 %zext_ln864_211"   --->   Operation 332 'add' 'add_ln864_53' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln17_144 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_53, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 333 'partselect' 'trunc_ln17_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.46ns)   --->   "%mul_ln864_109 = mul i15 %zext_ln1319_222, i15 44"   --->   Operation 334 'mul' 'mul_ln864_109' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln17_145 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_109, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 335 'partselect' 'trunc_ln17_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.46ns)   --->   "%r_V_235 = mul i15 %zext_ln1319_222, i15 32742"   --->   Operation 336 'mul' 'r_V_235' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln864_280 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_235, i32 5, i32 14"   --->   Operation 337 'partselect' 'trunc_ln864_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.72ns)   --->   "%add_ln859 = add i11 %zext_ln17_187, i11 %sext_ln1319_84"   --->   Operation 338 'add' 'add_ln859' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.72ns)   --->   "%add_ln859_443 = add i11 %sext_ln1319_86, i11 %sext_ln1319_89"   --->   Operation 339 'add' 'add_ln859_443' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_445 = add i12 %zext_ln17_180, i12 %zext_ln17_199"   --->   Operation 340 'add' 'add_ln859_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_446 = add i12 %add_ln859_445, i12 %zext_ln17_179"   --->   Operation 341 'add' 'add_ln859_446' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (0.73ns)   --->   "%add_ln859_450 = add i12 %zext_ln17_181, i12 %zext_ln17_200"   --->   Operation 342 'add' 'add_ln859_450' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln859_110 = zext i12 %add_ln859_450"   --->   Operation 343 'zext' 'zext_ln859_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.74ns)   --->   "%add_ln859_451 = add i13 %zext_ln859_110, i13 %zext_ln17_188"   --->   Operation 344 'add' 'add_ln859_451' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_452 = add i12 %sext_ln1319_87, i12 %sext_ln1319_92"   --->   Operation 345 'add' 'add_ln859_452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 346 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_453 = add i12 %add_ln859_452, i12 %sext_ln864_101"   --->   Operation 346 'add' 'add_ln859_453' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_455 = add i12 %zext_ln17_190, i12 %zext_ln17_195"   --->   Operation 347 'add' 'add_ln859_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 348 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_456 = add i12 %add_ln859_455, i12 %zext_ln17_178"   --->   Operation 348 'add' 'add_ln859_456' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 349 [1/1] (0.72ns)   --->   "%add_ln859_457 = add i11 %sext_ln864_107, i11 2032"   --->   Operation 349 'add' 'add_ln859_457' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln859_252 = sext i11 %add_ln859_457"   --->   Operation 350 'sext' 'sext_ln859_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.73ns)   --->   "%add_ln859_458 = add i12 %sext_ln859_252, i12 %sext_ln864_103"   --->   Operation 351 'add' 'add_ln859_458' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.71ns)   --->   "%add_ln859_461 = add i10 %zext_ln17_198, i10 %zext_ln17_203"   --->   Operation 352 'add' 'add_ln859_461' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.73ns)   --->   "%add_ln859_463 = add i12 %sext_ln864_106, i12 %sext_ln864_109"   --->   Operation 353 'add' 'add_ln859_463' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.73ns)   --->   "%add_ln859_467 = add i11 %trunc_ln17_s, i11 %zext_ln17_201"   --->   Operation 354 'add' 'add_ln859_467' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.73ns)   --->   "%add_ln859_468 = add i12 %zext_ln17_205, i12 %sext_ln864_95"   --->   Operation 355 'add' 'add_ln859_468' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.73ns)   --->   "%add_ln859_470 = add i12 %sext_ln864_97, i12 %sext_ln1319_85"   --->   Operation 356 'add' 'add_ln859_470' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.72ns)   --->   "%add_ln859_474 = add i10 %trunc_ln17_125, i10 %zext_ln17_182"   --->   Operation 357 'add' 'add_ln859_474' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.72ns)   --->   "%add_ln859_477 = add i11 %sext_ln864_102, i11 %sext_ln864_110"   --->   Operation 358 'add' 'add_ln859_477' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.72ns)   --->   "%add_ln859_481 = add i11 %zext_ln17_206, i11 %sext_ln864_98"   --->   Operation 359 'add' 'add_ln859_481' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.72ns)   --->   "%add_ln859_483 = add i11 %sext_ln864_104, i11 %sext_ln864_105"   --->   Operation 360 'add' 'add_ln859_483' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.73ns)   --->   "%add_ln859_487 = add i11 %trunc_ln17_121, i11 %zext_ln17_192"   --->   Operation 361 'add' 'add_ln859_487' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.72ns)   --->   "%add_ln859_488 = add i10 %zext_ln17_193, i10 %trunc_ln17_138"   --->   Operation 362 'add' 'add_ln859_488' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.73ns)   --->   "%add_ln859_490 = add i12 %sext_ln1319_83, i12 %sext_ln864_99"   --->   Operation 363 'add' 'add_ln859_490' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_494 = add i11 %zext_ln17_177, i11 %zext_ln17_196"   --->   Operation 364 'add' 'add_ln859_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 365 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_495 = add i11 %add_ln859_494, i11 %zext_ln17_189"   --->   Operation 365 'add' 'add_ln859_495' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 366 [1/1] (0.72ns)   --->   "%add_ln859_496 = add i11 %sext_ln70_34, i11 %sext_ln864_111"   --->   Operation 366 'add' 'add_ln859_496' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.71ns)   --->   "%add_ln859_499 = add i10 %zext_ln17_204, i10 %zext_ln17_207"   --->   Operation 367 'add' 'add_ln859_499' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_501 = add i12 %sext_ln70_35, i12 64"   --->   Operation 368 'add' 'add_ln859_501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 369 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_502 = add i12 %add_ln859_501, i12 %sext_ln864_96"   --->   Operation 369 'add' 'add_ln859_502' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_504 = add i12 %zext_ln17_185, i12 %zext_ln17_197"   --->   Operation 370 'add' 'add_ln859_504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (0.72ns)   --->   "%add_ln859_505 = add i10 %trunc_ln17_144, i10 112"   --->   Operation 371 'add' 'add_ln859_505' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln859_125 = zext i10 %add_ln859_505"   --->   Operation 372 'zext' 'zext_ln859_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_506 = add i12 %zext_ln859_125, i12 %add_ln859_504"   --->   Operation 373 'add' 'add_ln859_506' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 374 [1/1] (0.71ns)   --->   "%add_ln859_507 = add i10 %zext_ln17_186, i10 %zext_ln17_191"   --->   Operation 374 'add' 'add_ln859_507' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.72ns)   --->   "%add_ln859_514 = add i11 %sext_ln70, i11 %sext_ln70_30"   --->   Operation 375 'add' 'add_ln859_514' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.72ns)   --->   "%add_ln859_516 = add i11 %sext_ln70_32, i11 %sext_ln70_33"   --->   Operation 376 'add' 'add_ln859_516' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 377 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 90, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 378 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 379 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i11 %trunc_ln5"   --->   Operation 380 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1319_82 = sext i11 %trunc_ln864_239"   --->   Operation 381 'sext' 'sext_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln70_31 = sext i11 %trunc_ln864_244" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 382 'sext' 'sext_ln70_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln17_183 = zext i9 %p_read399" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 383 'zext' 'zext_ln17_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln864_100 = sext i11 %trunc_ln864_251"   --->   Operation 384 'sext' 'sext_ln864_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1319_88 = sext i10 %trunc_ln864_257"   --->   Operation 385 'sext' 'sext_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln17_194 = zext i9 %trunc_ln17_134" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 386 'zext' 'zext_ln17_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1319_90 = sext i10 %trunc_ln864_261"   --->   Operation 387 'sext' 'sext_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1319_91 = sext i10 %trunc_ln864_261"   --->   Operation 388 'sext' 'sext_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln864_108 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read10106, i5 0"   --->   Operation 389 'bitconcatenate' 'shl_ln864_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln864_202 = zext i14 %shl_ln864_108"   --->   Operation 390 'zext' 'zext_ln864_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln864_109 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read10106, i2 0"   --->   Operation 391 'bitconcatenate' 'shl_ln864_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln864_203 = zext i11 %shl_ln864_109"   --->   Operation 392 'zext' 'zext_ln864_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.76ns)   --->   "%sub_ln864_51 = sub i15 %zext_ln864_202, i15 %zext_ln864_203"   --->   Operation 393 'sub' 'sub_ln864_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln864_269 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_51, i32 5, i32 14"   --->   Operation 394 'partselect' 'trunc_ln864_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1319_93 = sext i10 %trunc_ln864_269"   --->   Operation 395 'sext' 'sext_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1319_215 = zext i11 %sext_ln1319_93"   --->   Operation 396 'zext' 'zext_ln1319_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln17_202 = zext i9 %trunc_ln17_140" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 397 'zext' 'zext_ln17_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln70_36 = sext i10 %trunc_ln864_272" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 398 'sext' 'sext_ln70_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i11 %sext_ln70_36" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 399 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln864_110 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_106, i5 0"   --->   Operation 400 'bitconcatenate' 'shl_ln864_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln864_205 = zext i14 %shl_ln864_110"   --->   Operation 401 'zext' 'zext_ln864_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln864_111 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_106, i3 0"   --->   Operation 402 'bitconcatenate' 'shl_ln864_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln864_206 = zext i12 %shl_ln864_111"   --->   Operation 403 'zext' 'zext_ln864_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.76ns)   --->   "%sub_ln864_53 = sub i15 %zext_ln864_205, i15 %zext_ln864_206"   --->   Operation 404 'sub' 'sub_ln864_53' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln864_273 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_53, i32 5, i32 14"   --->   Operation 405 'partselect' 'trunc_ln864_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln864_108 = sext i10 %trunc_ln864_273"   --->   Operation 406 'sext' 'sext_ln864_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln864_207 = zext i11 %sext_ln864_108"   --->   Operation 407 'zext' 'zext_ln864_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1319_94 = sext i10 %trunc_ln864_274"   --->   Operation 408 'sext' 'sext_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln70_37 = sext i11 %trunc_ln864_275" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 409 'sext' 'sext_ln70_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1319_95 = sext i10 %trunc_ln864_278"   --->   Operation 410 'sext' 'sext_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln17_208 = zext i10 %trunc_ln17_145" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 411 'zext' 'zext_ln17_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln859_245 = sext i10 %trunc_ln864_280"   --->   Operation 412 'sext' 'sext_ln859_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln859_246 = sext i11 %add_ln859"   --->   Operation 413 'sext' 'sext_ln859_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln859_247 = sext i11 %add_ln859_443"   --->   Operation 414 'sext' 'sext_ln859_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.73ns)   --->   "%add_ln859_444 = add i12 %sext_ln859_247, i12 %sext_ln859_246"   --->   Operation 415 'add' 'add_ln859_444' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i12 %add_ln859_444"   --->   Operation 416 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i12 %add_ln859_446"   --->   Operation 417 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.73ns)   --->   "%add_ln859_447 = add i12 %sext_ln864_100, i12 256"   --->   Operation 418 'add' 'add_ln859_447' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln859_248 = sext i12 %add_ln859_447"   --->   Operation 419 'sext' 'sext_ln859_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.74ns)   --->   "%add_ln859_448 = add i13 %sext_ln859_248, i13 %sext_ln70_31"   --->   Operation 420 'add' 'add_ln859_448' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln859_249 = sext i13 %add_ln859_448"   --->   Operation 421 'sext' 'sext_ln859_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.75ns)   --->   "%add_ln859_449 = add i14 %sext_ln859_249, i14 %zext_ln859"   --->   Operation 422 'add' 'add_ln859_449' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln859_135 = sext i14 %add_ln859_449"   --->   Operation 423 'sext' 'sext_ln859_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln859_111 = zext i13 %add_ln859_451"   --->   Operation 424 'zext' 'zext_ln859_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln859_250 = sext i12 %add_ln859_453"   --->   Operation 425 'sext' 'sext_ln859_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.75ns)   --->   "%add_ln859_454 = add i14 %sext_ln859_250, i14 %zext_ln859_111"   --->   Operation 426 'add' 'add_ln859_454' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln859_251 = sext i14 %add_ln859_454"   --->   Operation 427 'sext' 'sext_ln859_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln859_112 = zext i12 %add_ln859_456"   --->   Operation 428 'zext' 'zext_ln859_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln859_253 = sext i12 %add_ln859_458"   --->   Operation 429 'sext' 'sext_ln859_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.74ns)   --->   "%add_ln859_459 = add i14 %sext_ln859_253, i14 %zext_ln859_112"   --->   Operation 430 'add' 'add_ln859_459' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln859_139 = sext i14 %add_ln859_459"   --->   Operation 431 'sext' 'sext_ln859_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_460 = add i12 %zext_ln17, i12 %zext_ln17_195"   --->   Operation 432 'add' 'add_ln859_460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln859_113 = zext i10 %add_ln859_461"   --->   Operation 433 'zext' 'zext_ln859_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_462 = add i12 %zext_ln859_113, i12 %add_ln859_460"   --->   Operation 434 'add' 'add_ln859_462' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln859_114 = zext i12 %add_ln859_462"   --->   Operation 435 'zext' 'zext_ln859_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln859_254 = sext i12 %add_ln859_463"   --->   Operation 436 'sext' 'sext_ln859_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.71ns)   --->   "%add_ln859_464 = add i10 %zext_ln17_183, i10 32"   --->   Operation 437 'add' 'add_ln859_464' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln859_115 = zext i10 %add_ln859_464"   --->   Operation 438 'zext' 'zext_ln859_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.74ns)   --->   "%add_ln859_465 = add i13 %zext_ln859_115, i13 %sext_ln859_254"   --->   Operation 439 'add' 'add_ln859_465' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln859_255 = sext i13 %add_ln859_465"   --->   Operation 440 'sext' 'sext_ln859_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.75ns)   --->   "%add_ln859_466 = add i14 %sext_ln859_255, i14 %zext_ln859_114"   --->   Operation 441 'add' 'add_ln859_466' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln859_141 = sext i14 %add_ln859_466"   --->   Operation 442 'sext' 'sext_ln859_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln859_116 = zext i11 %add_ln859_467"   --->   Operation 443 'zext' 'zext_ln859_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln859_256 = sext i12 %add_ln859_468"   --->   Operation 444 'sext' 'sext_ln859_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.74ns)   --->   "%add_ln859_469 = add i13 %sext_ln859_256, i13 %zext_ln859_116"   --->   Operation 445 'add' 'add_ln859_469' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln859_257 = sext i13 %add_ln859_469"   --->   Operation 446 'sext' 'sext_ln859_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln859_258 = sext i12 %add_ln859_470"   --->   Operation 447 'sext' 'sext_ln859_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.72ns)   --->   "%add_ln859_471 = add i11 %sext_ln1319_91, i11 80"   --->   Operation 448 'add' 'add_ln859_471' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln859_259 = sext i11 %add_ln859_471"   --->   Operation 449 'sext' 'sext_ln859_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.74ns)   --->   "%add_ln859_472 = add i13 %sext_ln859_259, i13 %sext_ln859_258"   --->   Operation 450 'add' 'add_ln859_472' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln859_260 = sext i13 %add_ln859_472"   --->   Operation 451 'sext' 'sext_ln859_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.75ns)   --->   "%add_ln859_473 = add i14 %sext_ln859_260, i14 %sext_ln859_257"   --->   Operation 452 'add' 'add_ln859_473' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln859_142 = sext i14 %add_ln859_473"   --->   Operation 453 'sext' 'sext_ln859_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln859_117 = zext i10 %add_ln859_474"   --->   Operation 454 'zext' 'zext_ln859_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_475 = add i13 %zext_ln1319_215, i13 %sext_ln864"   --->   Operation 455 'add' 'add_ln859_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 456 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_476 = add i13 %add_ln859_475, i13 %zext_ln859_117"   --->   Operation 456 'add' 'add_ln859_476' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln859_261 = sext i13 %add_ln859_476"   --->   Operation 457 'sext' 'sext_ln859_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln859_262 = sext i11 %add_ln859_477"   --->   Operation 458 'sext' 'sext_ln859_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.71ns)   --->   "%add_ln859_478 = add i10 %zext_ln17_183, i10 240"   --->   Operation 459 'add' 'add_ln859_478' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln859_118 = zext i10 %add_ln859_478"   --->   Operation 460 'zext' 'zext_ln859_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.73ns)   --->   "%add_ln859_479 = add i12 %zext_ln859_118, i12 %sext_ln859_262"   --->   Operation 461 'add' 'add_ln859_479' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln859_263 = sext i12 %add_ln859_479"   --->   Operation 462 'sext' 'sext_ln859_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.75ns)   --->   "%add_ln859_480 = add i14 %sext_ln859_263, i14 %sext_ln859_261"   --->   Operation 463 'add' 'add_ln859_480' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln859_145 = sext i14 %add_ln859_480"   --->   Operation 464 'sext' 'sext_ln859_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln859_264 = sext i11 %add_ln859_481"   --->   Operation 465 'sext' 'sext_ln859_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.73ns)   --->   "%add_ln859_482 = add i13 %sext_ln859_264, i13 %zext_ln864_207"   --->   Operation 466 'add' 'add_ln859_482' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln859_265 = sext i13 %add_ln859_482"   --->   Operation 467 'sext' 'sext_ln859_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln859_266 = sext i11 %add_ln859_483"   --->   Operation 468 'sext' 'sext_ln859_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.72ns)   --->   "%add_ln859_484 = add i11 %sext_ln1319_94, i11 1984"   --->   Operation 469 'add' 'add_ln859_484' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln859_267 = sext i11 %add_ln859_484"   --->   Operation 470 'sext' 'sext_ln859_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.73ns)   --->   "%add_ln859_485 = add i12 %sext_ln859_267, i12 %sext_ln859_266"   --->   Operation 471 'add' 'add_ln859_485' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln859_268 = sext i12 %add_ln859_485"   --->   Operation 472 'sext' 'sext_ln859_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.75ns)   --->   "%add_ln859_486 = add i14 %sext_ln859_268, i14 %sext_ln859_265"   --->   Operation 473 'add' 'add_ln859_486' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln859_146 = sext i14 %add_ln859_486"   --->   Operation 474 'sext' 'sext_ln859_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln859_119 = zext i11 %add_ln859_487"   --->   Operation 475 'zext' 'zext_ln859_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln859_120 = zext i10 %add_ln859_488"   --->   Operation 476 'zext' 'zext_ln859_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.73ns)   --->   "%add_ln859_489 = add i12 %zext_ln859_120, i12 %zext_ln859_119"   --->   Operation 477 'add' 'add_ln859_489' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln859_121 = zext i12 %add_ln859_489"   --->   Operation 478 'zext' 'zext_ln859_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln859_269 = sext i12 %add_ln859_490"   --->   Operation 479 'sext' 'sext_ln859_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.72ns)   --->   "%add_ln859_491 = add i11 %sext_ln1319_95, i11 96"   --->   Operation 480 'add' 'add_ln859_491' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln859_270 = sext i11 %add_ln859_491"   --->   Operation 481 'sext' 'sext_ln859_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.74ns)   --->   "%add_ln859_492 = add i13 %sext_ln859_270, i13 %sext_ln859_269"   --->   Operation 482 'add' 'add_ln859_492' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln859_271 = sext i13 %add_ln859_492"   --->   Operation 483 'sext' 'sext_ln859_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.75ns)   --->   "%add_ln859_493 = add i14 %sext_ln859_271, i14 %zext_ln859_121"   --->   Operation 484 'add' 'add_ln859_493' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln859_148 = sext i14 %add_ln859_493"   --->   Operation 485 'sext' 'sext_ln859_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln859_122 = zext i11 %add_ln859_495"   --->   Operation 486 'zext' 'zext_ln859_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln859_272 = sext i11 %add_ln859_496"   --->   Operation 487 'sext' 'sext_ln859_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.73ns)   --->   "%add_ln859_497 = add i12 %sext_ln859_272, i12 %sext_ln1319_88"   --->   Operation 488 'add' 'add_ln859_497' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln859_273 = sext i12 %add_ln859_497"   --->   Operation 489 'sext' 'sext_ln859_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.74ns)   --->   "%add_ln859_498 = add i13 %sext_ln859_273, i13 %zext_ln859_122"   --->   Operation 490 'add' 'add_ln859_498' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln859_150 = sext i13 %add_ln859_498"   --->   Operation 491 'sext' 'sext_ln859_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln859_123 = zext i10 %add_ln859_499"   --->   Operation 492 'zext' 'zext_ln859_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.72ns)   --->   "%add_ln859_500 = add i11 %zext_ln859_123, i11 %zext_ln17_202"   --->   Operation 493 'add' 'add_ln859_500' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln859_124 = zext i11 %add_ln859_500"   --->   Operation 494 'zext' 'zext_ln859_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln859_274 = sext i12 %add_ln859_502"   --->   Operation 495 'sext' 'sext_ln859_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.74ns)   --->   "%add_ln859_503 = add i13 %sext_ln859_274, i13 %zext_ln859_124"   --->   Operation 496 'add' 'add_ln859_503' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln859_152 = sext i13 %add_ln859_503"   --->   Operation 497 'sext' 'sext_ln859_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln859_126 = zext i12 %add_ln859_506"   --->   Operation 498 'zext' 'zext_ln859_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln859_127 = zext i10 %add_ln859_507"   --->   Operation 499 'zext' 'zext_ln859_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_508 = add i11 %zext_ln17_194, i11 %zext_ln17_208"   --->   Operation 500 'add' 'add_ln859_508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 501 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_509 = add i11 %add_ln859_508, i11 %zext_ln859_127"   --->   Operation 501 'add' 'add_ln859_509' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln859_128 = zext i11 %add_ln859_509"   --->   Operation 502 'zext' 'zext_ln859_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.73ns)   --->   "%add_ln859_510 = add i12 %sext_ln1319_82, i12 %sext_ln1319_90"   --->   Operation 503 'add' 'add_ln859_510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln859_275 = sext i12 %add_ln859_510"   --->   Operation 504 'sext' 'sext_ln859_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.73ns)   --->   "%add_ln859_511 = add i12 %sext_ln70_37, i12 112"   --->   Operation 505 'add' 'add_ln859_511' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln859_276 = sext i12 %add_ln859_511"   --->   Operation 506 'sext' 'sext_ln859_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.74ns)   --->   "%add_ln859_512 = add i13 %sext_ln859_276, i13 %sext_ln859_275"   --->   Operation 507 'add' 'add_ln859_512' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln859_277 = sext i13 %add_ln859_512"   --->   Operation 508 'sext' 'sext_ln859_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.75ns)   --->   "%add_ln859_513 = add i14 %sext_ln859_277, i14 %zext_ln859_128"   --->   Operation 509 'add' 'add_ln859_513' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln859_154 = sext i14 %add_ln859_513"   --->   Operation 510 'sext' 'sext_ln859_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln859_278 = sext i11 %add_ln859_514"   --->   Operation 511 'sext' 'sext_ln859_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.73ns)   --->   "%add_ln859_515 = add i13 %sext_ln859_278, i13 %zext_ln70_11"   --->   Operation 512 'add' 'add_ln859_515' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln859_279 = sext i13 %add_ln859_515"   --->   Operation 513 'sext' 'sext_ln859_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln859_280 = sext i11 %add_ln859_516"   --->   Operation 514 'sext' 'sext_ln859_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.72ns)   --->   "%add_ln859_517 = add i11 %sext_ln859_245, i11 2000"   --->   Operation 515 'add' 'add_ln859_517' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln859_281 = sext i11 %add_ln859_517"   --->   Operation 516 'sext' 'sext_ln859_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.73ns)   --->   "%add_ln859_518 = add i12 %sext_ln859_281, i12 %sext_ln859_280"   --->   Operation 517 'add' 'add_ln859_518' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln859_282 = sext i12 %add_ln859_518"   --->   Operation 518 'sext' 'sext_ln859_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.75ns)   --->   "%add_ln859_519 = add i14 %sext_ln859_282, i14 %sext_ln859_279"   --->   Operation 519 'add' 'add_ln859_519' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%add_ln859_519_cast = sext i14 %add_ln859_519"   --->   Operation 520 'sext' 'add_ln859_519_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%newret = insertvalue i224 <undef>, i16 %sext_ln859_141"   --->   Operation 521 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i224 %newret, i16 %sext_ln859"   --->   Operation 522 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i224 %newret2, i16 %sext_ln859_251"   --->   Operation 523 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i224 %newret4, i16 %sext_ln859_142"   --->   Operation 524 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i224 %newret6, i16 %sext_ln859_145"   --->   Operation 525 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i224 %newret8, i16 %sext_ln859_146"   --->   Operation 526 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i224 %newret10, i16 %sext_ln859_148"   --->   Operation 527 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i224 %newret12, i16 %sext_ln859_150"   --->   Operation 528 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%newret15 = insertvalue i224 %newret14, i16 %sext_ln859_152"   --->   Operation 529 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i224 %newret15, i16 %zext_ln859_126"   --->   Operation 530 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%newret17 = insertvalue i224 %newret16, i16 %sext_ln859_139"   --->   Operation 531 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i224 %newret17, i16 %sext_ln859_135"   --->   Operation 532 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%newret19 = insertvalue i224 %newret18, i16 %sext_ln859_154"   --->   Operation 533 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i224 %newret19, i16 %add_ln859_519_cast"   --->   Operation 534 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%ret_ln859 = ret i224 %newret20"   --->   Operation 535 'ret' 'ret_ln859' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.28ns
The critical path consists of the following:
	wire read operation ('p_read5101', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read5' (firmware/nnet_utils/nnet_mult.h:70) [27]  (0 ns)
	'sub' operation ('sub_ln1319_117') [171]  (0.755 ns)
	'sub' operation ('r.V') [175]  (0.765 ns)
	'add' operation ('add_ln859_453') [407]  (0.756 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'sub' operation ('sub_ln864_51') [292]  (0.765 ns)
	'add' operation ('add_ln859_475') [449]  (0 ns)
	'add' operation ('add_ln859_476') [450]  (0.736 ns)
	'add' operation ('add_ln859_480') [458]  (0.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
