// Seed: 846143019
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3
);
  always @(id_3 or negedge 1 === id_1) begin : LABEL_0
    id_5 <= 1;
  end
  wire id_6;
  assign id_6 = id_1;
  assign id_6 = id_0;
endmodule
module module_1 (
    output supply0 id_0,
    input  uwire   id_1,
    output uwire   id_2
);
  id_4(
      .id_0(1), .id_1(1'h0), .id_2((id_1)), .id_3(1), .id_4("")
  );
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
