Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Nov 13 07:57:38 2023
| Host         : oager_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_rtl_cfg_control_sets_placed.rpt
| Design       : fpga_top_rtl_cfg
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             258 |          133 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             211 |           95 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------------------------------------------------+-----------------------------+------------------+----------------+
|        Clock Signal        |                                   Enable Signal                                   |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------------------------------------------------------+-----------------------------+------------------+----------------+
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[3]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 |                                                                                   | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel[7]_i_1_n_0         | s_reset_8051_reg_rep__1_n_0 |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[0]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[1]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[2]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[4]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[5]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[6]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p2[7]_i_1_n_0           | s_reset_8051_reg_n_0        |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pcon[3]_i_1_n_0         | s_reset_8051_reg_rep__2_n_0 |                1 |              1 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload[0][7]_i_1_n_0  | s_reset_8051_reg_rep_n_0    |                1 |              2 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_tran_state[3]_i_1_n_0 | s_reset_8051_reg_rep_n_0    |                2 |              4 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload[0][7]_i_1_n_0  | s_reset_8051_reg_rep__1_n_0 |                1 |              4 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload[0][7]_i_1_n_0  | s_reset_8051_reg_rep__2_n_0 |                1 |              4 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pcon[3]_i_1_n_0         | s_reset_8051_reg_rep__0_n_0 |                1 |              4 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_state[3]_i_1_n_0 | s_reset_8051_reg_rep_n_0    |                1 |              4 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/E[0]                    | s_reset_8051_reg_rep_n_0    |                2 |              6 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_txpre_count_reg[5][0] | s_reset_8051_reg_rep_n_0    |                2 |              6 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel[7]_i_1_n_0         | s_reset_8051_reg_rep__2_n_0 |                4 |              7 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[7]_i_1_n_0       | s_reset_8051_reg_rep__1_n_0 |                5 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b0[7]_i_1_n_0      | s_reset_8051_reg_rep__1_n_0 |                2 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b1[7]_i_1_n_0      | s_reset_8051_reg_rep__1_n_0 |                4 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b2[7]_i_1_n_0      | s_reset_8051_reg_rep__1_n_0 |                3 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b3[7]_i_1_n_0      | s_reset_8051_reg_rep__1_n_0 |                3 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b0[7]_i_1_n_0      | s_reset_8051_reg_rep__0_n_0 |                1 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b1[7]_i_1_n_0      | s_reset_8051_reg_rep__0_n_0 |                2 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b2[7]_i_1_n_0      | s_reset_8051_reg_rep__0_n_0 |                2 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3[7]_i_1_n_0      | s_reset_8051_reg_rep__0_n_0 |                5 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp[7]_i_1_n_0           | s_reset_8051_reg_rep_n_0    |                6 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tmod[0][7]_i_1_n_0      | s_reset_8051_reg_rep__1_n_0 |                3 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tsel[7]_i_1_n_0         | s_reset_8051_reg_rep_n_0    |                5 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/dph[7]_i_1_n_0          | s_reset_8051_reg_rep__1_n_0 |                2 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth0_reg[7][0]     | s_reset_8051_reg_rep__2_n_0 |                3 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth1_reg[7][0]     | s_reset_8051_reg_rep__2_n_0 |                4 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_countl0_reg[7]_0[0]   | s_reset_8051_reg_rep__2_n_0 |                5 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_countl1_reg[7][0]     | s_reset_8051_reg_rep__2_n_0 |                4 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/dpl[7]_i_1_n_0          | s_reset_8051_reg_rep__1_n_0 |                3 |              8 |
| ~i_prescaler/inst/clk_out1 |                                                                                   | reset_IBUF                  |                3 |              8 |
|  i_prescaler/inst/clk_out1 | i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16[15]_i_1_n_0    | s_reset_8051_reg_rep_n_0    |                8 |             16 |
|  i_prescaler/inst/clk_out1 |                                                                                   | s_reset_8051_reg_rep__1_n_0 |               29 |             44 |
|  i_prescaler/inst/clk_out1 |                                                                                   | s_reset_8051_reg_rep_n_0    |               36 |             59 |
|  i_prescaler/inst/clk_out1 |                                                                                   | s_reset_8051_reg_rep__2_n_0 |               28 |             69 |
|  i_prescaler/inst/clk_out1 |                                                                                   | s_reset_8051_reg_rep__0_n_0 |               36 |             77 |
+----------------------------+-----------------------------------------------------------------------------------+-----------------------------+------------------+----------------+


