```
module signal_generator (
    input clk,
    input rst_n,
    output reg [4:0] wave
);

reg state; // 0 for increment, 1 for decrement

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        state <= 0;
        wave <= 0;
    end else begin
        if (state == 0) begin
            if (wave < 31) begin
                wave <= wave + 1;
            end else begin
                state <= 1;
            end
        end else begin
            if (wave > 0) begin
                wave <= wave - 1;
            end else begin
                state <= 0;
            end
        end
    end
end

endmodule
```