
;; Function ILI9341_SetAddress (ILI9341_SetAddress, funcdef_no=332, decl_uid=9997, cgraph_uid=336, symbol_order=337)

scanning new insn with uid = 63.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_SetAddress

Dataflow summary:
def_info->table_size = 32, use_info->table_size = 24
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 58{33d,25u,0e} in 23{23 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 122 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(7){ }u6(13){ }u7(102){ }u8(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 113 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; live  gen 	 100 [cc] 113 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 25 to worklist
  Adding insn 21 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
  Adding insn 16 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 122
  Adding insn 60 to worklist
  Adding insn 2 to worklist
  Adding insn 63 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
insn_cost 2 for    63: r123:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r115:SI=r123:SI
      REG_DEAD r123:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for    60: r122:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug begin stmt marker
insn_cost 12 for    12: r119:SI=zero_extend([r122:SI+0x25])
insn_cost 4 for    14: r113:SI=zero_extend(r119:SI#0)
      REG_DEAD r119:SI
insn_cost 4 for    16: cc:CC=cmp(r113:SI,0x1)
      REG_DEAD r113:SI
insn_cost 16 for    17: pc={(cc:CC!=0)?L15:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    19: debug begin stmt marker
insn_cost 8 for    20: debug begin stmt marker
insn_cost 12 for    21: r114:SI=zero_extend([r115:SI])
      REG_DEAD r115:SI
insn_cost 8 for    22: debug address => r114:SI#0
insn_cost 8 for    23: debug inline entry marker
insn_cost 8 for    24: debug begin stmt marker
insn_cost 4 for    25: r120:SI=0x60000000
insn_cost 4 for    27: [r120:SI]=r114:SI#0
      REG_DEAD r120:SI
      REG_DEAD r114:SI
insn_cost 8 for    28: debug begin stmt marker
insn_cost 8 for    29: debug inline entry marker
insn_cost 8 for    30: debug begin stmt marker
insn_cost 8 for    31: {asm_operands;clobber [scratch];}
insn_cost 8 for    32: debug address => optimized away
allowing combination of insns 14 and 16
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 14.
modifying insn i3    16: cc:CC=cmp(r119:SI,0x1)
      REG_DEAD r119:SI
deferring rescan insn with uid = 16.
starting the processing of deferred insns
rescanning insn with uid = 16.
ending the processing of deferred insns


ILI9341_SetAddress

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,2u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 56{32d,24u,0e} in 22{22 regular + 0 call} insns.
(note 4 0 63 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 63 4 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":86:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 2 63 3 2 (set (reg/v/f:SI 115 [ address ])
        (reg:SI 123)) "../System/lcd_ili9341.c":86:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 60 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 60 6 15 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 15 60 7 3 2 (nil) [1 uses])
(note 7 15 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 8 7 9 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 9 8 12 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 12 9 14 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 14 12 16 3 NOTE_INSN_DELETED)
(insn 16 14 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 15)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 15)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 115 [ address ]) [1 *address_4(D)+0 S2 A16]))) "../System/lcd_ili9341.c":92:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 115 [ address ])
        (nil)))
(debug_insn 22 21 23 4 (var_location:HI address (subreg:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 25 24 27 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 28 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 28 27 29 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 0 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))

;; Function ILI9341_SendData (ILI9341_SendData, funcdef_no=333, decl_uid=10000, cgraph_uid=337, symbol_order=338)

scanning new insn with uid = 196.
rescanning insn with uid = 2.
scanning new insn with uid = 197.
rescanning insn with uid = 3.
scanning new insn with uid = 198.
rescanning insn with uid = 51.
scanning new insn with uid = 199.
rescanning insn with uid = 133.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 29 count 25 (  1.2)


ILI9341_SendData

Dataflow summary:
def_info->table_size = 230, use_info->table_size = 142
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,19u} r12={4d} r13={1d,21u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,10u} r101={2d} r102={1d,19u} r103={1d,18u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r139={1d,1u} r143={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,6u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 380{234d,146u,0e} in 104{102 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d9(1){ }d13(2){ }d17(3){ }d18(7){ }d23(13){ }d26(14){ }d31(16){ }d34(17){ }d37(18){ }d40(19){ }d43(20){ }d46(21){ }d49(22){ }d52(23){ }d55(24){ }d58(25){ }d61(26){ }d64(27){ }d67(28){ }d70(29){ }d73(30){ }d76(31){ }d195(102){ }d196(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 127 153 157 158
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 127 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 2 5 )->[3]->( 18 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 116 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 116 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 2 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 114 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 114 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 4 )->[5]->( 18 3 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 139 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 0 [r0] 100 [cc] 137 139
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 3 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 100 [cc] 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 6 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153

( 9 8 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
;; live  gen 	 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156

( 10 16 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 120 125 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 120 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  gen 	 120 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 13 14 12 )->[14]->( 14 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u88(7){ }u89(13){ }u90(102){ }u91(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 100 [cc] 118 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 100 [cc] 118 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 14 )->[15]->( 18 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 155 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 150 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc] 150
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156

( 15 )->[16]->( 11 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125
;; lr  def 	 100 [cc] 124 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
;; live  gen 	 100 [cc] 124 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156

( 16 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 5 3 15 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123

( 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u138(0){ }u139(7){ }u140(13){ }u141(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 46 to worklist
  Adding insn 68 to worklist
  Adding insn 71 to worklist
  Adding insn 96 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 147 to worklist
  Adding insn 163 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 162 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 8 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
  Adding insn 146 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 199 to worklist
  Adding insn 191 to worklist
  Adding insn 130 to worklist
  Adding insn 190 to worklist
  Adding insn 128 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 121 to worklist
  Adding insn 119 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 189 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 124 125 153 155 156
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
  Adding insn 95 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153 155 156
  Adding insn 131 to worklist
  Adding insn 129 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 74 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 70 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 82 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 124 125 153
  Adding insn 67 to worklist
  Adding insn 66 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 198 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 153
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 3 to worklist
  Adding insn 197 to worklist
  Adding insn 2 to worklist
  Adding insn 196 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 29 count 26 (  1.3)
insn_cost 2 for   196: r157:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r124:SI=r157:SI
      REG_DEAD r157:SI
insn_cost 2 for   197: r158:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r125:SI=r158:SI
      REG_DEAD r158:SI
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: debug begin stmt marker
insn_cost 8 for    14: r153:SI=`hdma_memtomem_dma1_channel2'
insn_cost 12 for    15: r127:SI=[r153:SI+0xc]
      REG_EQUAL [const(`hdma_memtomem_dma1_channel2'+0xc)]
insn_cost 4 for    16: cc:CC=cmp(r127:SI,0x40)
      REG_DEAD r127:SI
insn_cost 16 for    17: pc={(cc:CC!=0)?L30:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 708669604
insn_cost 8 for    19: debug begin stmt marker
insn_cost 12 for    22: r131:SI=zero_extend([r153:SI+0x25])
insn_cost 4 for    24: r116:SI=zero_extend(r131:SI#0)
      REG_DEAD r131:SI
insn_cost 4 for    25: cc:CC=cmp(r116:SI,0)
      REG_DEAD r116:SI
insn_cost 16 for    26: pc={(cc:CC==0)?L151:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 365072228
insn_cost 8 for    32: debug begin stmt marker
insn_cost 8 for    33: debug begin stmt marker
insn_cost 12 for    36: r135:SI=zero_extend([r153:SI+0x25])
insn_cost 4 for    38: r114:SI=zero_extend(r135:SI#0)
      REG_DEAD r135:SI
insn_cost 4 for    39: cc:CC=cmp(r114:SI,0x1)
      REG_DEAD r114:SI
insn_cost 16 for    40: pc={(cc:CC!=0)?L30:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    42: debug begin stmt marker
insn_cost 8 for    43: debug begin stmt marker
insn_cost 4 for    45: r137:SI=0x40
insn_cost 4 for    46: [r153:SI+0xc]=r137:SI
      REG_DEAD r137:SI
insn_cost 8 for    47: debug begin stmt marker
insn_cost 8 for    49: r0:SI=`hdma_memtomem_dma1_channel2'
insn_cost 4 for    50: r0:SI=call [`HAL_DMA_Init'] argc:0
      REG_CALL_DECL `HAL_DMA_Init'
insn_cost 2 for   198: r159:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for    51: r139:SI=r159:SI
      REG_DEAD r159:SI
insn_cost 4 for    53: cc:CC=cmp(r139:SI,0)
      REG_DEAD r139:SI
insn_cost 16 for    54: pc={(cc:CC!=0)?L151:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 365072228
insn_cost 8 for    61: debug data => r124:SI
insn_cost 8 for    62: debug length => r125:SI
insn_cost 8 for    63: debug inline entry marker
insn_cost 8 for    64: debug begin stmt marker
insn_cost 12 for    66: r117:SI=[r153:SI+0x14]
      REG_EQUAL [const(`hdma_memtomem_dma1_channel2'+0x14)]
insn_cost 4 for    67: cc:CC=cmp(r117:SI,0)
insn_cost 16 for    68: pc={(cc:CC==0)?L79:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 357913950
insn_cost 4 for    70: cc:CC=cmp(r117:SI,0x200)
      REG_DEAD r117:SI
insn_cost 16 for    71: pc={(cc:CC!=0)?L85:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870918
insn_cost 8 for    73: debug begin stmt marker
insn_cost 4 for    74: r125:SI=r125:SI 0>>0x1
insn_cost 8 for    75: debug len => r125:SI
insn_cost 8 for    76: debug begin stmt marker
insn_cost 8 for    81: debug begin stmt marker
insn_cost 4 for    82: r125:SI=r125:SI<<0x1
insn_cost 8 for    83: debug len => r125:SI
insn_cost 8 for    84: debug begin stmt marker
insn_cost 8 for   129: r155:SI=0x60010000
insn_cost 8 for   131: r156:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    88: debug remain => r125:SI
insn_cost 8 for    89: debug len => r125:SI
insn_cost 8 for    90: debug data => r124:SI
insn_cost 8 for    91: debug begin stmt marker
insn_cost 8 for    92: debug begin stmt marker
insn_cost 4 for    95: cc:CC=cmp(r125:SI,0x10000)
insn_cost 16 for    96: pc={(ltu(cc:CC,0))?L168:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 354334804
insn_cost 8 for    98: debug begin stmt marker
insn_cost 8 for    99: debug len => 0xffff
insn_cost 8 for   100: debug begin stmt marker
insn_cost 4 for   103: r143:SI=r125:SI-0xff00
      REG_DEAD r125:SI
insn_cost 4 for   104: r125:SI=r143:SI-0xff
      REG_DEAD r143:SI
insn_cost 8 for   106: debug remain => r125:SI
insn_cost 4 for   189: r120:SI=0xffff
insn_cost 2 for     6: r120:SI=r125:SI
      REG_DEAD r125:SI
insn_cost 4 for     7: r125:SI=0
insn_cost 8 for   109: debug remain => optimized away
insn_cost 8 for   111: debug remain => optimized away
insn_cost 8 for   112: debug len => optimized away
insn_cost 8 for   113: debug begin stmt marker
insn_cost 8 for   114: debug begin stmt marker
insn_cost 12 for   117: r147:SI=zero_extend([r153:SI+0x25])
insn_cost 4 for   119: r118:SI=zero_extend(r147:SI#0)
      REG_DEAD r147:SI
insn_cost 4 for   121: cc:CC=cmp(r118:SI,0x1)
      REG_DEAD r118:SI
insn_cost 16 for   122: pc={(cc:CC!=0)?L120:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   124: debug begin stmt marker
insn_cost 8 for   125: debug begin stmt marker
insn_cost 2 for   128: r3:SI=r120:SI
insn_cost 2 for   190: r2:SI=r155:SI
insn_cost 2 for   130: r1:SI=r124:SI
insn_cost 2 for   191: r0:SI=r156:SI
insn_cost 4 for   132: r0:SI=call [`HAL_DMA_Start_IT'] argc:0
      REG_DEAD r3:SI
      REG_DEAD r2:SI
      REG_DEAD r1:SI
      REG_CALL_DECL `HAL_DMA_Start_IT'
insn_cost 2 for   199: r160:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for   133: r150:SI=r160:SI
      REG_DEAD r160:SI
insn_cost 4 for   135: cc:CC=cmp(r150:SI,0)
      REG_DEAD r150:SI
insn_cost 16 for   136: pc={(cc:CC!=0)?L151:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 59055804
insn_cost 8 for   138: debug begin stmt marker
insn_cost 4 for   139: r151:SI=r120:SI<<0x1
      REG_DEAD r120:SI
insn_cost 4 for   140: r124:SI=r124:SI+r151:SI
      REG_DEAD r151:SI
insn_cost 8 for   141: debug data => r124:SI
insn_cost 8 for   142: debug begin stmt marker
insn_cost 8 for   143: debug len => r125:SI
insn_cost 8 for   144: debug begin stmt marker
insn_cost 4 for   146: cc:CC=cmp(r125:SI,0)
insn_cost 16 for   147: pc={(cc:CC!=0)?L145:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 1014686028
insn_cost 2 for     9: r123:SI=r125:SI
      REG_DEAD r125:SI
      REG_EQUAL 0
insn_cost 4 for     8: r123:SI=0x1
insn_cost 8 for   155: debug data => optimized away
insn_cost 8 for   156: debug length => optimized away
insn_cost 8 for   157: debug len => optimized away
insn_cost 8 for   158: debug remain => optimized away
insn_cost 2 for   162: r0:SI=r123:SI
      REG_DEAD r123:SI
insn_cost 8 for   163: use r0:SI
allowing combination of insns 24 and 25
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 24.
modifying insn i3    25: cc:CC=cmp(r131:SI,0)
      REG_DEAD r131:SI
deferring rescan insn with uid = 25.
allowing combination of insns 25 and 26
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 25.
modifying insn i3    26: {pc={(r131:SI==0)?L151:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_DEAD r131:SI
      REG_BR_PROB 365072228
deferring rescan insn with uid = 26.
allowing combination of insns 38 and 39
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 38.
modifying insn i3    39: cc:CC=cmp(r135:SI,0x1)
      REG_DEAD r135:SI
deferring rescan insn with uid = 39.
allowing combination of insns 51 and 53
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 51.
modifying insn i3    53: cc:CC=cmp(r159:SI,0)
      REG_DEAD r159:SI
deferring rescan insn with uid = 53.
allowing combination of insns 53 and 54
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 53.
modifying insn i3    54: {pc={(r159:SI!=0)?L151:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_DEAD r159:SI
      REG_BR_PROB 365072228
deferring rescan insn with uid = 54.
allowing combination of insns 67 and 68
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 67.
modifying insn i3    68: {pc={(r117:SI==0)?L79:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_BR_PROB 357913950
deferring rescan insn with uid = 68.
allowing combination of insns 103 and 104
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 103.
modifying insn i3   104: r125:SI=r125:SI-0xffff
deferring rescan insn with uid = 104.
allowing combination of insns 119 and 121
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 119.
modifying insn i3   121: cc:CC=cmp(r147:SI,0x1)
      REG_DEAD r147:SI
deferring rescan insn with uid = 121.
allowing combination of insns 133 and 135
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 133.
modifying insn i3   135: cc:CC=cmp(r160:SI,0)
      REG_DEAD r160:SI
deferring rescan insn with uid = 135.
allowing combination of insns 135 and 136
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 135.
modifying insn i3   136: {pc={(r160:SI!=0)?L151:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_DEAD r160:SI
      REG_BR_PROB 59055804
deferring rescan insn with uid = 136.
allowing combination of insns 139 and 140
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 139.
modifying insn i3   140: r124:SI=r120:SI<<0x1+r124:SI
      REG_DEAD r120:SI
deferring rescan insn with uid = 140.
allowing combination of insns 146 and 147
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 146.
modifying insn i3   147: {pc={(r125:SI!=0)?L145:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_BR_PROB 1014686028
deferring rescan insn with uid = 147.
starting the processing of deferred insns
rescanning insn with uid = 26.
rescanning insn with uid = 39.
rescanning insn with uid = 54.
rescanning insn with uid = 68.
rescanning insn with uid = 104.
rescanning insn with uid = 121.
rescanning insn with uid = 136.
rescanning insn with uid = 140.
rescanning insn with uid = 147.
ending the processing of deferred insns


ILI9341_SendData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r7={1d,19u} r12={4d} r13={1d,21u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={12d,5u} r101={2d} r102={1d,19u} r103={1d,18u} r104={2d} r105={2d} r106={2d} r117={1d,2u} r120={2d,2u} r123={2d,1u} r124={2d,5u} r125={5d,14u} r127={1d,1u} r131={1d,1u} r135={1d,1u} r137={1d,1u} r147={1d,1u} r153={1d,6u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 361{227d,134u,0e} in 92{90 regular + 2 call} insns.
(note 10 0 196 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 196 10 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":97:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 2 196 197 2 (set (reg/v/f:SI 124 [ data ])
        (reg:SI 157)) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 197 2 3 2 (set (reg:SI 158)
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":97:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(insn 3 197 4 2 (set (reg/v:SI 125 [ length ])
        (reg:SI 158)) "../System/lcd_ili9341.c":97:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "../System/lcd_ili9341.c":98:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":100:2 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 153)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":100:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])) "../System/lcd_ili9341.c":100:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 12 [0xc]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
            (const_int 64 [0x40]))) "../System/lcd_ili9341.c":100:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ hdma_memtomem_dma1_channel2.Init.PeriphInc ])
        (nil)))
(jump_insn 17 16 55 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":100:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
(code_label 55 17 18 3 11 (nil) [0 uses])
(note 18 55 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":112:2 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":112:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 24 22 25 3 NOTE_INSN_DELETED)
(note 25 24 26 3 NOTE_INSN_DELETED)
(jump_insn 26 25 30 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
                        (const_int 0 [0]))
                    (label_ref:SI 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":112:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:SI 131 [ hdma_memtomem_dma1_channel2.State ])
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 151)
      ; pc falls through to BB 6
(code_label 30 26 31 4 8 (nil) [2 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":103:49 -1
     (nil))
(debug_insn 33 32 36 4 (debug_marker) "../System/lcd_ili9341.c":103:9 -1
     (nil))
(insn 36 33 38 4 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":103:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 38 36 39 4 NOTE_INSN_DELETED)
(insn 39 38 40 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":103:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../System/lcd_ili9341.c":103:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 30)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (debug_marker) "../System/lcd_ili9341.c":103:51 -1
     (nil))
(debug_insn 43 42 45 5 (debug_marker) "../System/lcd_ili9341.c":104:3 -1
     (nil))
(insn 45 43 46 5 (set (reg:SI 137)
        (const_int 64 [0x40])) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [2 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (reg:SI 137)) "../System/lcd_ili9341.c":104:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(debug_insn 47 46 49 5 (debug_marker) "../System/lcd_ili9341.c":105:3 -1
     (nil))
(insn 49 47 50 5 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":105:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 198 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":105:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068d6800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 198 50 51 5 (set (reg:SI 159)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":105:7 -1
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(note 51 198 53 5 NOTE_INSN_DELETED)
(note 53 51 54 5 NOTE_INSN_DELETED)
(jump_insn 54 53 60 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 159)
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":105:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:SI 159)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 151)
      ; pc falls through to BB 3
(note 60 54 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 6 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 62 61 63 6 (var_location:SI length (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker:BLK) "../System/lcd_ili9341.c":96:9 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../System/lcd_ili9341.c":115:2 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 117 [ _15 ])
        (mem/c:SI (plus:SI (reg/f:SI 153)
                (const_int 20 [0x14])) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])) "../System/lcd_ili9341.c":115:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)
                    (const_int 20 [0x14]))) [2 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])
        (nil)))
(note 67 66 68 6 NOTE_INSN_DELETED)
(jump_insn 68 67 69 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 117 [ _15 ])
                        (const_int 0 [0]))
                    (label_ref 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":115:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 79)
(note 69 68 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _15 ])
            (const_int 512 [0x200]))) "../System/lcd_ili9341.c":115:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _15 ])
        (nil)))
(jump_insn 71 70 72 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../System/lcd_ili9341.c":115:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870918 (nil)))
 -> 85)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 8 (debug_marker) "../System/lcd_ili9341.c":118:4 -1
     (nil))
(insn 74 73 75 8 (set (reg/v:SI 125 [ length ])
        (lshiftrt:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":118:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 75 74 76 8 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":118:8 -1
     (nil))
(debug_insn 76 75 79 8 (debug_marker) "../System/lcd_ili9341.c":119:4 -1
     (nil))
      ; pc falls through to BB 10
(code_label 79 76 80 9 12 (nil) [1 uses])
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 9 (debug_marker) "../System/lcd_ili9341.c":121:4 -1
     (nil))
(insn 82 81 83 9 (set (reg/v:SI 125 [ length ])
        (ashift:SI (reg/v:SI 125 [ length ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":121:8 147 {*arm_shiftsi3}
     (nil))
(debug_insn 83 82 84 9 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":121:8 -1
     (nil))
(debug_insn 84 83 85 9 (debug_marker) "../System/lcd_ili9341.c":122:4 -1
     (nil))
(code_label 85 84 86 10 13 (nil) [1 uses])
(note 86 85 129 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 129 86 131 10 (set (reg:SI 155)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 145 10 (set (reg/f:SI 156)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 145 131 87 11 16 (nil) [1 uses])
(note 87 145 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 11 (var_location:SI remain (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 89 88 90 11 (var_location:SI len (reg/v:SI 125 [ length ])) -1
     (nil))
(debug_insn 90 89 91 11 (var_location:SI data (reg/v/f:SI 124 [ data ])) -1
     (nil))
(debug_insn 91 90 92 11 (debug_marker) "../System/lcd_ili9341.c":131:2 -1
     (nil))
(debug_insn 92 91 95 11 (debug_marker) "../System/lcd_ili9341.c":133:3 -1
     (nil))
(insn 95 92 96 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ length ])
            (const_int 65536 [0x10000]))) "../System/lcd_ili9341.c":133:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 96 95 97 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../System/lcd_ili9341.c":133:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 168)
(note 97 96 98 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 12 (debug_marker) "../System/lcd_ili9341.c":135:4 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:SI len (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 -1
     (nil))
(debug_insn 100 99 103 12 (debug_marker) "../System/lcd_ili9341.c":136:4 -1
     (nil))
(note 103 100 104 12 NOTE_INSN_DELETED)
(insn 104 103 106 12 (set (reg/v:SI 125 [ length ])
        (plus:SI (reg/v:SI 125 [ length ])
            (const_int -65535 [0xffffffffffff0001]))) "../System/lcd_ili9341.c":136:11 7 {*arm_addsi3}
     (nil))
(debug_insn 106 104 189 12 (var_location:SI remain (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":136:11 -1
     (nil))
(insn 189 106 168 12 (set (reg/v:SI 120 [ len ])
        (const_int 65535 [0xffff])) "../System/lcd_ili9341.c":135:8 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 14
(code_label 168 189 167 13 18 (nil) [1 uses])
(note 167 168 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 167 7 13 (set (reg/v:SI 120 [ len ])
        (reg/v:SI 125 [ length ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (nil)))
(insn 7 6 109 13 (set (reg/v:SI 125 [ length ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":140:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 109 7 120 13 (var_location:SI remain (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":140:11 -1
     (nil))
(code_label 120 109 110 14 15 (nil) [1 uses])
(note 110 120 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 14 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 112 111 113 14 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 113 112 114 14 (debug_marker) "../System/lcd_ili9341.c":144:49 -1
     (nil))
(debug_insn 114 113 117 14 (debug_marker) "../System/lcd_ili9341.c":144:9 -1
     (nil))
(insn 117 114 119 14 (set (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 153)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":144:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 119 117 121 14 NOTE_INSN_DELETED)
(insn 121 119 122 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":144:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 122 121 123 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../System/lcd_ili9341.c":144:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 120)
(note 123 122 124 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 15 (debug_marker) "../System/lcd_ili9341.c":144:51 -1
     (nil))
(debug_insn 125 124 128 15 (debug_marker) "../System/lcd_ili9341.c":146:3 -1
     (nil))
(insn 128 125 190 15 (set (reg:SI 3 r3)
        (reg/v:SI 120 [ len ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 128 130 15 (set (reg:SI 2 r2)
        (reg:SI 155)) "../System/lcd_ili9341.c":146:7 -1
     (nil))
(insn 130 190 191 15 (set (reg:SI 1 r1)
        (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":146:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 130 132 15 (set (reg:SI 0 r0)
        (reg/f:SI 156)) "../System/lcd_ili9341.c":146:7 -1
     (nil))
(call_insn 132 191 199 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":146:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d6b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 199 132 133 15 (set (reg:SI 160)
        (reg:SI 0 r0)) "../System/lcd_ili9341.c":146:7 -1
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(note 133 199 135 15 NOTE_INSN_DELETED)
(note 135 133 136 15 NOTE_INSN_DELETED)
(jump_insn 136 135 137 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 160)
                        (const_int 0 [0]))
                    (label_ref 151)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":146:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:SI 160)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 151)
(note 137 136 138 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 16 (debug_marker) "../System/lcd_ili9341.c":152:3 -1
     (nil))
(note 139 138 140 16 NOTE_INSN_DELETED)
(insn 140 139 141 16 (set (reg/v/f:SI 124 [ data ])
        (plus:SI (ashift:SI (reg/v:SI 120 [ len ])
                (const_int 1 [0x1]))
            (reg/v/f:SI 124 [ data ]))) "../System/lcd_ili9341.c":152:8 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 120 [ len ])
        (nil)))
(debug_insn 141 140 142 16 (var_location:SI data (reg/v/f:SI 124 [ data ])) "../System/lcd_ili9341.c":152:8 -1
     (nil))
(debug_insn 142 141 143 16 (debug_marker) "../System/lcd_ili9341.c":153:3 -1
     (nil))
(debug_insn 143 142 144 16 (var_location:SI len (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":153:7 -1
     (nil))
(debug_insn 144 143 146 16 (debug_marker) "../System/lcd_ili9341.c":155:8 -1
     (nil))
(note 146 144 147 16 NOTE_INSN_DELETED)
(jump_insn 147 146 150 16 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 125 [ length ])
                        (const_int 0 [0]))
                    (label_ref:SI 145)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":155:2 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 145)
(note 150 147 9 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 9 150 151 17 (set (reg:SI 123 [ <retval> ])
        (reg/v:SI 125 [ length ])) "../System/lcd_ili9341.c":157:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ length ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 19
(code_label 151 9 152 18 9 (nil) [3 uses])
(note 152 151 8 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 8 152 155 18 (set (reg:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../System/lcd_ili9341.c":107:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 155 8 156 18 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 18 (var_location:SI length (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 157 156 158 18 (var_location:SI len (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 158 157 161 18 (var_location:SI remain (clobber (const_int 0 [0]))) -1
     (nil))
(code_label 161 158 164 19 7 (nil) [0 uses])
(note 164 161 162 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 162 164 163 19 (set (reg/i:SI 0 r0)
        (reg:SI 123 [ <retval> ])) "../System/lcd_ili9341.c":158:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ <retval> ])
        (nil)))
(insn 163 162 0 19 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":158:1 -1
     (nil))

;; Function ILI9341_SendRepeatedData (ILI9341_SendRepeatedData, funcdef_no=334, decl_uid=10003, cgraph_uid=338, symbol_order=339)

scanning new insn with uid = 56.
rescanning insn with uid = 2.
scanning new insn with uid = 57.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


ILI9341_SendRepeatedData

Dataflow summary:
def_info->table_size = 33, use_info->table_size = 34
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={2d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 71{35d,36u,0e} in 34{34 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 121 122
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 113 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; lr  def 	 100 [cc] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; live  gen 	 100 [cc] 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117

( 2 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u30(0){ }u31(7){ }u32(13){ }u33(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 36 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 44 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
  Adding insn 35 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 116 117
  Adding insn 22 to worklist
  Adding insn 5 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
  Adding insn 14 to worklist
  Adding insn 3 to worklist
  Adding insn 57 to worklist
  Adding insn 2 to worklist
  Adding insn 56 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)
insn_cost 2 for    56: r121:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r115:SI=r121:SI
      REG_DEAD r121:SI
insn_cost 2 for    57: r122:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r116:SI=r122:SI
      REG_DEAD r122:SI
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug increment => 0x1
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: debug i => 0
insn_cost 8 for    13: debug begin stmt marker
insn_cost 4 for    14: cc:CC=cmp(r116:SI,0)
insn_cost 16 for    15: pc={(cc:CC==0)?L37:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for     5: r113:SI=0
insn_cost 8 for    22: r117:SI=0x60010000
insn_cost 8 for    17: debug i => r113:SI
insn_cost 8 for    18: debug begin stmt marker
insn_cost 8 for    19: debug data => r115:SI#0
insn_cost 8 for    20: debug inline entry marker
insn_cost 8 for    21: debug begin stmt marker
insn_cost 4 for    24: [r117:SI]=r115:SI#0
insn_cost 8 for    25: debug begin stmt marker
insn_cost 8 for    26: debug inline entry marker
insn_cost 8 for    27: debug begin stmt marker
insn_cost 8 for    28: {asm_operands;clobber [scratch];}
insn_cost 8 for    29: debug data => optimized away
insn_cost 8 for    30: debug begin stmt marker
insn_cost 4 for    31: r113:SI=r113:SI+0x1
insn_cost 8 for    32: debug i => r113:SI
insn_cost 8 for    33: debug begin stmt marker
insn_cost 4 for    35: cc:CC=cmp(r116:SI,r113:SI)
insn_cost 16 for    36: pc={(cc:CC!=0)?L34:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    39: debug begin stmt marker
insn_cost 4 for    44: r0:SI=0
insn_cost 8 for    45: use r0:SI
allowing combination of insns 3 and 14
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3    14: {cc:CC=cmp(r122:SI,0);r116:SI=r122:SI;}
      REG_DEAD r122:SI
deferring rescan insn with uid = 14.
allowing combination of insns 14 and 15
original costs 4 + 16 = 20
replacement costs 2 + 16 = 18
deferring deletion of insn with uid = 14.
modifying insn i2    14: r116:SI=r122:SI
deferring rescan insn with uid = 14.
modifying insn i3    15: {pc={(r122:SI==0)?L37:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_DEAD r122:SI
      REG_BR_PROB 118111604
deferring rescan insn with uid = 15.
starting the processing of deferred insns
rescanning insn with uid = 14.
rescanning insn with uid = 15.
ending the processing of deferred insns


ILI9341_SendRepeatedData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={2d,4u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r121={1d,1u} r122={1d,2u} 
;;    total ref usage 70{35d,35u,0e} in 33{33 regular + 0 call} insns.
(note 6 0 56 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 56 6 2 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ data ])) "../System/lcd_ili9341.c":162:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ data ])
        (nil)))
(insn 2 56 57 2 (set (reg/v:SI 115 [ data ])
        (reg:SI 121)) "../System/lcd_ili9341.c":162:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 57 2 3 2 (set (reg:SI 122)
        (reg:SI 1 r1 [ num_copies ])) "../System/lcd_ili9341.c":162:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ num_copies ])
        (nil)))
(note 3 57 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../System/lcd_ili9341.c":163:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI increment (const_int 1 [0x1])) "../System/lcd_ili9341.c":163:10 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":165:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":165:7 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 14 13 15 2 (set (reg/v:SI 116 [ num_copies ])
        (reg:SI 122)) "../System/lcd_ili9341.c":165:2 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 15 14 47 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 122)
                        (const_int 0 [0]))
                    (label_ref:SI 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":165:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:SI 122)
            (int_list:REG_BR_PROB 118111604 (nil))))
 -> 37)
(note 47 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 47 22 3 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":165:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 5 34 3 (set (reg/f:SI 117)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":47:45 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 34 22 16 4 33 (nil) [1 uses])
(note 16 34 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 18 17 19 4 (debug_marker) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 19 18 20 4 (var_location:HI data (subreg:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker:BLK) "../System/lcd_ili9341.c":45:20 -1
     (nil))
(debug_insn 21 20 24 4 (debug_marker) "../System/lcd_ili9341.c":47:2 -1
     (nil))
(insn 24 21 25 4 (set (mem/v:HI (reg/f:SI 117) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])
        (subreg/s/v:HI (reg/v:SI 115 [ data ]) 0)) "../System/lcd_ili9341.c":47:45 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":50:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 28 27 29 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 29 28 30 4 (var_location:HI data (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":166:3 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":165:51 -1
     (nil))
(insn 31 30 32 4 (set (reg/v:SI 113 [ i ])
        (plus:SI (reg/v:SI 113 [ i ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":165:53 7 {*arm_addsi3}
     (nil))
(debug_insn 32 31 33 4 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 33 32 35 4 (debug_marker) "../System/lcd_ili9341.c":165:23 -1
     (nil))
(insn 35 33 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ num_copies ])
            (reg/v:SI 113 [ i ]))) "../System/lcd_ili9341.c":165:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../System/lcd_ili9341.c":165:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 34)
(code_label 37 36 38 5 32 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 44 5 (debug_marker) "../System/lcd_ili9341.c":168:2 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd_ili9341.c":169:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 0 5 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":169:1 -1
     (nil))

;; Function ILI9341_RecvData (ILI9341_RecvData, funcdef_no=335, decl_uid=10006, cgraph_uid=339, symbol_order=340)

scanning new insn with uid = 60.
rescanning insn with uid = 2.
scanning new insn with uid = 61.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


ILI9341_RecvData

Dataflow summary:
def_info->table_size = 39, use_info->table_size = 40
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,2u} r115={1d,1u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 82{41d,41u,0e} in 39{39 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 122 123 124 132 133
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 122 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; lr  def 	 114 121 126 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
;; live  gen 	 114 121 126 127 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128

( 3 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; lr  def 	 100 [cc] 114 115 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; live  gen 	 100 [cc] 114 115 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128

( 4 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
  Adding insn 46 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 121 128
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123
  Adding insn 24 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 3 to worklist
  Adding insn 61 to worklist
  Adding insn 2 to worklist
  Adding insn 60 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)
insn_cost 2 for    60: r132:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r122:SI=r132:SI
      REG_DEAD r132:SI
insn_cost 2 for    61: r133:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r123:SI=r133:SI
      REG_DEAD r133:SI
insn_cost 8 for     7: debug begin stmt marker
insn_cost 12 for     8: r113:SI=zero_extend([r122:SI])
insn_cost 8 for     9: debug address => r113:SI#0
insn_cost 8 for    10: debug inline entry marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 4 for    12: r124:SI=0x60000000
insn_cost 4 for    14: [r124:SI]=r113:SI#0
      REG_DEAD r124:SI
      REG_DEAD r113:SI
insn_cost 8 for    15: debug begin stmt marker
insn_cost 8 for    16: debug inline entry marker
insn_cost 8 for    17: debug begin stmt marker
insn_cost 8 for    18: {asm_operands;clobber [scratch];}
insn_cost 8 for    19: debug address => optimized away
insn_cost 8 for    20: debug begin stmt marker
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: debug i => 0
insn_cost 8 for    23: debug begin stmt marker
insn_cost 4 for    24: cc:CC=cmp(r123:SI,0)
insn_cost 16 for    25: pc={(cc:CC==0)?L50:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 118111604
insn_cost 4 for    27: r114:SI=r122:SI-0x2
insn_cost 4 for    28: r126:SI=r123:SI<<0x1
      REG_DEAD r123:SI
insn_cost 4 for    29: r127:SI=r126:SI-0x2
      REG_DEAD r126:SI
insn_cost 4 for    30: r121:SI=r122:SI+r127:SI
      REG_DEAD r127:SI
      REG_DEAD r122:SI
insn_cost 8 for    36: r128:SI=0x60010000
insn_cost 8 for    32: debug i => optimized away
insn_cost 8 for    33: debug begin stmt marker
insn_cost 8 for    34: debug inline entry marker
insn_cost 8 for    35: debug begin stmt marker
insn_cost 12 for    37: r129:HI=[r128:SI]
insn_cost 4 for    38: r115:SI=zero_extend(r129:HI)
      REG_DEAD r129:HI
insn_cost 4 for    41: [++r114:SI]=r115:SI#0
      REG_DEAD r115:SI
      REG_INC r114:SI
insn_cost 8 for    42: debug begin stmt marker
insn_cost 8 for    43: debug i => optimized away
insn_cost 8 for    44: debug begin stmt marker
insn_cost 4 for    46: cc:CC=cmp(r114:SI,r121:SI)
insn_cost 16 for    47: pc={(cc:CC!=0)?L45:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
allowing combination of insns 24 and 25
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 24.
modifying insn i3    25: {pc={(r123:SI==0)?L50:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_BR_PROB 118111604
deferring rescan insn with uid = 25.
allowing combination of insns 28, 29 and 30
original costs 4 + 4 + 4 = 12
replacement costs 4 + 4 = 8
deferring deletion of insn with uid = 28.
modifying insn i2    29: r127:SI=r123:SI<<0x1+r122:SI
      REG_DEAD r123:SI
      REG_DEAD r122:SI
deferring rescan insn with uid = 29.
modifying insn i3    30: r121:SI=r127:SI-0x2
      REG_DEAD r127:SI
deferring rescan insn with uid = 30.
allowing combination of insns 38 and 41
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 38.
modifying insn i3    41: [++r114:SI]=r129:HI
      REG_DEAD r129:HI
      REG_INC r114:SI
deferring rescan insn with uid = 41.
starting the processing of deferred insns
rescanning insn with uid = 25.
rescanning insn with uid = 29.
rescanning insn with uid = 30.
rescanning insn with uid = 41.
ending the processing of deferred insns


ILI9341_RecvData

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,2u} r121={1d,1u} r122={1d,3u} r123={1d,2u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 77{39d,38u,0e} in 36{36 regular + 0 call} insns.
(note 5 0 60 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 60 5 2 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ address ])) "../System/lcd_ili9341.c":271:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ address ])
        (nil)))
(insn 2 60 61 2 (set (reg/v/f:SI 122 [ address ])
        (reg:SI 132)) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 61 2 3 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ length ])) "../System/lcd_ili9341.c":271:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ length ])
        (nil)))
(insn 3 61 4 2 (set (reg/v:SI 123 [ length ])
        (reg:SI 133)) "../System/lcd_ili9341.c":271:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 122 [ address ]) [1 *address_7(D)+0 S2 A16]))) "../System/lcd_ili9341.c":272:2 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(debug_insn 9 8 10 2 (var_location:HI address (subreg:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 12 11 14 2 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 12 15 2 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 18 17 19 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":272:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/lcd_ili9341.c":274:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd_ili9341.c":274:7 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(note 24 23 25 2 NOTE_INSN_DELETED)
(jump_insn 25 24 26 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 123 [ length ])
                        (const_int 0 [0]))
                    (label_ref:SI 50)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":274:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 50)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:SI 114 [ ivtmp.41 ])
        (plus:SI (reg/v/f:SI 122 [ address ])
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (nil))
(note 28 27 29 3 NOTE_INSN_DELETED)
(insn 29 28 30 3 (set (reg:SI 127)
        (plus:SI (ashift:SI (reg/v:SI 123 [ length ])
                (const_int 1 [0x1]))
            (reg/v/f:SI 122 [ address ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 123 [ length ])
        (expr_list:REG_DEAD (reg/v/f:SI 122 [ address ])
            (nil))))
(insn 30 29 36 3 (set (reg:SI 121 [ _23 ])
        (plus:SI (reg:SI 127)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 36 30 45 3 (set (reg/f:SI 128)
        (const_int 1610678272 [0x60010000])) "../System/lcd_ili9341.c":62:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 45 36 31 4 42 (nil) [1 uses])
(note 31 45 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":275:3 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker:BLK) "../System/lcd_ili9341.c":60:24 -1
     (nil))
(debug_insn 35 34 37 4 (debug_marker) "../System/lcd_ili9341.c":62:2 -1
     (nil))
(insn 37 35 38 4 (set (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (mem/v:HI (reg/f:SI 128) [1 MEM[(volatile LCD_IO_Data_t *)1610678272B]+0 S2 A64])) "../System/lcd_ili9341.c":62:9 724 {*thumb2_movhi_vfp}
     (nil))
(note 38 37 41 4 NOTE_INSN_DELETED)
(insn 41 38 42 4 (set (mem:HI (pre_inc:SI (reg:SI 114 [ ivtmp.41 ])) [1 MEM[base: _14, offset: 0B]+0 S2 A16])
        (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])) "../System/lcd_ili9341.c":275:14 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 129 [ MEM[(volatile LCD_IO_Data_t *)1610678272B] ])
        (expr_list:REG_INC (reg:SI 114 [ ivtmp.41 ])
            (nil))))
(debug_insn 42 41 43 4 (debug_marker) "../System/lcd_ili9341.c":274:35 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../System/lcd_ili9341.c":274:23 -1
     (nil))
(insn 46 44 47 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ ivtmp.41 ])
            (reg:SI 121 [ _23 ]))) "../System/lcd_ili9341.c":274:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 50 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../System/lcd_ili9341.c":274:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 45)
(code_label 50 47 51 5 40 (nil) [1 uses])
(note 51 50 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Function ILI9341_SetOrientation (ILI9341_SetOrientation, funcdef_no=336, decl_uid=10008, cgraph_uid=340, symbol_order=341)

scanning new insn with uid = 97.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 10 (  1.1)


ILI9341_SetOrientation

Dataflow summary:
def_info->table_size = 124, use_info->table_size = 60
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,10u,1e} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,2u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 186{125d,59u,2e} in 58{57 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116 117 118 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 116 117 118 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 115 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
;; live  gen 	 100 [cc] 115 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 134

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 124 126 127
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116

( 4 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 129 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; live  gen 	 131 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 27 to worklist
  Adding insn 22 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 54 to worklist
  Adding insn 61 to worklist
  Adding insn 71 to worklist
  Adding insn 77 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 133
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 134
  Adding insn 26 to worklist
  Adding insn 24 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 134
  Adding insn 86 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 2 to worklist
  Adding insn 97 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 10 (  1.1)
insn_cost 2 for    97: r135:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r116:SI=r135:SI
      REG_DEAD r135:SI
insn_cost 8 for     6: debug begin stmt marker
insn_cost 8 for     7: debug command => 0x36
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: r117:SI=`*.LANCHOR0'
insn_cost 12 for    10: r118:SI=[r116:SI*0x4+r117:SI]
      REG_DEAD r117:SI
      REG_EQUAL [r116:SI*0x4+`*.LANCHOR0']
insn_cost 4 for    12: [sfp:SI-0x2]=r118:SI#0
      REG_DEAD r118:SI
insn_cost 8 for    13: debug begin stmt marker
insn_cost 8 for    14: debug address => debug_implicit_ptr
insn_cost 8 for    15: debug inline entry marker
insn_cost 8 for    16: debug begin stmt marker
insn_cost 8 for    86: r134:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    18: debug begin stmt marker
insn_cost 8 for    19: debug begin stmt marker
insn_cost 12 for    22: r123:SI=zero_extend([r134:SI+0x25])
insn_cost 4 for    24: r115:SI=zero_extend(r123:SI#0)
      REG_DEAD r123:SI
insn_cost 4 for    26: cc:CC=cmp(r115:SI,0x1)
insn_cost 16 for    27: pc={(cc:CC!=0)?L25:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    29: debug begin stmt marker
insn_cost 8 for    30: debug begin stmt marker
insn_cost 8 for    31: debug address => 0x36
insn_cost 8 for    32: debug inline entry marker
insn_cost 8 for    33: debug begin stmt marker
insn_cost 4 for    34: r124:SI=0x60000000
insn_cost 4 for    35: r126:SI=0x36
insn_cost 4 for    37: [r124:SI]=r126:SI#0
      REG_DEAD r126:SI
      REG_DEAD r124:SI
insn_cost 8 for    38: debug begin stmt marker
insn_cost 8 for    39: debug inline entry marker
insn_cost 8 for    40: debug begin stmt marker
insn_cost 8 for    41: {asm_operands;clobber [scratch];}
insn_cost 8 for    42: debug address => optimized away
insn_cost 8 for    43: debug address => optimized away
insn_cost 8 for    44: debug begin stmt marker
insn_cost 4 for    45: r127:SI=sfp:SI-0x2
insn_cost 2 for    46: r1:SI=r115:SI
      REG_DEAD r115:SI
      REG_EQUAL 0x1
insn_cost 2 for    47: r0:SI=r127:SI
      REG_DEAD r127:SI
      REG_EQUAL sfp:SI-0x2
insn_cost 4 for    48: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for    49: debug begin stmt marker
insn_cost 4 for    50: cc:CC=cmp(r116:SI,0)
insn_cost 16 for    51: pc={(cc:CC==0)?L55:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 268435460
insn_cost 4 for    53: cc:CC=cmp(r116:SI,0x3)
insn_cost 16 for    54: pc={(cc:CC!=0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 715827884
insn_cost 8 for    57: debug begin stmt marker
insn_cost 8 for    58: debug begin stmt marker
insn_cost 8 for    59: r133:SI=`*.LANCHOR1'
insn_cost 8 for    60: r129:DI=0xf000000140
insn_cost 4 for    61: [r133:SI]=r129:DI
      REG_DEAD r129:DI
insn_cost 8 for    62: debug begin stmt marker
insn_cost 8 for    67: debug begin stmt marker
insn_cost 8 for    68: debug begin stmt marker
insn_cost 8 for    69: r133:SI=`*.LANCHOR1'
insn_cost 8 for    70: r131:DI=0x140000000f0
insn_cost 4 for    71: [r133:SI]=r131:DI
      REG_DEAD r131:DI
insn_cost 8 for    72: debug begin stmt marker
insn_cost 8 for    75: debug begin stmt marker
insn_cost 4 for    77: [r133:SI+0x8]=r116:SI
      REG_DEAD r133:SI
      REG_DEAD r116:SI
insn_cost 8 for    78: debug command => optimized away
allowing combination of insns 24 and 26
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2    24: r115:SI=zero_extend(r123:SI#0)
deferring rescan insn with uid = 24.
modifying insn i3    26: cc:CC=cmp(r123:SI,0x1)
      REG_DEAD r123:SI
deferring rescan insn with uid = 26.
allowing combination of insns 45 and 47
original costs 4 + 2 = 6
replacement cost 4
deferring deletion of insn with uid = 45.
modifying insn i3    47: r0:SI=sfp:SI-0x2
deferring rescan insn with uid = 47.
allowing combination of insns 50 and 51
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 50.
modifying insn i3    51: {pc={(r116:SI==0)?L55:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_BR_PROB 268435460
deferring rescan insn with uid = 51.
starting the processing of deferred insns
rescanning insn with uid = 24.
rescanning insn with uid = 26.
rescanning insn with uid = 47.
rescanning insn with uid = 51.
ending the processing of deferred insns


ILI9341_SetOrientation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,2u} r101={1d} r102={1d,10u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r115={1d,1u} r116={1d,4u,1e} r117={1d,1u} r118={1d,1u} r123={1d,2u} r124={1d,1u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r133={2d,3u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 182{124d,57u,1e} in 56{55 regular + 1 call} insns.
(note 4 0 97 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 97 4 2 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ orientation ])) "../System/lcd_ili9341.c":283:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ orientation ])
        (nil)))
(insn 2 97 3 2 (set (reg/v:SI 116 [ orientation ])
        (reg:SI 135)) "../System/lcd_ili9341.c":283:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 118 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 117)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 116 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 12 10 13 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter+0 S2 A16])
        (subreg:HI (reg:SI 118 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 16 15 86 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 86 16 25 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 25 86 17 3 54 (nil) [1 uses])
(note 17 25 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 19 18 22 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 22 19 24 3 (set (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 24 22 26 3 (set (reg:SI 115 [ _14 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 24 27 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 27 26 28 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 34 33 35 4 (set (reg/f:SI 124)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 37 4 (set (reg:SI 126)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:HI (reg/f:SI 124) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 126) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 41 40 42 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 42 41 43 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(note 45 44 46 4 NOTE_INSN_DELETED)
(insn 46 45 47 4 (set (reg:SI 1 r1)
        (reg:SI 115 [ _14 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _14 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 47 46 48 4 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 49 48 50 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(note 50 49 51 4 NOTE_INSN_DELETED)
(jump_insn 51 50 52 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 116 [ orientation ])
                        (const_int 0 [0]))
                    (label_ref:SI 55)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":290:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 55)
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 65)
(code_label 55 54 56 6 55 (nil) [1 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 58 57 59 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 59 58 60 6 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 6 (set (reg:DI 129)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 61 60 62 6 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 129)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 129)
        (nil)))
(debug_insn 62 61 65 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 65 62 66 7 56 (nil) [1 uses])
(note 66 65 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 69 68 70 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:DI 131)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 7 (set (mem/c:DI (reg/f:SI 133) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 131)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 131)
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(code_label 73 72 74 8 57 (nil) [0 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 77 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 77 75 78 8 (set (mem/c:SI (plus:SI (reg/f:SI 133)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 116 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_DEAD (reg/v:SI 116 [ orientation ])
            (nil))))
(debug_insn 78 77 0 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetDisplayWindow (ILI9341_SetDisplayWindow, funcdef_no=337, decl_uid=10013, cgraph_uid=341, symbol_order=342)

scanning new insn with uid = 183.
rescanning insn with uid = 2.
scanning new insn with uid = 184.
rescanning insn with uid = 3.
scanning new insn with uid = 185.
rescanning insn with uid = 4.
scanning new insn with uid = 186.
rescanning insn with uid = 5.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 11 (  1.2)


ILI9341_SetDisplayWindow

Dataflow summary:
def_info->table_size = 228, use_info->table_size = 100
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,17u,2e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r115={1d,2u} r125={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r140={1d,3u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} 
;;    total ref usage 336{232d,102u,2e} in 129{127 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d186(102){ }d187(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 115 140 141 142 143 144 146 148 149 150 155 157 200 201 202 203 204
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 140 141 142 143 144 146 148 149 150 155 157 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 135 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  gen 	 100 [cc] 135 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 164 166 168 170 172 173 174 179 181 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
;; live  gen 	 0 [r0] 1 [r1] 125 164 166 168 170 172 173 174 179 181 199
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 134 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  gen 	 100 [cc] 134 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 188 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
;; live  gen 	 0 [r0] 1 [r1] 188 190
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200

( 6 7 )->[7]->( 7 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 100 [cc] 133 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  gen 	 100 [cc] 133 195
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 196 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 196 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 37 to worklist
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 16 to worklist
  Adding insn 52 to worklist
  Adding insn 47 to worklist
  Adding insn 100 to worklist
  Adding insn 90 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 114 to worklist
  Adding insn 109 to worklist
  Adding insn 135 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 151 to worklist
  Adding insn 146 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 159 to worklist
  Adding insn 158 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
  Adding insn 150 to worklist
  Adding insn 148 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
  Adding insn 113 to worklist
  Adding insn 111 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 200
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
  Adding insn 51 to worklist
  Adding insn 49 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 200
  Adding insn 175 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 5 to worklist
  Adding insn 186 to worklist
  Adding insn 4 to worklist
  Adding insn 185 to worklist
  Adding insn 3 to worklist
  Adding insn 184 to worklist
  Adding insn 2 to worklist
  Adding insn 183 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 12 (  1.3)
insn_cost 2 for   183: r201:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r140:SI=r201:SI
      REG_DEAD r201:SI
insn_cost 2 for   184: r202:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r141:SI=r202:SI
      REG_DEAD r202:SI
insn_cost 2 for   185: r203:SI=r2:SI
      REG_DEAD r2:SI
insn_cost 2 for     4: r142:SI=r203:SI
      REG_DEAD r203:SI
insn_cost 2 for   186: r204:SI=r3:SI
      REG_DEAD r3:SI
insn_cost 2 for     5: r143:SI=r204:SI
      REG_DEAD r204:SI
insn_cost 8 for     9: debug begin stmt marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: debug command => 0x2a
insn_cost 8 for    13: debug begin stmt marker
insn_cost 4 for    14: r144:SI=r140:SI 0>>0x8
insn_cost 4 for    16: [sfp:SI-0x8]=r144:SI#0
      REG_DEAD r144:SI
insn_cost 8 for    17: debug begin stmt marker
insn_cost 4 for    18: r115:SI=zero_extend(r140:SI#0)
insn_cost 4 for    19: r146:SI=zero_extend(r115:SI#0)
insn_cost 4 for    21: [sfp:SI-0x6]=r146:SI#0
      REG_DEAD r146:SI
insn_cost 8 for    22: debug begin stmt marker
insn_cost 4 for    23: r148:SI=r142:SI-0x1
      REG_DEAD r142:SI
insn_cost 4 for    24: r149:SI=r148:SI+r140:SI
      REG_DEAD r140:SI
insn_cost 4 for    25: r150:SI=r149:SI 0>>0x8
      REG_DEAD r149:SI
insn_cost 4 for    27: [sfp:SI-0x4]=r150:SI#0
      REG_DEAD r150:SI
insn_cost 8 for    28: debug begin stmt marker
insn_cost 4 for    32: r155:SI=r115:SI+r148:SI
      REG_DEAD r148:SI
      REG_DEAD r115:SI
insn_cost 4 for    35: r157:SI=zero_extend(r155:SI#0)
      REG_DEAD r155:SI
insn_cost 4 for    37: [sfp:SI-0x2]=r157:SI#0
      REG_DEAD r157:SI
insn_cost 8 for    38: debug begin stmt marker
insn_cost 8 for    39: debug address => debug_implicit_ptr
insn_cost 8 for    40: debug inline entry marker
insn_cost 8 for    41: debug begin stmt marker
insn_cost 8 for   175: r200:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    43: debug begin stmt marker
insn_cost 8 for    44: debug begin stmt marker
insn_cost 12 for    47: r163:SI=zero_extend([r200:SI+0x25])
insn_cost 4 for    49: r135:SI=zero_extend(r163:SI#0)
      REG_DEAD r163:SI
insn_cost 4 for    51: cc:CC=cmp(r135:SI,0x1)
      REG_DEAD r135:SI
insn_cost 16 for    52: pc={(cc:CC!=0)?L50:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    54: debug begin stmt marker
insn_cost 8 for    55: debug begin stmt marker
insn_cost 8 for    56: debug address => 0x2a
insn_cost 8 for    57: debug inline entry marker
insn_cost 8 for    58: debug begin stmt marker
insn_cost 4 for    59: r164:SI=0x60000000
insn_cost 4 for    60: r166:SI=0x2a
insn_cost 4 for    62: [r164:SI]=r166:SI#0
      REG_DEAD r166:SI
      REG_DEAD r164:SI
insn_cost 8 for    63: debug begin stmt marker
insn_cost 8 for    64: debug inline entry marker
insn_cost 8 for    65: debug begin stmt marker
insn_cost 8 for    66: {asm_operands;clobber [scratch];}
insn_cost 8 for    67: debug address => optimized away
insn_cost 8 for    68: debug address => optimized away
insn_cost 8 for    69: debug begin stmt marker
insn_cost 4 for    70: r199:SI=sfp:SI-0x8
insn_cost 4 for    71: r1:SI=0x4
insn_cost 2 for    72: r0:SI=r199:SI
      REG_EQUAL sfp:SI-0x8
insn_cost 4 for    73: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for    74: debug begin stmt marker
insn_cost 8 for    75: debug command => 0x2b
insn_cost 8 for    76: debug begin stmt marker
insn_cost 4 for    77: r168:SI=r141:SI 0>>0x8
insn_cost 4 for    79: [sfp:SI-0x8]=r168:SI#0
      REG_DEAD r168:SI
insn_cost 8 for    80: debug begin stmt marker
insn_cost 4 for    81: r125:SI=zero_extend(r141:SI#0)
insn_cost 4 for    82: r170:SI=zero_extend(r125:SI#0)
insn_cost 4 for    84: [sfp:SI-0x6]=r170:SI#0
      REG_DEAD r170:SI
insn_cost 8 for    85: debug begin stmt marker
insn_cost 4 for    86: r172:SI=r143:SI-0x1
      REG_DEAD r143:SI
insn_cost 4 for    87: r173:SI=r172:SI+r141:SI
      REG_DEAD r141:SI
insn_cost 4 for    88: r174:SI=r173:SI 0>>0x8
      REG_DEAD r173:SI
insn_cost 4 for    90: [sfp:SI-0x4]=r174:SI#0
      REG_DEAD r174:SI
insn_cost 8 for    91: debug begin stmt marker
insn_cost 4 for    95: r179:SI=r125:SI+r172:SI
      REG_DEAD r172:SI
      REG_DEAD r125:SI
insn_cost 4 for    98: r181:SI=zero_extend(r179:SI#0)
      REG_DEAD r179:SI
insn_cost 4 for   100: [sfp:SI-0x2]=r181:SI#0
      REG_DEAD r181:SI
insn_cost 8 for   101: debug begin stmt marker
insn_cost 8 for   102: debug address => debug_implicit_ptr
insn_cost 8 for   103: debug inline entry marker
insn_cost 8 for   105: debug begin stmt marker
insn_cost 8 for   106: debug begin stmt marker
insn_cost 12 for   109: r187:SI=zero_extend([r200:SI+0x25])
insn_cost 4 for   111: r134:SI=zero_extend(r187:SI#0)
      REG_DEAD r187:SI
insn_cost 4 for   113: cc:CC=cmp(r134:SI,0x1)
      REG_DEAD r134:SI
insn_cost 16 for   114: pc={(cc:CC!=0)?L112:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   116: debug begin stmt marker
insn_cost 8 for   117: debug begin stmt marker
insn_cost 8 for   118: debug address => 0x2b
insn_cost 8 for   119: debug inline entry marker
insn_cost 8 for   120: debug begin stmt marker
insn_cost 4 for   121: r188:SI=0x60000000
insn_cost 4 for   122: r190:SI=0x2b
insn_cost 4 for   124: [r188:SI]=r190:SI#0
      REG_DEAD r190:SI
      REG_DEAD r188:SI
insn_cost 8 for   125: debug begin stmt marker
insn_cost 8 for   126: debug inline entry marker
insn_cost 8 for   127: debug begin stmt marker
insn_cost 8 for   128: {asm_operands;clobber [scratch];}
insn_cost 8 for   129: debug address => optimized away
insn_cost 8 for   130: debug address => optimized away
insn_cost 8 for   131: debug begin stmt marker
insn_cost 4 for   133: r1:SI=0x4
insn_cost 2 for   134: r0:SI=r199:SI
      REG_DEAD r199:SI
      REG_EQUAL sfp:SI-0x8
insn_cost 4 for   135: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for   136: debug begin stmt marker
insn_cost 8 for   137: debug command => 0x2c
insn_cost 8 for   138: debug begin stmt marker
insn_cost 8 for   139: debug address => debug_implicit_ptr
insn_cost 8 for   140: debug inline entry marker
insn_cost 8 for   142: debug begin stmt marker
insn_cost 8 for   143: debug begin stmt marker
insn_cost 12 for   146: r195:SI=zero_extend([r200:SI+0x25])
insn_cost 4 for   148: r133:SI=zero_extend(r195:SI#0)
      REG_DEAD r195:SI
insn_cost 4 for   150: cc:CC=cmp(r133:SI,0x1)
      REG_DEAD r133:SI
insn_cost 16 for   151: pc={(cc:CC!=0)?L149:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   153: debug begin stmt marker
insn_cost 8 for   154: debug begin stmt marker
insn_cost 8 for   155: debug address => 0x2c
insn_cost 8 for   156: debug inline entry marker
insn_cost 8 for   157: debug begin stmt marker
insn_cost 4 for   158: r196:SI=0x60000000
insn_cost 4 for   159: r198:SI=0x2c
insn_cost 4 for   161: [r196:SI]=r198:SI#0
      REG_DEAD r198:SI
      REG_DEAD r196:SI
insn_cost 8 for   162: debug begin stmt marker
insn_cost 8 for   163: debug inline entry marker
insn_cost 8 for   164: debug begin stmt marker
insn_cost 8 for   165: {asm_operands;clobber [scratch];}
insn_cost 8 for   166: debug address => optimized away
insn_cost 8 for   167: debug address => optimized away
insn_cost 8 for   168: debug command => optimized away
allowing combination of insns 18 and 19
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2    18: r115:SI=zero_extend(r140:SI#0)
deferring rescan insn with uid = 18.
modifying insn i3    19: r146:SI=zero_extend(r140:SI#0)
deferring rescan insn with uid = 19.
allowing combination of insns 4 and 23
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 4.
modifying insn i3    23: r148:SI=r203:SI-0x1
      REG_DEAD r203:SI
deferring rescan insn with uid = 23.
allowing combination of insns 18 and 32
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 18.
modifying insn i3    32: r155:SI=zero_extend(r140:SI#0)+r148:SI
      REG_DEAD r140:SI
      REG_DEAD r148:SI
deferring rescan insn with uid = 32.
allowing combination of insns 49 and 51
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 49.
modifying insn i3    51: cc:CC=cmp(r163:SI,0x1)
      REG_DEAD r163:SI
deferring rescan insn with uid = 51.
allowing combination of insns 81 and 82
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2    81: r125:SI=zero_extend(r141:SI#0)
deferring rescan insn with uid = 81.
modifying insn i3    82: r170:SI=zero_extend(r141:SI#0)
deferring rescan insn with uid = 82.
allowing combination of insns 81 and 95
original costs 4 + 4 = 8
replacement cost 8
deferring deletion of insn with uid = 81.
modifying insn i3    95: r179:SI=zero_extend(r141:SI#0)+r172:SI
      REG_DEAD r141:SI
      REG_DEAD r172:SI
deferring rescan insn with uid = 95.
allowing combination of insns 111 and 113
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 111.
modifying insn i3   113: cc:CC=cmp(r187:SI,0x1)
      REG_DEAD r187:SI
deferring rescan insn with uid = 113.
allowing combination of insns 148 and 150
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 148.
modifying insn i3   150: cc:CC=cmp(r195:SI,0x1)
      REG_DEAD r195:SI
deferring rescan insn with uid = 150.
starting the processing of deferred insns
rescanning insn with uid = 19.
rescanning insn with uid = 23.
rescanning insn with uid = 32.
rescanning insn with uid = 51.
rescanning insn with uid = 82.
rescanning insn with uid = 95.
rescanning insn with uid = 113.
rescanning insn with uid = 150.
ending the processing of deferred insns


ILI9341_SetDisplayWindow

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={3d,1u} r3={3d,1u} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,17u,2e} r103={1d,7u} r104={2d} r105={2d} r106={2d} r140={1d,4u} r141={1d,4u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r155={1d,1u} r157={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r170={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r181={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r200={1d,3u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} 
;;    total ref usage 324{226d,96u,2e} in 123{121 regular + 2 call} insns.
(note 7 0 183 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 183 7 2 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ Xpos ])) "../System/lcd_ili9341.c":314:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Xpos ])
        (nil)))
(insn 2 183 184 2 (set (reg/v:SI 140 [ Xpos ])
        (reg:SI 201)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 184 2 3 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ Ypos ])) "../System/lcd_ili9341.c":314:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Ypos ])
        (nil)))
(insn 3 184 185 2 (set (reg/v:SI 141 [ Ypos ])
        (reg:SI 202)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(insn 185 3 4 2 (set (reg:SI 203)
        (reg:SI 2 r2 [ Width ])) "../System/lcd_ili9341.c":314:1 -1
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Width ])
        (nil)))
(note 4 185 186 2 NOTE_INSN_DELETED)
(insn 186 4 5 2 (set (reg:SI 204)
        (reg:SI 3 r3 [ Height ])) "../System/lcd_ili9341.c":314:1 -1
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Height ])
        (nil)))
(insn 5 186 6 2 (set (reg/v:SI 143 [ Height ])
        (reg:SI 204)) "../System/lcd_ili9341.c":314:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../System/lcd_ili9341.c":315:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":316:2 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":319:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:HI command (const_int 42 [0x2a])) "../System/lcd_ili9341.c":319:10 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":320:2 -1
     (nil))
(insn 14 13 16 2 (set (reg:SI 144)
        (lshiftrt:SI (reg/v:SI 140 [ Xpos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":320:39 147 {*arm_shiftsi3}
     (nil))
(insn 16 14 17 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":320:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../System/lcd_ili9341.c":321:2 -1
     (nil))
(note 18 17 19 2 NOTE_INSN_DELETED)
(insn 19 18 21 2 (set (reg:SI 146 [ _3 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 140 [ Xpos ]) 0))) "../System/lcd_ili9341.c":321:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 19 22 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 146 [ _3 ]) 0)) "../System/lcd_ili9341.c":321:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _3 ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../System/lcd_ili9341.c":322:2 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 148)
        (plus:SI (reg:SI 203)
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 24 23 25 2 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (reg/v:SI 140 [ Xpos ]))) "../System/lcd_ili9341.c":322:48 7 {*arm_addsi3}
     (nil))
(insn 25 24 27 2 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 149)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":322:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 27 25 28 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 150) 0)) "../System/lcd_ili9341.c":322:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 28 27 32 2 (debug_marker) "../System/lcd_ili9341.c":323:2 -1
     (nil))
(insn 32 28 35 2 (set (reg:SI 155)
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 140 [ Xpos ]) 0))
            (reg:SI 148))) "../System/lcd_ili9341.c":323:48 174 {*arm_zero_extendhisi2addsi}
     (expr_list:REG_DEAD (reg/v:SI 140 [ Xpos ])
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))
(insn 35 32 37 2 (set (reg:SI 157)
        (zero_extend:SI (subreg:QI (reg:SI 155) 0))) "../System/lcd_ili9341.c":323:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 37 35 38 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":323:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 38 37 39 2 (debug_marker) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 41 40 175 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 175 41 50 2 (set (reg/f:SI 200)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 50 175 42 3 66 (nil) [1 uses])
(note 42 50 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 44 43 47 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 47 44 49 3 (set (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 49 47 51 3 NOTE_INSN_DELETED)
(insn 51 49 52 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 52 51 53 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 50)
(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:HI address (const_int 42 [0x2a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 59 58 60 4 (set (reg/f:SI 164)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 4 (set (reg:SI 166)
        (const_int 42 [0x2a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 63 4 (set (mem/v:HI (reg/f:SI 164) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 166) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 66 65 67 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":324:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker) "../System/lcd_ili9341.c":325:2 -1
     (nil))
(insn 70 69 71 4 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))) "../System/lcd_ili9341.c":325:2 7 {*arm_addsi3}
     (nil))
(insn 71 70 72 4 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 4 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":325:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))
(call_insn 73 72 74 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":325:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":328:2 -1
     (nil))
(debug_insn 75 74 76 4 (var_location:HI command (const_int 43 [0x2b])) "../System/lcd_ili9341.c":328:10 -1
     (nil))
(debug_insn 76 75 77 4 (debug_marker) "../System/lcd_ili9341.c":329:2 -1
     (nil))
(insn 77 76 79 4 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 141 [ Ypos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":329:40 147 {*arm_shiftsi3}
     (nil))
(insn 79 77 80 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[0]+0 S2 A64])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":329:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 80 79 81 4 (debug_marker) "../System/lcd_ili9341.c":330:2 -1
     (nil))
(note 81 80 82 4 NOTE_INSN_DELETED)
(insn 82 81 84 4 (set (reg:SI 170 [ _15 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 141 [ Ypos ]) 0))) "../System/lcd_ili9341.c":330:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 84 82 85 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 170 [ _15 ]) 0)) "../System/lcd_ili9341.c":330:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _15 ])
        (nil)))
(debug_insn 85 84 86 4 (debug_marker) "../System/lcd_ili9341.c":331:2 -1
     (nil))
(insn 86 85 87 4 (set (reg:SI 172)
        (plus:SI (reg/v:SI 143 [ Height ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 143 [ Height ])
        (nil)))
(insn 87 86 88 4 (set (reg:SI 173)
        (plus:SI (reg:SI 172)
            (reg/v:SI 141 [ Ypos ]))) "../System/lcd_ili9341.c":331:50 7 {*arm_addsi3}
     (nil))
(insn 88 87 90 4 (set (reg:SI 174)
        (lshiftrt:SI (reg:SI 173)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":331:56 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 90 88 91 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 174) 0)) "../System/lcd_ili9341.c":331:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 91 90 95 4 (debug_marker) "../System/lcd_ili9341.c":332:2 -1
     (nil))
(insn 95 91 98 4 (set (reg:SI 179)
        (plus:SI (zero_extend:SI (subreg:HI (reg/v:SI 141 [ Ypos ]) 0))
            (reg:SI 172))) "../System/lcd_ili9341.c":332:50 174 {*arm_zero_extendhisi2addsi}
     (expr_list:REG_DEAD (reg/v:SI 141 [ Ypos ])
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 98 95 100 4 (set (reg:SI 181)
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/lcd_ili9341.c":332:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 100 98 101 4 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 181) 0)) "../System/lcd_ili9341.c":332:16 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(debug_insn 101 100 102 4 (debug_marker) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 102 101 103 4 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 103 102 112 4 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 112 103 104 5 67 (nil) [1 uses])
(note 104 112 105 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 5 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 106 105 109 5 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 109 106 111 5 (set (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 111 109 113 5 NOTE_INSN_DELETED)
(insn 113 111 114 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 114 113 115 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 112)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 112)
(note 115 114 116 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 116 115 117 6 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 117 116 118 6 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 6 (var_location:HI address (const_int 43 [0x2b])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 119 118 120 6 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 120 119 121 6 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 121 120 122 6 (set (reg/f:SI 188)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 121 124 6 (set (reg:SI 190)
        (const_int 43 [0x2b])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 122 125 6 (set (mem/v:HI (reg/f:SI 188) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 190) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg/f:SI 188)
            (nil))))
(debug_insn 125 124 126 6 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 126 125 127 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 127 126 128 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 128 127 129 6 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 130 129 131 6 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":333:2 -1
     (nil))
(debug_insn 131 130 133 6 (debug_marker) "../System/lcd_ili9341.c":334:2 -1
     (nil))
(insn 133 131 134 6 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 6 (set (reg:SI 0 r0)
        (reg/f:SI 199)) "../System/lcd_ili9341.c":334:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(call_insn 135 134 136 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":334:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 136 135 137 6 (debug_marker) "../System/lcd_ili9341.c":337:2 -1
     (nil))
(debug_insn 137 136 138 6 (var_location:HI command (const_int 44 [0x2c])) "../System/lcd_ili9341.c":337:10 -1
     (nil))
(debug_insn 138 137 139 6 (debug_marker) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 139 138 140 6 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 140 139 149 6 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 149 140 141 7 68 (nil) [1 uses])
(note 141 149 142 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 7 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 143 142 146 7 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 146 143 148 7 (set (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 200)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 148 146 150 7 NOTE_INSN_DELETED)
(insn 150 148 151 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 151 150 152 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 149)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 149)
(note 152 151 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 154 153 155 8 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 155 154 156 8 (var_location:HI address (const_int 44 [0x2c])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 156 155 157 8 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 157 156 158 8 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 158 157 159 8 (set (reg/f:SI 196)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 161 8 (set (reg:SI 198)
        (const_int 44 [0x2c])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 159 162 8 (set (mem/v:HI (reg/f:SI 196) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 198) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_DEAD (reg/f:SI 196)
            (nil))))
(debug_insn 162 161 163 8 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 163 162 164 8 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 164 163 165 8 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 165 164 166 8 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 166 165 167 8 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 167 166 168 8 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":338:2 -1
     (nil))
(debug_insn 168 167 0 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_Init (ILI9341_Init, funcdef_no=338, decl_uid=10016, cgraph_uid=342, symbol_order=343)

scanning new insn with uid = 386.
rescanning insn with uid = 2.
scanning new insn with uid = 387.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 29 count 28 (  1.3)


ILI9341_Init

Dataflow summary:
def_info->table_size = 989, use_info->table_size = 196
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,20u} r12={22d} r13={1d,31u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,9u} r101={11d} r102={1d,27u,5e} r103={1d,19u} r104={11d} r105={11d} r106={11d} r114={1d,1u} r115={1d,2u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r122={1d,2u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} r199={1d,1u} r200={1d,1u} 
;;    total ref usage 1189{991d,192u,6e} in 275{264 regular + 11 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d22(0){ }d40(1){ }d53(2){ }d66(3){ }d67(7){ }d90(13){ }d102(14){ }d125(16){ }d137(17){ }d149(18){ }d161(19){ }d173(20){ }d185(21){ }d197(22){ }d209(23){ }d221(24){ }d233(25){ }d245(26){ }d257(27){ }d269(28){ }d281(29){ }d293(30){ }d305(31){ }d909(102){ }d910(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 198 199 200
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125 126 127 128 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 122 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
;; live  gen 	 100 [cc] 122 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 126
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 136 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 134 136 196
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198

( 4 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123 124 139 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  gen 	 123 124 139 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123 124 141 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
;; live  gen 	 123 124 141 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198

( 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 126 197
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198

( 8 9 )->[9]->( 9 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 119 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 100 [cc] 119 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 147 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 0 [r0] 147 149
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198

( 10 11 )->[11]->( 11 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 118 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 100 [cc] 118 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 154 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
;; live  gen 	 0 [r0] 154 156
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198

( 12 13 )->[13]->( 13 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 117 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 117 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 162 164 166 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
;; live  gen 	 0 [r0] 1 [r1] 162 164 166 168
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198

( 14 15 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 116 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 116 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 173 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
;; live  gen 	 0 [r0] 1 [r1] 173 175
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198

( 16 17 )->[17]->( 17 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 115 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 115 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 183 185 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
;; live  gen 	 0 [r0] 1 [r1] 183 185 187
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198

( 18 19 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u172(7){ }u173(13){ }u174(102){ }u175(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 100 [cc] 114 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  gen 	 100 [cc] 114 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198

( 19 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 192 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196
;; live  gen 	 0 [r0] 1 [r1] 192 194
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 37 to worklist
  Adding insn 32 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 64 to worklist
  Adding insn 71 to worklist
  Adding insn 81 to worklist
  Adding insn 96 to worklist
  Adding insn 87 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 132 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 148 to worklist
  Adding insn 143 to worklist
  Adding insn 172 to worklist
  Adding insn 167 to worklist
  Adding insn 162 to worklist
  Adding insn 158 to worklist
  Adding insn 186 to worklist
  Adding insn 181 to worklist
  Adding insn 220 to worklist
  Adding insn 216 to worklist
  Adding insn 210 to worklist
  Adding insn 207 to worklist
  Adding insn 200 to worklist
  Adding insn 196 to worklist
  Adding insn 234 to worklist
  Adding insn 229 to worklist
  Adding insn 261 to worklist
  Adding insn 255 to worklist
  Adding insn 248 to worklist
  Adding insn 244 to worklist
  Adding insn 275 to worklist
  Adding insn 270 to worklist
  Adding insn 305 to worklist
  Adding insn 299 to worklist
  Adding insn 296 to worklist
  Adding insn 289 to worklist
  Adding insn 285 to worklist
  Adding insn 319 to worklist
  Adding insn 314 to worklist
  Adding insn 343 to worklist
  Adding insn 340 to worklist
  Adding insn 333 to worklist
  Adding insn 329 to worklist
Finished finding needed instructions:
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 342 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
  Adding insn 327 to worklist
  Adding insn 326 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
  Adding insn 318 to worklist
  Adding insn 316 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
  Adding insn 304 to worklist
  Adding insn 298 to worklist
  Adding insn 295 to worklist
  Adding insn 294 to worklist
  Adding insn 283 to worklist
  Adding insn 282 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 196 198
  Adding insn 274 to worklist
  Adding insn 272 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 196 198
  Adding insn 233 to worklist
  Adding insn 231 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 209 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 196 198
  Adding insn 185 to worklist
  Adding insn 183 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 196 198
  Adding insn 166 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
  Adding insn 147 to worklist
  Adding insn 145 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
  Adding insn 131 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
  Adding insn 112 to worklist
  Adding insn 110 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 196 198
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 124 125 126 196 197 198
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
  Adding insn 63 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 196 198
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 125 126 198
  Adding insn 36 to worklist
  Adding insn 34 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 126 198
  Adding insn 362 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 3 to worklist
  Adding insn 387 to worklist
  Adding insn 2 to worklist
  Adding insn 386 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 29 count 28 (  1.3)
insn_cost 2 for   386: r199:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r125:SI=r199:SI
      REG_DEAD r199:SI
insn_cost 2 for   387: r200:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r126:SI=r200:SI
      REG_DEAD r200:SI
insn_cost 8 for    11: debug begin stmt marker
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: debug begin stmt marker
insn_cost 8 for    14: debug orientation => r126:SI
insn_cost 8 for    15: debug inline entry marker
insn_cost 8 for    16: debug begin stmt marker
insn_cost 8 for    17: debug command => 0x36
insn_cost 8 for    18: debug begin stmt marker
insn_cost 8 for    19: r127:SI=`*.LANCHOR0'
insn_cost 12 for    20: r128:SI=[r126:SI*0x4+r127:SI]
      REG_DEAD r127:SI
      REG_EQUAL [r126:SI*0x4+`*.LANCHOR0']
insn_cost 4 for    22: [sfp:SI-0xc]=r128:SI#0
      REG_DEAD r128:SI
insn_cost 8 for    23: debug begin stmt marker
insn_cost 8 for    24: debug address => debug_implicit_ptr
insn_cost 8 for    25: debug inline entry marker
insn_cost 8 for    26: debug begin stmt marker
insn_cost 8 for   362: r198:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    28: debug begin stmt marker
insn_cost 8 for    29: debug begin stmt marker
insn_cost 12 for    32: r133:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for    34: r122:SI=zero_extend(r133:SI#0)
      REG_DEAD r133:SI
insn_cost 4 for    36: cc:CC=cmp(r122:SI,0x1)
insn_cost 16 for    37: pc={(cc:CC!=0)?L35:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    39: debug begin stmt marker
insn_cost 8 for    40: debug begin stmt marker
insn_cost 8 for    41: debug address => 0x36
insn_cost 8 for    42: debug inline entry marker
insn_cost 8 for    43: debug begin stmt marker
insn_cost 4 for    44: r134:SI=0x60000000
insn_cost 4 for    45: r136:SI=0x36
insn_cost 4 for    47: [r134:SI]=r136:SI#0
      REG_DEAD r136:SI
      REG_DEAD r134:SI
insn_cost 8 for    48: debug begin stmt marker
insn_cost 8 for    49: debug inline entry marker
insn_cost 8 for    50: debug begin stmt marker
insn_cost 8 for    51: {asm_operands;clobber [scratch];}
insn_cost 8 for    52: debug address => optimized away
insn_cost 8 for    53: debug address => optimized away
insn_cost 8 for    54: debug begin stmt marker
insn_cost 4 for    55: r196:SI=sfp:SI-0xc
insn_cost 2 for    56: r1:SI=r122:SI
      REG_DEAD r122:SI
      REG_EQUAL 0x1
insn_cost 2 for    57: r0:SI=r196:SI
      REG_EQUAL sfp:SI-0xc
insn_cost 4 for    58: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for    59: debug begin stmt marker
insn_cost 4 for    60: cc:CC=cmp(r126:SI,0)
insn_cost 16 for    61: pc={(cc:CC==0)?L65:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 268435460
insn_cost 4 for    63: cc:CC=cmp(r126:SI,0x3)
insn_cost 16 for    64: pc={(cc:CC!=0)?L75:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 715827884
insn_cost 8 for    67: debug begin stmt marker
insn_cost 8 for    68: debug begin stmt marker
insn_cost 8 for    69: r197:SI=`*.LANCHOR1'
insn_cost 8 for    70: r139:DI=0xf000000140
insn_cost 4 for    71: [r197:SI]=r139:DI
      REG_DEAD r139:DI
insn_cost 8 for    72: debug begin stmt marker
insn_cost 4 for     5: r123:SI=0xf0
insn_cost 4 for     6: r124:SI=0x140
insn_cost 8 for    77: debug begin stmt marker
insn_cost 8 for    78: debug begin stmt marker
insn_cost 8 for    79: r197:SI=`*.LANCHOR1'
insn_cost 8 for    80: r141:DI=0x140000000f0
insn_cost 4 for    81: [r197:SI]=r141:DI
      REG_DEAD r141:DI
insn_cost 8 for    82: debug begin stmt marker
insn_cost 4 for     7: r123:SI=0x140
insn_cost 4 for     8: r124:SI=0xf0
insn_cost 8 for    85: debug begin stmt marker
insn_cost 4 for    87: [r197:SI+0x8]=r126:SI
      REG_DEAD r197:SI
      REG_DEAD r126:SI
insn_cost 8 for    88: debug command => optimized away
insn_cost 8 for    89: debug orientation => optimized away
insn_cost 8 for    90: debug parameter => optimized away
insn_cost 8 for    91: debug begin stmt marker
insn_cost 2 for    92: r3:SI=r123:SI
      REG_DEAD r123:SI
insn_cost 2 for    93: r2:SI=r124:SI
      REG_DEAD r124:SI
insn_cost 4 for    94: r1:SI=0
insn_cost 2 for    95: r0:SI=r1:SI
      REG_EQUAL 0
insn_cost 8 for    96: call [`ILI9341_SetDisplayWindow'] argc:0
      REG_DEAD r3:SI
      REG_DEAD r2:SI
      REG_DEAD r1:SI
      REG_DEAD r0:SI
      REG_CALL_DECL `ILI9341_SetDisplayWindow'
      REG_EH_REGION 0
insn_cost 8 for    97: debug begin stmt marker
insn_cost 8 for    98: debug command => 0x11
insn_cost 8 for    99: debug begin stmt marker
insn_cost 8 for   100: debug address => debug_implicit_ptr
insn_cost 8 for   101: debug inline entry marker
insn_cost 8 for   102: debug begin stmt marker
insn_cost 8 for   104: debug begin stmt marker
insn_cost 8 for   105: debug begin stmt marker
insn_cost 12 for   108: r146:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for   110: r119:SI=zero_extend(r146:SI#0)
      REG_DEAD r146:SI
insn_cost 4 for   112: cc:CC=cmp(r119:SI,0x1)
      REG_DEAD r119:SI
insn_cost 16 for   113: pc={(cc:CC!=0)?L111:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   115: debug begin stmt marker
insn_cost 8 for   116: debug begin stmt marker
insn_cost 8 for   117: debug address => 0x11
insn_cost 8 for   118: debug inline entry marker
insn_cost 8 for   119: debug begin stmt marker
insn_cost 4 for   120: r147:SI=0x60000000
insn_cost 4 for   121: r149:SI=0x11
insn_cost 4 for   123: [r147:SI]=r149:SI#0
      REG_DEAD r149:SI
      REG_DEAD r147:SI
insn_cost 8 for   124: debug begin stmt marker
insn_cost 8 for   125: debug inline entry marker
insn_cost 8 for   126: debug begin stmt marker
insn_cost 8 for   127: {asm_operands;clobber [scratch];}
insn_cost 8 for   128: debug address => optimized away
insn_cost 8 for   129: debug address => optimized away
insn_cost 8 for   130: debug begin stmt marker
insn_cost 4 for   131: r0:SI=0xc8
insn_cost 8 for   132: call [`HAL_Delay'] argc:0
      REG_DEAD r0:SI
      REG_CALL_DECL `HAL_Delay'
insn_cost 8 for   133: debug begin stmt marker
insn_cost 8 for   134: debug command => 0x13
insn_cost 8 for   135: debug begin stmt marker
insn_cost 8 for   136: debug address => debug_implicit_ptr
insn_cost 8 for   137: debug inline entry marker
insn_cost 8 for   139: debug begin stmt marker
insn_cost 8 for   140: debug begin stmt marker
insn_cost 12 for   143: r153:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for   145: r118:SI=zero_extend(r153:SI#0)
      REG_DEAD r153:SI
insn_cost 4 for   147: cc:CC=cmp(r118:SI,0x1)
      REG_DEAD r118:SI
insn_cost 16 for   148: pc={(cc:CC!=0)?L146:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   150: debug begin stmt marker
insn_cost 8 for   151: debug begin stmt marker
insn_cost 8 for   152: debug address => 0x13
insn_cost 8 for   153: debug inline entry marker
insn_cost 8 for   154: debug begin stmt marker
insn_cost 4 for   155: r154:SI=0x60000000
insn_cost 4 for   156: r156:SI=0x13
insn_cost 4 for   158: [r154:SI]=r156:SI#0
      REG_DEAD r156:SI
      REG_DEAD r154:SI
insn_cost 8 for   159: debug begin stmt marker
insn_cost 8 for   160: debug inline entry marker
insn_cost 8 for   161: debug begin stmt marker
insn_cost 8 for   162: {asm_operands;clobber [scratch];}
insn_cost 8 for   163: debug address => optimized away
insn_cost 8 for   164: debug address => optimized away
insn_cost 8 for   165: debug begin stmt marker
insn_cost 4 for   166: r0:SI=0x64
insn_cost 8 for   167: call [`HAL_Delay'] argc:0
      REG_DEAD r0:SI
      REG_CALL_DECL `HAL_Delay'
insn_cost 8 for   168: debug begin stmt marker
insn_cost 8 for   169: debug command => 0x3a
insn_cost 8 for   170: debug begin stmt marker
insn_cost 4 for   172: [sfp:SI-0xc]=r125:SI#0
      REG_DEAD r125:SI
insn_cost 8 for   173: debug begin stmt marker
insn_cost 8 for   174: debug address => debug_implicit_ptr
insn_cost 8 for   175: debug inline entry marker
insn_cost 8 for   177: debug begin stmt marker
insn_cost 8 for   178: debug begin stmt marker
insn_cost 12 for   181: r161:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for   183: r117:SI=zero_extend(r161:SI#0)
      REG_DEAD r161:SI
insn_cost 4 for   185: cc:CC=cmp(r117:SI,0x1)
insn_cost 16 for   186: pc={(cc:CC!=0)?L184:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   188: debug begin stmt marker
insn_cost 8 for   189: debug begin stmt marker
insn_cost 8 for   190: debug address => 0x3a
insn_cost 8 for   191: debug inline entry marker
insn_cost 8 for   192: debug begin stmt marker
insn_cost 4 for   193: r162:SI=0x60000000
insn_cost 4 for   194: r164:SI=0x3a
insn_cost 4 for   196: [r162:SI]=r164:SI#0
      REG_DEAD r164:SI
      REG_DEAD r162:SI
insn_cost 8 for   197: debug begin stmt marker
insn_cost 8 for   198: debug inline entry marker
insn_cost 8 for   199: debug begin stmt marker
insn_cost 8 for   200: {asm_operands;clobber [scratch];}
insn_cost 8 for   201: debug address => optimized away
insn_cost 8 for   202: debug address => optimized away
insn_cost 8 for   203: debug begin stmt marker
insn_cost 2 for   205: r1:SI=r117:SI
      REG_DEAD r117:SI
      REG_EQUAL 0x1
insn_cost 2 for   206: r0:SI=r196:SI
      REG_EQUAL sfp:SI-0xc
insn_cost 4 for   207: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for   208: debug begin stmt marker
insn_cost 4 for   209: r0:SI=0x64
insn_cost 8 for   210: call [`HAL_Delay'] argc:0
      REG_DEAD r0:SI
      REG_CALL_DECL `HAL_Delay'
insn_cost 8 for   211: debug begin stmt marker
insn_cost 8 for   212: debug command => 0xf6
insn_cost 8 for   213: debug begin stmt marker
insn_cost 8 for   214: debug begin stmt marker
insn_cost 4 for   215: r166:SI=0x49
insn_cost 4 for   216: [sfp:SI-0xc]=r166:SI
      REG_DEAD r166:SI
insn_cost 8 for   217: debug begin stmt marker
insn_cost 4 for   218: r168:SI=0x20
insn_cost 4 for   220: [sfp:SI-0x8]=r168:SI#0
      REG_DEAD r168:SI
insn_cost 8 for   221: debug begin stmt marker
insn_cost 8 for   222: debug address => debug_implicit_ptr
insn_cost 8 for   223: debug inline entry marker
insn_cost 8 for   225: debug begin stmt marker
insn_cost 8 for   226: debug begin stmt marker
insn_cost 12 for   229: r172:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for   231: r116:SI=zero_extend(r172:SI#0)
      REG_DEAD r172:SI
insn_cost 4 for   233: cc:CC=cmp(r116:SI,0x1)
insn_cost 16 for   234: pc={(cc:CC!=0)?L232:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   236: debug begin stmt marker
insn_cost 8 for   237: debug begin stmt marker
insn_cost 8 for   238: debug address => 0xf6
insn_cost 8 for   239: debug inline entry marker
insn_cost 8 for   240: debug begin stmt marker
insn_cost 4 for   241: r173:SI=0x60000000
insn_cost 4 for   242: r175:SI=0xf6
insn_cost 4 for   244: [r173:SI]=r175:SI#0
      REG_DEAD r175:SI
      REG_DEAD r173:SI
insn_cost 8 for   245: debug begin stmt marker
insn_cost 8 for   246: debug inline entry marker
insn_cost 8 for   247: debug begin stmt marker
insn_cost 8 for   248: {asm_operands;clobber [scratch];}
insn_cost 8 for   249: debug address => optimized away
insn_cost 8 for   250: debug address => optimized away
insn_cost 8 for   251: debug begin stmt marker
insn_cost 4 for   253: r1:SI=0x3
insn_cost 2 for   254: r0:SI=r196:SI
      REG_EQUAL sfp:SI-0xc
insn_cost 4 for   255: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for   256: debug begin stmt marker
insn_cost 8 for   257: debug command => 0x35
insn_cost 8 for   258: debug begin stmt marker
insn_cost 4 for   261: [sfp:SI-0xc]=r116:SI#0
      REG_DEAD r116:SI
insn_cost 8 for   262: debug begin stmt marker
insn_cost 8 for   263: debug address => debug_implicit_ptr
insn_cost 8 for   264: debug inline entry marker
insn_cost 8 for   266: debug begin stmt marker
insn_cost 8 for   267: debug begin stmt marker
insn_cost 12 for   270: r182:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for   272: r115:SI=zero_extend(r182:SI#0)
      REG_DEAD r182:SI
insn_cost 4 for   274: cc:CC=cmp(r115:SI,0x1)
insn_cost 16 for   275: pc={(cc:CC!=0)?L273:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   277: debug begin stmt marker
insn_cost 8 for   278: debug begin stmt marker
insn_cost 8 for   279: debug address => 0x35
insn_cost 8 for   280: debug inline entry marker
insn_cost 8 for   281: debug begin stmt marker
insn_cost 4 for   282: r183:SI=0x60000000
insn_cost 4 for   283: r185:SI=0x35
insn_cost 4 for   285: [r183:SI]=r185:SI#0
      REG_DEAD r185:SI
      REG_DEAD r183:SI
insn_cost 8 for   286: debug begin stmt marker
insn_cost 8 for   287: debug inline entry marker
insn_cost 8 for   288: debug begin stmt marker
insn_cost 8 for   289: {asm_operands;clobber [scratch];}
insn_cost 8 for   290: debug address => optimized away
insn_cost 8 for   291: debug address => optimized away
insn_cost 8 for   292: debug begin stmt marker
insn_cost 2 for   294: r1:SI=r115:SI
      REG_DEAD r115:SI
      REG_EQUAL 0x1
insn_cost 2 for   295: r0:SI=r196:SI
      REG_EQUAL sfp:SI-0xc
insn_cost 4 for   296: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for   297: debug begin stmt marker
insn_cost 4 for   298: r0:SI=0x64
insn_cost 8 for   299: call [`HAL_Delay'] argc:0
      REG_DEAD r0:SI
      REG_CALL_DECL `HAL_Delay'
insn_cost 8 for   300: debug begin stmt marker
insn_cost 8 for   301: debug command => 0x44
insn_cost 8 for   302: debug begin stmt marker
insn_cost 8 for   303: debug begin stmt marker
insn_cost 4 for   304: r187:SI=0
insn_cost 4 for   305: [sfp:SI-0xc]=r187:SI
      REG_DEAD r187:SI
insn_cost 8 for   306: debug begin stmt marker
insn_cost 8 for   307: debug address => debug_implicit_ptr
insn_cost 8 for   308: debug inline entry marker
insn_cost 8 for   310: debug begin stmt marker
insn_cost 8 for   311: debug begin stmt marker
insn_cost 12 for   314: r191:SI=zero_extend([r198:SI+0x25])
insn_cost 4 for   316: r114:SI=zero_extend(r191:SI#0)
      REG_DEAD r191:SI
insn_cost 4 for   318: cc:CC=cmp(r114:SI,0x1)
      REG_DEAD r114:SI
insn_cost 16 for   319: pc={(cc:CC!=0)?L317:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for   321: debug begin stmt marker
insn_cost 8 for   322: debug begin stmt marker
insn_cost 8 for   323: debug address => 0x44
insn_cost 8 for   324: debug inline entry marker
insn_cost 8 for   325: debug begin stmt marker
insn_cost 4 for   326: r192:SI=0x60000000
insn_cost 4 for   327: r194:SI=0x44
insn_cost 4 for   329: [r192:SI]=r194:SI#0
      REG_DEAD r194:SI
      REG_DEAD r192:SI
insn_cost 8 for   330: debug begin stmt marker
insn_cost 8 for   331: debug inline entry marker
insn_cost 8 for   332: debug begin stmt marker
insn_cost 8 for   333: {asm_operands;clobber [scratch];}
insn_cost 8 for   334: debug address => optimized away
insn_cost 8 for   335: debug address => optimized away
insn_cost 8 for   336: debug begin stmt marker
insn_cost 4 for   338: r1:SI=0x2
insn_cost 2 for   339: r0:SI=r196:SI
      REG_DEAD r196:SI
      REG_EQUAL sfp:SI-0xc
insn_cost 4 for   340: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for   341: debug begin stmt marker
insn_cost 4 for   342: r0:SI=0x64
insn_cost 8 for   343: call [`HAL_Delay'] argc:0
      REG_DEAD r0:SI
      REG_CALL_DECL `HAL_Delay'
insn_cost 8 for   344: debug command => optimized away
allowing combination of insns 34 and 36
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2    34: r122:SI=zero_extend(r133:SI#0)
deferring rescan insn with uid = 34.
modifying insn i3    36: cc:CC=cmp(r133:SI,0x1)
      REG_DEAD r133:SI
deferring rescan insn with uid = 36.
allowing combination of insns 60 and 61
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 60.
modifying insn i3    61: {pc={(r126:SI==0)?L65:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_BR_PROB 268435460
deferring rescan insn with uid = 61.
allowing combination of insns 110 and 112
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 110.
modifying insn i3   112: cc:CC=cmp(r146:SI,0x1)
      REG_DEAD r146:SI
deferring rescan insn with uid = 112.
allowing combination of insns 145 and 147
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 145.
modifying insn i3   147: cc:CC=cmp(r153:SI,0x1)
      REG_DEAD r153:SI
deferring rescan insn with uid = 147.
allowing combination of insns 183 and 185
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2   183: r117:SI=zero_extend(r161:SI#0)
deferring rescan insn with uid = 183.
modifying insn i3   185: cc:CC=cmp(r161:SI,0x1)
      REG_DEAD r161:SI
deferring rescan insn with uid = 185.
allowing combination of insns 231 and 233
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2   231: r116:SI=zero_extend(r172:SI#0)
deferring rescan insn with uid = 231.
modifying insn i3   233: cc:CC=cmp(r172:SI,0x1)
      REG_DEAD r172:SI
deferring rescan insn with uid = 233.
allowing combination of insns 272 and 274
original costs 4 + 4 = 8
replacement costs 4 + 4 = 8
modifying insn i2   272: r115:SI=zero_extend(r182:SI#0)
deferring rescan insn with uid = 272.
modifying insn i3   274: cc:CC=cmp(r182:SI,0x1)
      REG_DEAD r182:SI
deferring rescan insn with uid = 274.
allowing combination of insns 316 and 318
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 316.
modifying insn i3   318: cc:CC=cmp(r191:SI,0x1)
      REG_DEAD r191:SI
deferring rescan insn with uid = 318.
starting the processing of deferred insns
rescanning insn with uid = 34.
rescanning insn with uid = 36.
rescanning insn with uid = 61.
rescanning insn with uid = 112.
rescanning insn with uid = 147.
rescanning insn with uid = 183.
rescanning insn with uid = 185.
rescanning insn with uid = 231.
rescanning insn with uid = 233.
rescanning insn with uid = 272.
rescanning insn with uid = 274.
rescanning insn with uid = 318.
ending the processing of deferred insns


ILI9341_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={23d,12u} r1={18d,8u} r2={13d,1u} r3={13d,1u} r7={1d,20u} r12={22d} r13={1d,31u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={20d,8u} r101={11d} r102={1d,27u,5e} r103={1d,19u} r104={11d} r105={11d} r106={11d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r122={1d,1u} r123={2d,1u} r124={2d,1u} r125={1d,1u} r126={1d,5u,1e} r127={1d,1u} r128={1d,1u} r133={1d,2u} r134={1d,1u} r136={1d,1u} r139={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r161={1d,2u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,2u} r173={1d,1u} r175={1d,1u} r182={1d,2u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r191={1d,1u} r192={1d,1u} r194={1d,1u} r196={1d,5u} r197={2d,3u} r198={1d,7u} r199={1d,1u} r200={1d,1u} 
;;    total ref usage 1182{988d,188u,6e} in 271{260 regular + 11 call} insns.
(note 9 0 386 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 386 9 2 2 (set (reg:SI 199)
        (reg:SI 0 r0 [ color_space ])) "../System/lcd_ili9341.c":348:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ color_space ])
        (nil)))
(insn 2 386 387 2 (set (reg/v:SI 125 [ color_space ])
        (reg:SI 199)) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 387 2 3 2 (set (reg:SI 200)
        (reg:SI 1 r1 [ orientation ])) "../System/lcd_ili9341.c":348:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ orientation ])
        (nil)))
(insn 3 387 4 2 (set (reg/v:SI 126 [ orientation ])
        (reg:SI 200)) "../System/lcd_ili9341.c":348:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "../System/lcd_ili9341.c":349:2 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/lcd_ili9341.c":350:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI orientation (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../System/lcd_ili9341.c":282:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":284:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:HI command (const_int 54 [0x36])) "../System/lcd_ili9341.c":284:17 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd_ili9341.c":285:2 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd_ili9341.c":285:57 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 22 2 (set (reg:SI 128 [ orientations[orientation_5(D)] ])
        (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                    (const_int 4 [0x4]))
                (reg/f:SI 127)) [2 orientations[orientation_5(D)]+0 S4 A32])) "../System/lcd_ili9341.c":285:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg/v:SI 126 [ orientation ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 orientations[orientation_5(D)]+0 S4 A32])
            (nil))))
(insn 22 20 23 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(short unsigned int *)_63]+0 S2 A32])
        (subreg:HI (reg:SI 128 [ orientations[orientation_5(D)] ]) 0)) "../System/lcd_ili9341.c":285:29 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ orientations[orientation_5(D)] ])
        (nil)))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 26 25 362 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 362 26 35 2 (set (reg/f:SI 198)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 35 362 27 3 76 (nil) [1 uses])
(note 27 35 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 32 29 34 3 (set (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 32 36 3 (set (reg:SI 122 [ _46 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 34 37 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 37 36 38 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 35)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 35)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:HI address (const_int 54 [0x36])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 44 43 45 4 (set (reg/f:SI 134)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 4 (set (reg:SI 136)
        (const_int 54 [0x36])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 48 4 (set (mem/v:HI (reg/f:SI 134) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/f:SI 134)
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 51 50 52 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 52 51 53 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 53 52 54 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":287:2 -1
     (nil))
(debug_insn 54 53 55 4 (debug_marker) "../System/lcd_ili9341.c":288:2 -1
     (nil))
(insn 55 54 56 4 (set (reg/f:SI 196)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":288:2 7 {*arm_addsi3}
     (nil))
(insn 56 55 57 4 (set (reg:SI 1 r1)
        (reg:SI 122 [ _46 ])) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _46 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 57 56 58 4 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":288:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 58 57 59 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":288:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 4 (debug_marker) "../System/lcd_ili9341.c":290:2 -1
     (nil))
(note 60 59 61 4 NOTE_INSN_DELETED)
(jump_insn 61 60 62 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 126 [ orientation ])
                        (const_int 0 [0]))
                    (label_ref:SI 65)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":290:2 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435460 (nil)))
 -> 65)
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ orientation ])
            (const_int 3 [0x3]))) "../System/lcd_ili9341.c":290:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 64 63 65 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../System/lcd_ili9341.c":290:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 75)
(code_label 65 64 66 6 77 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 6 (debug_marker) "../System/lcd_ili9341.c":293:3 -1
     (nil))
(debug_insn 68 67 69 6 (debug_marker) "../System/lcd_ili9341.c":294:3 -1
     (nil))
(insn 69 68 70 6 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":293:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 6 (set (reg:DI 139)
        (const_int 1030792151360 [0xf000000140])) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (nil))
(insn 71 70 72 6 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 139)) "../System/lcd_ili9341.c":293:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 139)
        (nil)))
(debug_insn 72 71 5 6 (debug_marker) "../System/lcd_ili9341.c":295:3 -1
     (nil))
(insn 5 72 6 6 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 75 6 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":295:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 75 6 76 7 78 (nil) [1 uses])
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 7 (debug_marker) "../System/lcd_ili9341.c":299:3 -1
     (nil))
(debug_insn 78 77 79 7 (debug_marker) "../System/lcd_ili9341.c":300:3 -1
     (nil))
(insn 79 78 80 7 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:DI 141)
        (const_int 1374389534960 [0x140000000f0])) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (nil))
(insn 81 80 82 7 (set (mem/c:DI (reg/f:SI 197) [2 MEM <vector(2) long unsigned int> [(long unsigned int *)&LCD]+0 S8 A64])
        (reg:DI 141)) "../System/lcd_ili9341.c":299:14 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 141)
        (nil)))
(debug_insn 82 81 7 7 (debug_marker) "../System/lcd_ili9341.c":301:3 -1
     (nil))
(insn 7 82 8 7 (set (reg:SI 123 [ prephitmp_59 ])
        (const_int 320 [0x140])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 83 7 (set (reg:SI 124 [ prephitmp_60 ])
        (const_int 240 [0xf0])) "../System/lcd_ili9341.c":301:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 8 84 8 79 (nil) [0 uses])
(note 84 83 85 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 87 8 (debug_marker) "../System/lcd_ili9341.c":303:2 -1
     (nil))
(insn 87 85 88 8 (set (mem/c:SI (plus:SI (reg/f:SI 197)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])
        (reg/v:SI 126 [ orientation ])) "../System/lcd_ili9341.c":303:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 126 [ orientation ])
            (nil))))
(debug_insn 88 87 89 8 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI orientation (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:HI parameter (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":352:2 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../System/lcd_ili9341.c":353:2 -1
     (nil))
(insn 92 91 93 8 (set (reg:SI 3 r3)
        (reg:SI 123 [ prephitmp_59 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ prephitmp_59 ])
        (nil)))
(insn 93 92 94 8 (set (reg:SI 2 r2)
        (reg:SI 124 [ prephitmp_60 ])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_60 ])
        (nil)))
(insn 94 93 95 8 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 8 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd_ili9341.c":353:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 96 95 97 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":353:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x3]  <function_decl 0000000006bb1100 ILI9341_SetDisplayWindow>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 97 96 98 8 (debug_marker) "../System/lcd_ili9341.c":356:2 -1
     (nil))
(debug_insn 98 97 99 8 (var_location:HI command (const_int 17 [0x11])) "../System/lcd_ili9341.c":356:10 -1
     (nil))
(debug_insn 99 98 100 8 (debug_marker) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 100 99 101 8 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 102 101 111 8 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(code_label 111 102 103 9 80 (nil) [1 uses])
(note 103 111 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 9 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 105 104 108 9 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 108 105 110 9 (set (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 110 108 112 9 NOTE_INSN_DELETED)
(insn 112 110 113 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 113 112 114 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 111)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 111)
(note 114 113 115 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 10 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 116 115 117 10 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:HI address (const_int 17 [0x11])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 118 117 119 10 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 119 118 120 10 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 120 119 121 10 (set (reg/f:SI 147)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 123 10 (set (reg:SI 149)
        (const_int 17 [0x11])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 121 124 10 (set (mem/v:HI (reg/f:SI 147) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 149) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 124 123 125 10 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 127 126 128 10 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":357:2 -1
     (nil))
(debug_insn 130 129 131 10 (debug_marker) "../System/lcd_ili9341.c":358:2 -1
     (nil))
(insn 131 130 132 10 (set (reg:SI 0 r0)
        (const_int 200 [0xc8])) "../System/lcd_ili9341.c":358:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 132 131 133 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":358:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 133 132 134 10 (debug_marker) "../System/lcd_ili9341.c":361:2 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:HI command (const_int 19 [0x13])) "../System/lcd_ili9341.c":361:10 -1
     (nil))
(debug_insn 135 134 136 10 (debug_marker) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 136 135 137 10 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 137 136 146 10 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 146 137 138 11 81 (nil) [1 uses])
(note 138 146 139 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 11 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 140 139 143 11 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 143 140 145 11 (set (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 145 143 147 11 NOTE_INSN_DELETED)
(insn 147 145 148 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 148 147 149 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 146)
(note 149 148 150 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 150 149 151 12 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 151 150 152 12 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 152 151 153 12 (var_location:HI address (const_int 19 [0x13])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 153 152 154 12 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 154 153 155 12 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 155 154 156 12 (set (reg/f:SI 154)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 158 12 (set (reg:SI 156)
        (const_int 19 [0x13])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 158 156 159 12 (set (mem/v:HI (reg/f:SI 154) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 156) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 154)
            (nil))))
(debug_insn 159 158 160 12 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 160 159 161 12 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 161 160 162 12 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 162 161 163 12 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 163 162 164 12 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 164 163 165 12 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":362:2 -1
     (nil))
(debug_insn 165 164 166 12 (debug_marker) "../System/lcd_ili9341.c":363:2 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":363:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 167 166 168 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":363:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 168 167 169 12 (debug_marker) "../System/lcd_ili9341.c":366:2 -1
     (nil))
(debug_insn 169 168 170 12 (var_location:HI command (const_int 58 [0x3a])) "../System/lcd_ili9341.c":366:10 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../System/lcd_ili9341.c":367:2 -1
     (nil))
(insn 172 170 173 12 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg/v:SI 125 [ color_space ]) 0)) "../System/lcd_ili9341.c":367:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color_space ])
        (nil)))
(debug_insn 173 172 174 12 (debug_marker) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 174 173 175 12 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 175 174 184 12 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 184 175 176 13 82 (nil) [1 uses])
(note 176 184 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 178 177 181 13 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 181 178 183 13 (set (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 183 181 185 13 (set (reg:SI 117 [ _29 ])
        (zero_extend:SI (subreg:QI (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 185 183 186 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 186 185 187 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 184)
(note 187 186 188 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 14 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 189 188 190 14 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 190 189 191 14 (var_location:HI address (const_int 58 [0x3a])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 191 190 192 14 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 192 191 193 14 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 193 192 194 14 (set (reg/f:SI 162)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 196 14 (set (reg:SI 164)
        (const_int 58 [0x3a])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 194 197 14 (set (mem/v:HI (reg/f:SI 162) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 164) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 162)
            (nil))))
(debug_insn 197 196 198 14 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 198 197 199 14 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 199 198 200 14 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 200 199 201 14 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 201 200 202 14 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 202 201 203 14 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":368:2 -1
     (nil))
(debug_insn 203 202 205 14 (debug_marker) "../System/lcd_ili9341.c":369:2 -1
     (nil))
(insn 205 203 206 14 (set (reg:SI 1 r1)
        (reg:SI 117 [ _29 ])) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _29 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 206 205 207 14 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":369:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 207 206 208 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":369:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 208 207 209 14 (debug_marker) "../System/lcd_ili9341.c":370:2 -1
     (nil))
(insn 209 208 210 14 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":370:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 210 209 211 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":370:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 211 210 212 14 (debug_marker) "../System/lcd_ili9341.c":373:2 -1
     (nil))
(debug_insn 212 211 213 14 (var_location:HI command (const_int 246 [0xf6])) "../System/lcd_ili9341.c":373:10 -1
     (nil))
(debug_insn 213 212 214 14 (debug_marker) "../System/lcd_ili9341.c":374:2 -1
     (nil))
(debug_insn 214 213 215 14 (debug_marker) "../System/lcd_ili9341.c":375:2 -1
     (nil))
(insn 215 214 216 14 (set (reg:SI 166)
        (const_int 73 [0x49])) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 217 14 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 166)) "../System/lcd_ili9341.c":374:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 217 216 218 14 (debug_marker) "../System/lcd_ili9341.c":376:2 -1
     (nil))
(insn 218 217 220 14 (set (reg:SI 168)
        (const_int 32 [0x20])) "../System/lcd_ili9341.c":376:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 218 221 14 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 MEM[(ILI9341_Data_t[5] *)_63][2]+0 S2 A32])
        (subreg:HI (reg:SI 168) 0)) "../System/lcd_ili9341.c":376:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 221 220 222 14 (debug_marker) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 222 221 223 14 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 223 222 232 14 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 232 223 224 15 83 (nil) [1 uses])
(note 224 232 225 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 225 224 226 15 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 226 225 229 15 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 229 226 231 15 (set (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 231 229 233 15 (set (reg:SI 116 [ _28 ])
        (zero_extend:SI (subreg:QI (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 233 231 234 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 234 233 235 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 232)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 232)
(note 235 234 236 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 236 235 237 16 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 237 236 238 16 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 238 237 239 16 (var_location:HI address (const_int 246 [0xf6])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 239 238 240 16 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 240 239 241 16 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 241 240 242 16 (set (reg/f:SI 173)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 242 241 244 16 (set (reg:SI 175)
        (const_int 246 [0xf6])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 242 245 16 (set (mem/v:HI (reg/f:SI 173) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 175) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 173)
            (nil))))
(debug_insn 245 244 246 16 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 246 245 247 16 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 247 246 248 16 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 248 247 249 16 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 249 248 250 16 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 250 249 251 16 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":377:2 -1
     (nil))
(debug_insn 251 250 253 16 (debug_marker) "../System/lcd_ili9341.c":378:2 -1
     (nil))
(insn 253 251 254 16 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 16 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":378:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 255 254 256 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":378:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 256 255 257 16 (debug_marker) "../System/lcd_ili9341.c":381:2 -1
     (nil))
(debug_insn 257 256 258 16 (var_location:HI command (const_int 53 [0x35])) "../System/lcd_ili9341.c":381:10 -1
     (nil))
(debug_insn 258 257 261 16 (debug_marker) "../System/lcd_ili9341.c":382:2 -1
     (nil))
(insn 261 258 262 16 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM[(ILI9341_Data_t[5] *)_63][0]+0 S2 A32])
        (subreg:HI (reg:SI 116 [ _28 ]) 0)) "../System/lcd_ili9341.c":382:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _28 ])
        (nil)))
(debug_insn 262 261 263 16 (debug_marker) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 263 262 264 16 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 264 263 273 16 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 273 264 265 17 84 (nil) [1 uses])
(note 265 273 266 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 17 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 267 266 270 17 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 270 267 272 17 (set (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 272 270 274 17 (set (reg:SI 115 [ _27 ])
        (zero_extend:SI (subreg:QI (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ]) 0))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 274 272 275 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 275 274 276 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 273)
(note 276 275 277 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 18 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 278 277 279 18 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 279 278 280 18 (var_location:HI address (const_int 53 [0x35])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 280 279 281 18 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 281 280 282 18 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 282 281 283 18 (set (reg/f:SI 183)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 282 285 18 (set (reg:SI 185)
        (const_int 53 [0x35])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 283 286 18 (set (mem/v:HI (reg/f:SI 183) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 185) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 183)
            (nil))))
(debug_insn 286 285 287 18 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 287 286 288 18 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 288 287 289 18 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 289 288 290 18 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 290 289 291 18 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 291 290 292 18 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":383:2 -1
     (nil))
(debug_insn 292 291 294 18 (debug_marker) "../System/lcd_ili9341.c":384:2 -1
     (nil))
(insn 294 292 295 18 (set (reg:SI 1 r1)
        (reg:SI 115 [ _27 ])) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _27 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 295 294 296 18 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":384:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))
(call_insn 296 295 297 18 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":384:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 297 296 298 18 (debug_marker) "../System/lcd_ili9341.c":385:2 -1
     (nil))
(insn 298 297 299 18 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":385:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 299 298 300 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":385:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 300 299 301 18 (debug_marker) "../System/lcd_ili9341.c":388:2 -1
     (nil))
(debug_insn 301 300 302 18 (var_location:HI command (const_int 68 [0x44])) "../System/lcd_ili9341.c":388:10 -1
     (nil))
(debug_insn 302 301 303 18 (debug_marker) "../System/lcd_ili9341.c":389:2 -1
     (nil))
(debug_insn 303 302 304 18 (debug_marker) "../System/lcd_ili9341.c":390:2 -1
     (nil))
(insn 304 303 305 18 (set (reg:SI 187)
        (const_int 0 [0])) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 305 304 306 18 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 MEM <vector(2) short unsigned int> [(short unsigned int *)_63]+0 S4 A32])
        (reg:SI 187)) "../System/lcd_ili9341.c":389:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(debug_insn 306 305 307 18 (debug_marker) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 307 306 308 18 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 308 307 317 18 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(code_label 317 308 309 19 85 (nil) [1 uses])
(note 309 317 310 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 310 309 311 19 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 311 310 314 19 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 314 311 316 19 (set (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 316 314 318 19 NOTE_INSN_DELETED)
(insn 318 316 319 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 319 318 320 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 317)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 317)
(note 320 319 321 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 321 320 322 20 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 322 321 323 20 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 323 322 324 20 (var_location:HI address (const_int 68 [0x44])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 324 323 325 20 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 325 324 326 20 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 326 325 327 20 (set (reg/f:SI 192)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 329 20 (set (reg:SI 194)
        (const_int 68 [0x44])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 329 327 330 20 (set (mem/v:HI (reg/f:SI 192) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 194) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/f:SI 192)
            (nil))))
(debug_insn 330 329 331 20 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 331 330 332 20 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 332 331 333 20 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 333 332 334 20 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 334 333 335 20 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 335 334 336 20 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":391:2 -1
     (nil))
(debug_insn 336 335 338 20 (debug_marker) "../System/lcd_ili9341.c":392:2 -1
     (nil))
(insn 338 336 339 20 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 338 340 20 (set (reg:SI 0 r0)
        (reg/f:SI 196)) "../System/lcd_ili9341.c":392:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4]))
            (nil))))
(call_insn 340 339 341 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":392:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 341 340 342 20 (debug_marker) "../System/lcd_ili9341.c":393:2 -1
     (nil))
(insn 342 341 343 20 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../System/lcd_ili9341.c":393:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 343 342 344 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":393:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 344 343 0 20 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_WaitTransfer (ILI9341_WaitTransfer, funcdef_no=339, decl_uid=10017, cgraph_uid=343, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 4 for     6: r0:SI=0x32
insn_cost 8 for     7: call [`HAL_Delay'] argc:0
      REG_DEAD r0:SI
      REG_CALL_DECL `HAL_Delay'
starting the processing of deferred insns
ending the processing of deferred insns


ILI9341_WaitTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp]
;;  ref usage 	r0={3d,1u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 116{107d,9u,0e} in 3{2 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":401:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 50 [0x32])) "../System/lcd_ili9341.c":401:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 7 6 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd_ili9341.c":401:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006c91e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Function ILI9341_DisplayOn (ILI9341_DisplayOn, funcdef_no=340, decl_uid=10018, cgraph_uid=344, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 8 for     6: debug command => 0x29
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug address => debug_implicit_ptr
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    42: r121:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: debug begin stmt marker
insn_cost 12 for    16: r117:SI=zero_extend([r121:SI+0x25])
insn_cost 4 for    18: r113:SI=zero_extend(r117:SI#0)
      REG_DEAD r117:SI
insn_cost 4 for    20: cc:CC=cmp(r113:SI,0x1)
      REG_DEAD r113:SI
insn_cost 16 for    21: pc={(cc:CC!=0)?L19:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    23: debug begin stmt marker
insn_cost 8 for    24: debug begin stmt marker
insn_cost 8 for    25: debug address => 0x29
insn_cost 8 for    26: debug inline entry marker
insn_cost 8 for    27: debug begin stmt marker
insn_cost 4 for    28: r118:SI=0x60000000
insn_cost 4 for    29: r120:SI=0x29
insn_cost 4 for    31: [r118:SI]=r120:SI#0
      REG_DEAD r120:SI
      REG_DEAD r118:SI
insn_cost 8 for    32: debug begin stmt marker
insn_cost 8 for    33: debug inline entry marker
insn_cost 8 for    34: debug begin stmt marker
insn_cost 8 for    35: {asm_operands;clobber [scratch];}
insn_cost 8 for    36: debug address => optimized away
insn_cost 8 for    37: debug address => optimized away
insn_cost 8 for    38: debug command => optimized away
allowing combination of insns 18 and 20
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 18.
modifying insn i3    20: cc:CC=cmp(r117:SI,0x1)
      REG_DEAD r117:SI
deferring rescan insn with uid = 20.
starting the processing of deferred insns
rescanning insn with uid = 20.
ending the processing of deferred insns


ILI9341_DisplayOn

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 50{30d,20u,0e} in 27{27 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":407:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 41 [0x29])) "../System/lcd_ili9341.c":407:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 19 42 11 3 101 (nil) [1 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 18 16 20 3 NOTE_INSN_DELETED)
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 41 [0x29])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 41 [0x29])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":408:2 -1
     (nil))
(debug_insn 38 37 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_DisplayOff (ILI9341_DisplayOff, funcdef_no=341, decl_uid=10019, cgraph_uid=345, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 8 for     5: debug begin stmt marker
insn_cost 8 for     6: debug command => 0x28
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug address => debug_implicit_ptr
insn_cost 8 for     9: debug inline entry marker
insn_cost 8 for    10: debug begin stmt marker
insn_cost 8 for    42: r121:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    12: debug begin stmt marker
insn_cost 8 for    13: debug begin stmt marker
insn_cost 12 for    16: r117:SI=zero_extend([r121:SI+0x25])
insn_cost 4 for    18: r113:SI=zero_extend(r117:SI#0)
      REG_DEAD r117:SI
insn_cost 4 for    20: cc:CC=cmp(r113:SI,0x1)
      REG_DEAD r113:SI
insn_cost 16 for    21: pc={(cc:CC!=0)?L19:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    23: debug begin stmt marker
insn_cost 8 for    24: debug begin stmt marker
insn_cost 8 for    25: debug address => 0x28
insn_cost 8 for    26: debug inline entry marker
insn_cost 8 for    27: debug begin stmt marker
insn_cost 4 for    28: r118:SI=0x60000000
insn_cost 4 for    29: r120:SI=0x28
insn_cost 4 for    31: [r118:SI]=r120:SI#0
      REG_DEAD r120:SI
      REG_DEAD r118:SI
insn_cost 8 for    32: debug begin stmt marker
insn_cost 8 for    33: debug inline entry marker
insn_cost 8 for    34: debug begin stmt marker
insn_cost 8 for    35: {asm_operands;clobber [scratch];}
insn_cost 8 for    36: debug address => optimized away
insn_cost 8 for    37: debug address => optimized away
insn_cost 8 for    38: debug command => optimized away
allowing combination of insns 18 and 20
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 18.
modifying insn i3    20: cc:CC=cmp(r117:SI,0x1)
      REG_DEAD r117:SI
deferring rescan insn with uid = 20.
starting the processing of deferred insns
rescanning insn with uid = 20.
ending the processing of deferred insns


ILI9341_DisplayOff

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 50{30d,20u,0e} in 27{27 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd_ili9341.c":414:2 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:HI command (const_int 40 [0x28])) "../System/lcd_ili9341.c":414:17 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 10 9 42 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 42 10 19 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 19 42 11 3 106 (nil) [1 uses])
(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 13 12 16 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 16 13 18 3 (set (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 121)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 18 16 20 3 NOTE_INSN_DELETED)
(insn 20 18 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 19)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 19)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 25 24 26 4 (var_location:HI address (const_int 40 [0x28])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 28 27 29 4 (set (reg/f:SI 118)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 4 (set (reg:SI 120)
        (const_int 40 [0x28])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (mem/v:HI (reg/f:SI 118) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 120) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":415:2 -1
     (nil))
(debug_insn 38 37 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_InvertDisplay (ILI9341_InvertDisplay, funcdef_no=342, decl_uid=10021, cgraph_uid=346, symbol_order=347)

scanning new insn with uid = 59.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_InvertDisplay

Dataflow summary:
def_info->table_size = 33, use_info->table_size = 26
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 61{34d,27u,0e} in 32{32 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 122 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 114 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 37 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
  Adding insn 54 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 2 to worklist
  Adding insn 59 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
insn_cost 2 for    59: r123:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r115:SI=r123:SI
      REG_DEAD r123:SI
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug begin stmt marker
insn_cost 4 for    55: cc:CC=cmp(r115:SI,0)
      REG_DEAD r115:SI
insn_cost 8 for    56: r113:SI={(cc:CC!=0)?0x21:0x20}
      REG_DEAD cc:CC
insn_cost 8 for    15: debug command => r113:SI#0
insn_cost 8 for    16: debug begin stmt marker
insn_cost 8 for    17: debug address => debug_implicit_ptr
insn_cost 8 for    18: debug inline entry marker
insn_cost 8 for    19: debug begin stmt marker
insn_cost 8 for    54: r122:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: debug begin stmt marker
insn_cost 12 for    25: r119:SI=zero_extend([r122:SI+0x25])
insn_cost 4 for    27: r114:SI=zero_extend(r119:SI#0)
      REG_DEAD r119:SI
insn_cost 4 for    29: cc:CC=cmp(r114:SI,0x1)
      REG_DEAD r114:SI
insn_cost 16 for    30: pc={(cc:CC!=0)?L28:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    32: debug begin stmt marker
insn_cost 8 for    33: debug begin stmt marker
insn_cost 8 for    34: debug address => r113:SI#0
insn_cost 8 for    35: debug inline entry marker
insn_cost 8 for    36: debug begin stmt marker
insn_cost 4 for    37: r120:SI=0x60000000
insn_cost 4 for    39: [r120:SI]=r113:SI#0
      REG_DEAD r120:SI
      REG_DEAD r113:SI
insn_cost 8 for    40: debug begin stmt marker
insn_cost 8 for    41: debug inline entry marker
insn_cost 8 for    42: debug begin stmt marker
insn_cost 8 for    43: {asm_operands;clobber [scratch];}
insn_cost 8 for    44: debug address => optimized away
insn_cost 8 for    45: debug address => optimized away
insn_cost 8 for    46: debug command => optimized away
allowing combination of insns 2 and 55
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 2.
modifying insn i3    55: cc:CC=cmp(r123:SI,0)
      REG_DEAD r123:SI
deferring rescan insn with uid = 55.
rejecting combination of insns 55 and 56
original costs 4 + 8 = 12
replacement cost 16
allowing combination of insns 27 and 29
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 27.
modifying insn i3    29: cc:CC=cmp(r119:SI,0x1)
      REG_DEAD r119:SI
deferring rescan insn with uid = 29.
starting the processing of deferred insns
rescanning insn with uid = 29.
rescanning insn with uid = 55.
ending the processing of deferred insns


ILI9341_InvertDisplay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 57{32d,25u,0e} in 30{30 regular + 0 call} insns.
(note 6 0 59 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 59 6 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ invert ])) "../System/lcd_ili9341.c":420:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ invert ])
        (nil)))
(note 2 59 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":421:2 -1
     (nil))
(debug_insn 9 8 55 2 (debug_marker) "../System/lcd_ili9341.c":423:2 -1
     (nil))
(insn 55 9 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":423:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 56 55 15 2 (set (reg:SI 113 [ iftmp.1_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 33 [0x21])
            (const_int 32 [0x20]))) "../System/lcd_ili9341.c":423:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":423:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 54 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 54 19 28 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 28 54 20 3 112 (nil) [1 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 27 25 29 3 NOTE_INSN_DELETED)
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.1_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.1_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":424:2 -1
     (nil))
(debug_insn 46 45 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetSleep (ILI9341_SetSleep, funcdef_no=343, decl_uid=10023, cgraph_uid=347, symbol_order=348)

scanning new insn with uid = 59.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


ILI9341_SetSleep

Dataflow summary:
def_info->table_size = 33, use_info->table_size = 26
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 61{34d,27u,0e} in 32{32 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 122 123
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc] 114 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  gen 	 100 [cc] 114 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 37 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 122
  Adding insn 54 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 2 to worklist
  Adding insn 59 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
insn_cost 2 for    59: r123:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r115:SI=r123:SI
      REG_DEAD r123:SI
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug begin stmt marker
insn_cost 4 for    55: cc:CC=cmp(r115:SI,0)
      REG_DEAD r115:SI
insn_cost 8 for    56: r113:SI={(cc:CC!=0)?0x10:0x11}
      REG_DEAD cc:CC
insn_cost 8 for    15: debug command => r113:SI#0
insn_cost 8 for    16: debug begin stmt marker
insn_cost 8 for    17: debug address => debug_implicit_ptr
insn_cost 8 for    18: debug inline entry marker
insn_cost 8 for    19: debug begin stmt marker
insn_cost 8 for    54: r122:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: debug begin stmt marker
insn_cost 12 for    25: r119:SI=zero_extend([r122:SI+0x25])
insn_cost 4 for    27: r114:SI=zero_extend(r119:SI#0)
      REG_DEAD r119:SI
insn_cost 4 for    29: cc:CC=cmp(r114:SI,0x1)
      REG_DEAD r114:SI
insn_cost 16 for    30: pc={(cc:CC!=0)?L28:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    32: debug begin stmt marker
insn_cost 8 for    33: debug begin stmt marker
insn_cost 8 for    34: debug address => r113:SI#0
insn_cost 8 for    35: debug inline entry marker
insn_cost 8 for    36: debug begin stmt marker
insn_cost 4 for    37: r120:SI=0x60000000
insn_cost 4 for    39: [r120:SI]=r113:SI#0
      REG_DEAD r120:SI
      REG_DEAD r113:SI
insn_cost 8 for    40: debug begin stmt marker
insn_cost 8 for    41: debug inline entry marker
insn_cost 8 for    42: debug begin stmt marker
insn_cost 8 for    43: {asm_operands;clobber [scratch];}
insn_cost 8 for    44: debug address => optimized away
insn_cost 8 for    45: debug address => optimized away
insn_cost 8 for    46: debug command => optimized away
allowing combination of insns 2 and 55
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 2.
modifying insn i3    55: cc:CC=cmp(r123:SI,0)
      REG_DEAD r123:SI
deferring rescan insn with uid = 55.
rejecting combination of insns 55 and 56
original costs 4 + 8 = 12
replacement cost 16
allowing combination of insns 27 and 29
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 27.
modifying insn i3    29: cc:CC=cmp(r119:SI,0x1)
      REG_DEAD r119:SI
deferring rescan insn with uid = 29.
starting the processing of deferred insns
rescanning insn with uid = 29.
rescanning insn with uid = 55.
ending the processing of deferred insns


ILI9341_SetSleep

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,3u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 57{32d,25u,0e} in 30{30 regular + 0 call} insns.
(note 6 0 59 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 59 6 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ state ])) "../System/lcd_ili9341.c":429:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ state ])
        (nil)))
(note 2 59 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":430:2 -1
     (nil))
(debug_insn 9 8 55 2 (debug_marker) "../System/lcd_ili9341.c":432:2 -1
     (nil))
(insn 55 9 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123)
            (const_int 0 [0]))) "../System/lcd_ili9341.c":432:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 56 55 15 2 (set (reg:SI 113 [ iftmp.2_1 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 16 [0x10])
            (const_int 17 [0x11]))) "../System/lcd_ili9341.c":432:10 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 15 56 16 2 (var_location:HI command (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":432:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 19 18 54 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 54 19 28 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 28 54 20 3 119 (nil) [1 uses])
(note 20 28 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 22 21 25 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 25 22 27 3 (set (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 122)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 27 25 29 3 NOTE_INSN_DELETED)
(insn 29 27 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 28)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 28)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:HI address (subreg:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 37 36 39 4 (set (reg/f:SI 120)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 4 (set (mem/v:HI (reg/f:SI 120) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg/s/v:HI (reg:SI 113 [ iftmp.2_1 ]) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 113 [ iftmp.2_1 ])
            (nil))))
(debug_insn 40 39 41 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 43 42 44 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 44 43 45 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 45 44 46 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":433:2 -1
     (nil))
(debug_insn 46 45 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_SetScrollArea (ILI9341_SetScrollArea, funcdef_no=344, decl_uid=10026, cgraph_uid=348, symbol_order=349)

scanning new insn with uid = 86.
rescanning insn with uid = 2.
scanning new insn with uid = 87.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


ILI9341_SetScrollArea

Dataflow summary:
def_info->table_size = 125, use_info->table_size = 50
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r128={1d,1u} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} 
;;    total ref usage 179{127d,51u,1e} in 59{58 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 130 131 133 135 136 140 143 144 148 159 160 161
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129 130 131 133 135 136 140 143 144 148 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc] 128 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  gen 	 100 [cc] 128 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 155 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 155 157 158
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 35 to worklist
  Adding insn 30 to worklist
  Adding insn 23 to worklist
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 78 to worklist
  Adding insn 71 to worklist
  Adding insn 67 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 56 to worklist
  Adding insn 54 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
  Adding insn 83 to worklist
  Adding insn 40 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 3 to worklist
  Adding insn 87 to worklist
  Adding insn 2 to worklist
  Adding insn 86 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)
insn_cost 2 for    86: r160:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r129:SI=r160:SI
      REG_DEAD r160:SI
insn_cost 2 for    87: r161:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r130:SI=r161:SI
      REG_DEAD r161:SI
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug begin stmt marker
insn_cost 8 for    10: debug command => 0x33
insn_cost 8 for    11: debug begin stmt marker
insn_cost 4 for    12: r131:SI=r129:SI 0>>0x8
insn_cost 4 for    14: [sfp:SI-0xc]=r131:SI#0
      REG_DEAD r131:SI
insn_cost 8 for    15: debug begin stmt marker
insn_cost 4 for    16: r133:SI=zero_extend(r129:SI#0)
insn_cost 4 for    18: [sfp:SI-0xa]=r133:SI#0
      REG_DEAD r133:SI
insn_cost 8 for    19: debug begin stmt marker
insn_cost 4 for    20: r135:SI=r130:SI-r129:SI
      REG_DEAD r129:SI
insn_cost 4 for    21: r136:SI=r135:SI>>0x8
insn_cost 4 for    23: [sfp:SI-0x8]=r136:SI#0
      REG_DEAD r136:SI
insn_cost 8 for    24: debug begin stmt marker
insn_cost 4 for    28: r140:SI=zero_extend(r135:SI#0)
      REG_DEAD r135:SI
insn_cost 4 for    30: [sfp:SI-0x6]=r140:SI#0
      REG_DEAD r140:SI
insn_cost 8 for    31: debug begin stmt marker
insn_cost 4 for    32: r143:SI=0x140-r130:SI
      REG_DEAD r130:SI
insn_cost 4 for    33: r144:SI=r143:SI 0>>0x8
insn_cost 4 for    35: [sfp:SI-0x4]=r144:SI#0
      REG_DEAD r144:SI
insn_cost 8 for    36: debug begin stmt marker
insn_cost 4 for    40: r148:SI=zero_extend(r143:SI#0)
      REG_DEAD r143:SI
insn_cost 4 for    42: [sfp:SI-0x2]=r148:SI#0
      REG_DEAD r148:SI
insn_cost 8 for    43: debug begin stmt marker
insn_cost 8 for    44: debug address => debug_implicit_ptr
insn_cost 8 for    45: debug inline entry marker
insn_cost 8 for    46: debug begin stmt marker
insn_cost 8 for    83: r159:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    48: debug begin stmt marker
insn_cost 8 for    49: debug begin stmt marker
insn_cost 12 for    52: r154:SI=zero_extend([r159:SI+0x25])
insn_cost 4 for    54: r128:SI=zero_extend(r154:SI#0)
      REG_DEAD r154:SI
insn_cost 4 for    56: cc:CC=cmp(r128:SI,0x1)
      REG_DEAD r128:SI
insn_cost 16 for    57: pc={(cc:CC!=0)?L55:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    59: debug begin stmt marker
insn_cost 8 for    60: debug begin stmt marker
insn_cost 8 for    61: debug address => 0x33
insn_cost 8 for    62: debug inline entry marker
insn_cost 8 for    63: debug begin stmt marker
insn_cost 4 for    64: r155:SI=0x60000000
insn_cost 4 for    65: r157:SI=0x33
insn_cost 4 for    67: [r155:SI]=r157:SI#0
      REG_DEAD r157:SI
      REG_DEAD r155:SI
insn_cost 8 for    68: debug begin stmt marker
insn_cost 8 for    69: debug inline entry marker
insn_cost 8 for    70: debug begin stmt marker
insn_cost 8 for    71: {asm_operands;clobber [scratch];}
insn_cost 8 for    72: debug address => optimized away
insn_cost 8 for    73: debug address => optimized away
insn_cost 8 for    74: debug begin stmt marker
insn_cost 4 for    75: r158:SI=sfp:SI-0xc
insn_cost 4 for    76: r1:SI=0x6
insn_cost 2 for    77: r0:SI=r158:SI
      REG_DEAD r158:SI
      REG_EQUAL sfp:SI-0xc
insn_cost 4 for    78: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for    79: debug command => optimized away
allowing combination of insns 54 and 56
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 54.
modifying insn i3    56: cc:CC=cmp(r154:SI,0x1)
      REG_DEAD r154:SI
deferring rescan insn with uid = 56.
allowing combination of insns 75 and 77
original costs 4 + 2 = 6
replacement cost 4
deferring deletion of insn with uid = 75.
modifying insn i3    77: r0:SI=sfp:SI-0xc
deferring rescan insn with uid = 77.
starting the processing of deferred insns
rescanning insn with uid = 56.
rescanning insn with uid = 77.
ending the processing of deferred insns


ILI9341_SetScrollArea

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r129={1d,3u} r130={1d,2u} r131={1d,1u} r133={1d,1u} r135={1d,2u} r136={1d,1u} r140={1d,1u} r143={1d,2u} r144={1d,1u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} 
;;    total ref usage 174{125d,49u,0e} in 57{56 regular + 1 call} insns.
(note 5 0 86 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 86 5 2 2 (set (reg:SI 160)
        (reg:SI 0 r0 [ start_pos ])) "../System/lcd_ili9341.c":442:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ start_pos ])
        (nil)))
(insn 2 86 87 2 (set (reg/v:SI 129 [ start_pos ])
        (reg:SI 160)) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 87 2 3 2 (set (reg:SI 161)
        (reg:SI 1 r1 [ end_pos ])) "../System/lcd_ili9341.c":442:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ end_pos ])
        (nil)))
(insn 3 87 4 2 (set (reg/v:SI 130 [ end_pos ])
        (reg:SI 161)) "../System/lcd_ili9341.c":442:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":443:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":444:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":448:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 51 [0x33])) "../System/lcd_ili9341.c":448:10 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":449:2 -1
     (nil))
(insn 12 11 14 2 (set (reg:SI 131)
        (lshiftrt:SI (reg/v:SI 129 [ start_pos ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":449:17 147 {*arm_shiftsi3}
     (nil))
(insn 14 12 15 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 parameter[0]+0 S2 A32])
        (subreg:HI (reg:SI 131) 0)) "../System/lcd_ili9341.c":449:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd_ili9341.c":450:2 -1
     (nil))
(insn 16 15 18 2 (set (reg:SI 133 [ start_pos ])
        (zero_extend:SI (subreg:QI (reg/v:SI 129 [ start_pos ]) 0))) "../System/lcd_ili9341.c":450:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 18 16 19 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [1 parameter[1]+0 S2 A16])
        (subreg:HI (reg:SI 133 [ start_pos ]) 0)) "../System/lcd_ili9341.c":450:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ start_pos ])
        (nil)))
(debug_insn 19 18 20 2 (debug_marker) "../System/lcd_ili9341.c":451:2 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 135)
        (minus:SI (reg/v:SI 130 [ end_pos ])
            (reg/v:SI 129 [ start_pos ]))) "../System/lcd_ili9341.c":451:43 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ start_pos ])
        (nil)))
(insn 21 20 23 2 (set (reg:SI 136)
        (ashiftrt:SI (reg:SI 135)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":451:56 147 {*arm_shiftsi3}
     (nil))
(insn 23 21 24 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 parameter[2]+0 S2 A32])
        (subreg:HI (reg:SI 136) 0)) "../System/lcd_ili9341.c":451:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 24 23 28 2 (debug_marker) "../System/lcd_ili9341.c":452:2 -1
     (nil))
(insn 28 24 30 2 (set (reg:SI 140)
        (zero_extend:SI (subreg:QI (reg:SI 135) 0))) "../System/lcd_ili9341.c":452:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 30 28 31 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -6 [0xfffffffffffffffa])) [1 parameter[3]+0 S2 A16])
        (subreg:HI (reg:SI 140) 0)) "../System/lcd_ili9341.c":452:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 31 30 32 2 (debug_marker) "../System/lcd_ili9341.c":453:2 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 143)
        (minus:SI (const_int 320 [0x140])
            (reg/v:SI 130 [ end_pos ]))) "../System/lcd_ili9341.c":453:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 130 [ end_pos ])
        (nil)))
(insn 33 32 35 2 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 143)
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":453:61 147 {*arm_shiftsi3}
     (nil))
(insn 35 33 36 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[4]+0 S2 A32])
        (subreg:HI (reg:SI 144) 0)) "../System/lcd_ili9341.c":453:17 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(debug_insn 36 35 40 2 (debug_marker) "../System/lcd_ili9341.c":454:2 -1
     (nil))
(insn 40 36 42 2 (set (reg:SI 148)
        (zero_extend:SI (subreg:QI (reg:SI 143) 0))) "../System/lcd_ili9341.c":454:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 42 40 43 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[5]+0 S2 A16])
        (subreg:HI (reg:SI 148) 0)) "../System/lcd_ili9341.c":454:15 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 43 42 44 2 (debug_marker) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 46 45 83 2 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 83 46 55 2 (set (reg/f:SI 159)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 55 83 47 3 125 (nil) [1 uses])
(note 47 55 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 49 3 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 49 48 52 3 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 52 49 54 3 (set (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 159)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 54 52 56 3 NOTE_INSN_DELETED)
(insn 56 54 57 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 57 56 58 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 55)
(note 58 57 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 60 4 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 60 59 61 4 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 61 60 62 4 (var_location:HI address (const_int 51 [0x33])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 62 61 63 4 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 63 62 64 4 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 64 63 65 4 (set (reg/f:SI 155)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 4 (set (reg:SI 157)
        (const_int 51 [0x33])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 68 4 (set (mem/v:HI (reg/f:SI 155) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 157) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (nil))))
(debug_insn 68 67 69 4 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 69 68 70 4 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 71 70 72 4 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 72 71 73 4 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 73 72 74 4 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":455:2 -1
     (nil))
(debug_insn 74 73 75 4 (debug_marker) "../System/lcd_ili9341.c":456:2 -1
     (nil))
(note 75 74 76 4 NOTE_INSN_DELETED)
(insn 76 75 77 4 (set (reg:SI 1 r1)
        (const_int 6 [0x6])) "../System/lcd_ili9341.c":456:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 4 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -12 [0xfffffffffffffff4]))) "../System/lcd_ili9341.c":456:2 7 {*arm_addsi3}
     (nil))
(call_insn 78 77 79 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":456:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 79 78 0 4 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_ScrollScreen (ILI9341_ScrollScreen, funcdef_no=345, decl_uid=10029, cgraph_uid=349, symbol_order=350)

scanning new insn with uid = 84.
rescanning insn with uid = 2.
scanning new insn with uid = 85.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


ILI9341_ScrollScreen

Dataflow summary:
def_info->table_size = 127, use_info->table_size = 56
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,10u,1e} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r119={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 187{129d,57u,1e} in 57{56 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 121 141 142
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 120 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 114 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 113 114 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 113 114 124 125 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 113 114 124 125 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114

( 3 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
;; live  gen 	 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140

( 5 6 )->[6]->( 6 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 119 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 100 [cc] 119 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 138 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 136 138 139
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 55 to worklist
  Adding insn 50 to worklist
  Adding insn 76 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
  Adding insn 54 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
  Adding insn 81 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
  Adding insn 12 to worklist
  Adding insn 3 to worklist
  Adding insn 85 to worklist
  Adding insn 2 to worklist
  Adding insn 84 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 9 (  1.1)
insn_cost 2 for    84: r141:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r120:SI=r141:SI
      REG_DEAD r141:SI
insn_cost 2 for    85: r142:SI=r1:SI
      REG_DEAD r1:SI
insn_cost 2 for     3: r121:SI=r142:SI
      REG_DEAD r142:SI
insn_cost 8 for     7: debug begin stmt marker
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug begin stmt marker
insn_cost 8 for    10: debug command => 0x37
insn_cost 8 for    11: debug begin stmt marker
insn_cost 4 for    12: cc:CC=cmp(r121:SI,0)
      REG_DEAD r121:SI
insn_cost 16 for    13: pc={(cc:CC!=0)?L23:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 536870916
insn_cost 8 for    15: debug begin stmt marker
insn_cost 4 for    16: r122:SI=r120:SI 0>>0x8
insn_cost 4 for    17: r113:SI=zero_extend(r122:SI#0)
      REG_DEAD r122:SI
insn_cost 8 for    18: debug begin stmt marker
insn_cost 4 for    19: r123:SI=zero_extend(r120:SI#0)
      REG_DEAD r120:SI
insn_cost 4 for    20: r114:SI=zero_extend(r123:SI#0)
      REG_DEAD r123:SI
insn_cost 8 for    25: debug begin stmt marker
insn_cost 4 for    26: r124:SI=0xf0-r120:SI
      REG_DEAD r120:SI
insn_cost 4 for    27: r125:SI=r124:SI 0>>0x8
insn_cost 4 for    28: r113:SI=zero_extend(r125:SI#0)
      REG_DEAD r125:SI
insn_cost 8 for    29: debug begin stmt marker
insn_cost 4 for    33: r128:SI=zero_extend(r124:SI#0)
      REG_DEAD r124:SI
insn_cost 4 for    34: r114:SI=zero_extend(r128:SI#0)
      REG_DEAD r128:SI
insn_cost 4 for    38: [sfp:SI-0x2]=r114:SI#0
      REG_DEAD r114:SI
insn_cost 4 for    40: [sfp:SI-0x4]=r113:SI#0
      REG_DEAD r113:SI
insn_cost 8 for    41: debug begin stmt marker
insn_cost 8 for    42: debug address => debug_implicit_ptr
insn_cost 8 for    43: debug inline entry marker
insn_cost 8 for    44: debug begin stmt marker
insn_cost 8 for    81: r140:SI=`hdma_memtomem_dma1_channel2'
insn_cost 8 for    46: debug begin stmt marker
insn_cost 8 for    47: debug begin stmt marker
insn_cost 12 for    50: r135:SI=zero_extend([r140:SI+0x25])
insn_cost 4 for    52: r119:SI=zero_extend(r135:SI#0)
      REG_DEAD r135:SI
insn_cost 4 for    54: cc:CC=cmp(r119:SI,0x1)
      REG_DEAD r119:SI
insn_cost 16 for    55: pc={(cc:CC!=0)?L53:pc}
      REG_DEAD cc:CC
      REG_BR_PROB 955630228
insn_cost 8 for    57: debug begin stmt marker
insn_cost 8 for    58: debug begin stmt marker
insn_cost 8 for    59: debug address => 0x37
insn_cost 8 for    60: debug inline entry marker
insn_cost 8 for    61: debug begin stmt marker
insn_cost 4 for    62: r136:SI=0x60000000
insn_cost 4 for    63: r138:SI=0x37
insn_cost 4 for    65: [r136:SI]=r138:SI#0
      REG_DEAD r138:SI
      REG_DEAD r136:SI
insn_cost 8 for    66: debug begin stmt marker
insn_cost 8 for    67: debug inline entry marker
insn_cost 8 for    68: debug begin stmt marker
insn_cost 8 for    69: {asm_operands;clobber [scratch];}
insn_cost 8 for    70: debug address => optimized away
insn_cost 8 for    71: debug address => optimized away
insn_cost 8 for    72: debug begin stmt marker
insn_cost 4 for    73: r139:SI=sfp:SI-0x4
insn_cost 4 for    74: r1:SI=0x2
insn_cost 2 for    75: r0:SI=r139:SI
      REG_DEAD r139:SI
      REG_EQUAL sfp:SI-0x4
insn_cost 4 for    76: r0:SI=call [`ILI9341_SendData'] argc:0
      REG_DEAD r1:SI
      REG_UNUSED r0:SI
      REG_CALL_DECL `ILI9341_SendData'
      REG_EH_REGION 0
insn_cost 8 for    77: debug command => optimized away
allowing combination of insns 3 and 12
original costs 2 + 4 = 6
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3    12: cc:CC=cmp(r142:SI,0)
      REG_DEAD r142:SI
deferring rescan insn with uid = 12.
allowing combination of insns 12 and 13
original costs 4 + 16 = 20
replacement cost 16
deferring deletion of insn with uid = 12.
modifying insn i3    13: {pc={(r142:SI!=0)?L23:pc};clobber cc:CC;}
      REG_UNUSED cc:CC
      REG_DEAD r142:SI
      REG_BR_PROB 536870916
deferring rescan insn with uid = 13.
allowing combination of insns 16 and 17
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 16.
modifying insn i3    17: r113:SI=r120:SI 0>>0x8
deferring rescan insn with uid = 17.
allowing combination of insns 19 and 20
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 19.
modifying insn i3    20: r114:SI=zero_extend(r120:SI#0)
      REG_DEAD r120:SI
deferring rescan insn with uid = 20.
allowing combination of insns 27 and 28
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 27.
modifying insn i3    28: r113:SI=zero_extract(r124:SI,0x10,0x8)
deferring rescan insn with uid = 28.
allowing combination of insns 33 and 34
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 33.
modifying insn i3    34: r114:SI=zero_extend(r124:SI#0)
      REG_DEAD r124:SI
deferring rescan insn with uid = 34.
allowing combination of insns 52 and 54
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 52.
modifying insn i3    54: cc:CC=cmp(r135:SI,0x1)
      REG_DEAD r135:SI
deferring rescan insn with uid = 54.
allowing combination of insns 73 and 75
original costs 4 + 2 = 6
replacement cost 4
deferring deletion of insn with uid = 73.
modifying insn i3    75: r0:SI=sfp:SI-0x4
deferring rescan insn with uid = 75.
starting the processing of deferred insns
rescanning insn with uid = 13.
rescanning insn with uid = 17.
rescanning insn with uid = 20.
rescanning insn with uid = 28.
rescanning insn with uid = 34.
rescanning insn with uid = 54.
rescanning insn with uid = 75.
ending the processing of deferred insns


ILI9341_ScrollScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,10u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={2d,1u} r114={2d,1u} r120={1d,3u} r124={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 171{122d,49u,0e} in 49{48 regular + 1 call} insns.
(note 5 0 84 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 84 5 2 2 (set (reg:SI 141)
        (reg:SI 0 r0 [ position ])) "../System/lcd_ili9341.c":465:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ position ])
        (nil)))
(insn 2 84 85 2 (set (reg/v:SI 120 [ position ])
        (reg:SI 141)) "../System/lcd_ili9341.c":465:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 85 2 3 2 (set (reg:SI 142)
        (reg:SI 1 r1 [ direction ])) "../System/lcd_ili9341.c":465:1 -1
     (expr_list:REG_DEAD (reg:SI 1 r1 [ direction ])
        (nil)))
(note 3 85 4 2 NOTE_INSN_DELETED)
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../System/lcd_ili9341.c":466:2 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd_ili9341.c":467:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/lcd_ili9341.c":469:2 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI command (const_int 55 [0x37])) "../System/lcd_ili9341.c":469:10 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd_ili9341.c":471:2 -1
     (nil))
(note 12 11 13 2 NOTE_INSN_DELETED)
(jump_insn 13 12 14 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 142)
                        (const_int 0 [0]))
                    (label_ref 23)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/lcd_ili9341.c":471:4 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (expr_list:REG_DEAD (reg:SI 142)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 23)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 16 3 (debug_marker) "../System/lcd_ili9341.c":472:3 -1
     (nil))
(note 16 15 17 3 NOTE_INSN_DELETED)
(insn 17 16 18 3 (set (reg:SI 113 [ _1 ])
        (lshiftrt:SI (reg/v:SI 120 [ position ])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":472:18 147 {*arm_shiftsi3}
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../System/lcd_ili9341.c":473:3 -1
     (nil))
(note 19 18 20 3 NOTE_INSN_DELETED)
(insn 20 19 23 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg/v:SI 120 [ position ]) 0))) "../System/lcd_ili9341.c":473:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
      ; pc falls through to BB 5
(code_label 23 20 24 4 131 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (debug_marker) "../System/lcd_ili9341.c":475:3 -1
     (nil))
(insn 26 25 27 4 (set (reg:SI 124)
        (minus:SI (const_int 240 [0xf0])
            (reg/v:SI 120 [ position ]))) "../System/lcd_ili9341.c":475:50 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 120 [ position ])
        (nil)))
(note 27 26 28 4 NOTE_INSN_DELETED)
(insn 28 27 29 4 (set (reg:SI 113 [ _1 ])
        (zero_extract:SI (reg:SI 124)
            (const_int 16 [0x10])
            (const_int 8 [0x8]))) "../System/lcd_ili9341.c":475:18 161 {extzv_t2}
     (nil))
(debug_insn 29 28 33 4 (debug_marker) "../System/lcd_ili9341.c":476:3 -1
     (nil))
(note 33 29 34 4 NOTE_INSN_DELETED)
(insn 34 33 35 4 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../System/lcd_ili9341.c":476:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(code_label 35 34 36 5 132 (nil) [0 uses])
(note 36 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 36 40 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 parameter[1]+0 S2 A16])
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 38 41 5 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 parameter[0]+0 S2 A32])
        (subreg/s/v:HI (reg:SI 113 [ _1 ]) 0)) 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 42 41 43 5 (var_location:SI address (debug_implicit_ptr:SI command)) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker:BLK) "../System/lcd_ili9341.c":85:6 -1
     (nil))
(debug_insn 44 43 81 5 (debug_marker) "../System/lcd_ili9341.c":90:2 -1
     (nil))
(insn 81 44 53 5 (set (reg/f:SI 140)
        (symbol_ref:SI ("hdma_memtomem_dma1_channel2") [flags 0xc0]  <var_decl 0000000006ba9090 hdma_memtomem_dma1_channel2>)) -1
     (nil))
(code_label 53 81 45 6 133 (nil) [1 uses])
(note 45 53 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (debug_marker) "../System/lcd_ili9341.c":90:48 -1
     (nil))
(debug_insn 47 46 50 6 (debug_marker) "../System/lcd_ili9341.c":90:8 -1
     (nil))
(insn 50 47 52 6 (set (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 140)
                    (const_int 37 [0x25])) [0 hdma_memtomem_dma1_channel2.State+0 S1 A8]))) "../System/lcd_ili9341.c":90:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(note 52 50 54 6 NOTE_INSN_DELETED)
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
            (const_int 1 [0x1]))) "../System/lcd_ili9341.c":90:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_memtomem_dma1_channel2.State ])
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../System/lcd_ili9341.c":90:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 53)
(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 7 (debug_marker) "../System/lcd_ili9341.c":90:50 -1
     (nil))
(debug_insn 58 57 59 7 (debug_marker) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 59 58 60 7 (var_location:HI address (const_int 55 [0x37])) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 60 59 61 7 (debug_marker:BLK) "../System/lcd_ili9341.c":31:20 -1
     (nil))
(debug_insn 61 60 62 7 (debug_marker) "../System/lcd_ili9341.c":33:2 -1
     (nil))
(insn 62 61 63 7 (set (reg/f:SI 136)
        (const_int 1610612736 [0x60000000])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 65 7 (set (reg:SI 138)
        (const_int 55 [0x37])) "../System/lcd_ili9341.c":33:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 66 7 (set (mem/v:HI (reg/f:SI 136) [1 MEM[(volatile LCD_IO_Data_t *)1610612736B]+0 S2 A64])
        (subreg:HI (reg:SI 138) 0)) "../System/lcd_ili9341.c":33:45 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 66 65 67 7 (debug_marker) "../System/lcd_ili9341.c":36:2 -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 68 67 69 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 69 68 70 7 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 70 69 71 7 (var_location:HI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":92:2 -1
     (nil))
(debug_insn 71 70 72 7 (var_location:SI address (clobber (const_int 0 [0]))) "../System/lcd_ili9341.c":479:2 -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../System/lcd_ili9341.c":480:2 -1
     (nil))
(note 73 72 74 7 NOTE_INSN_DELETED)
(insn 74 73 75 7 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) "../System/lcd_ili9341.c":480:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd_ili9341.c":480:2 7 {*arm_addsi3}
     (nil))
(call_insn 76 75 77 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd_ili9341.c":480:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x3]  <function_decl 0000000006baad00 ILI9341_SendData>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 77 76 0 7 (var_location:HI command (clobber (const_int 0 [0]))) -1
     (nil))

;; Function ILI9341_GetParam (ILI9341_GetParam, funcdef_no=346, decl_uid=10031, cgraph_uid=350, symbol_order=351)

scanning new insn with uid = 58.
rescanning insn with uid = 2.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)


ILI9341_GetParam

Dataflow summary:
def_info->table_size = 36, use_info->table_size = 43
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r114={1d,2u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 81{37d,44u,0e} in 27{27 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 7 4 5 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 119
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 7 3 4 5 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u39(0){ }u40(7){ }u41(13){ }u42(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 51 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 4 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 5 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 41 to worklist
  Adding insn 40 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 2 to worklist
  Adding insn 58 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 12 count 9 (    1)
insn_cost 2 for    58: r119:SI=r0:SI
      REG_DEAD r0:SI
insn_cost 2 for     2: r114:SI=r119:SI
      REG_DEAD r119:SI
insn_cost 8 for     8: debug begin stmt marker
insn_cost 8 for     9: debug value => 0
insn_cost 8 for    10: debug begin stmt marker
insn_cost 24 for    11: {pc={(leu(r114:SI,0x3))?[r114:SI*0x4+L12]:L57};clobber cc:CC;clobber scratch;use L12;}
      REG_DEAD r114:SI
      REG_UNUSED cc:CC
      REG_LABEL_TARGET code_label
      REG_LABEL_TARGET code_label
insn_cost 4 for     5: r113:SI=0x12c00
insn_cost 8 for    21: debug begin stmt marker
insn_cost 8 for    22: r115:SI=`*.LANCHOR1'
insn_cost 12 for    23: r113:SI=[r115:SI]
      REG_DEAD r115:SI
      REG_EQUAL [`*.LANCHOR1']
insn_cost 8 for    24: debug value => r113:SI
insn_cost 8 for    25: debug begin stmt marker
insn_cost 8 for    30: debug begin stmt marker
insn_cost 8 for    31: r116:SI=`*.LANCHOR1'
insn_cost 12 for    32: r113:SI=[r116:SI+0x4]
      REG_DEAD r116:SI
      REG_EQUAL [const(`*.LANCHOR1'+0x4)]
insn_cost 8 for    33: debug value => r113:SI
insn_cost 8 for    34: debug begin stmt marker
insn_cost 8 for    39: debug begin stmt marker
insn_cost 8 for    40: r117:SI=`*.LANCHOR1'
insn_cost 12 for    41: r113:SI=[r117:SI+0x8]
      REG_DEAD r117:SI
      REG_EQUAL [const(`*.LANCHOR1'+0x8)]
insn_cost 8 for    42: debug value => r113:SI
insn_cost 8 for    43: debug begin stmt marker
insn_cost 4 for     4: r113:SI=0
insn_cost 8 for    46: debug value => 0
insn_cost 8 for    47: debug begin stmt marker
insn_cost 2 for    51: r0:SI=r113:SI
      REG_DEAD r113:SI
insn_cost 8 for    52: use r0:SI
allowing combination of insns 2 and 11
original costs 2 + 24 = 26
replacement cost 24
deferring deletion of insn with uid = 2.
modifying insn i3    11: {pc={(leu(r119:SI,0x3))?[r119:SI*0x4+L12]:L57};clobber cc:CC;clobber scratch;use L12;}
      REG_DEAD r119:SI
      REG_LABEL_TARGET code_label
      REG_UNUSED cc:CC
deferring rescan insn with uid = 11.
starting the processing of deferred insns
rescanning insn with uid = 11.
ending the processing of deferred insns


ILI9341_GetParam

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,8u} r103={1d,7u} r113={5d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,2u} 
;;    total ref usage 79{36d,43u,0e} in 26{26 regular + 0 call} insns.
(note 6 0 58 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 58 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ param ])) "../System/lcd_ili9341.c":491:1 -1
     (expr_list:REG_DEAD (reg:SI 0 r0 [ param ])
        (nil)))
(note 2 58 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../System/lcd_ili9341.c":492:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI value (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd_ili9341.c":494:2 -1
     (nil))
(jump_insn 11 10 15 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 119)
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 119)
                                (const_int 4 [0x4]))
                            (label_ref:SI 12)) [0  S4 A32])
                    (label_ref:SI 57)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 12))
        ]) "../System/lcd_ili9341.c":494:2 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (insn_list:REG_LABEL_TARGET 57 (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil))))
 -> 12)
(code_label 15 11 16 3 142 (nil) [1 uses])
(note 16 15 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 16 19 3 (set (reg/v:SI 113 [ <retval> ])
        (const_int 76800 [0x12c00])) "../System/lcd_ili9341.c":494:2 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 19 5 20 4 144 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../System/lcd_ili9341.c":496:3 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 115)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (reg/f:SI 115) [2 LCD.width+0 S4 A64])) "../System/lcd_ili9341.c":496:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [2 LCD.width+0 S4 A64])
            (nil))))
(debug_insn 24 23 25 4 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":496:9 -1
     (nil))
(debug_insn 25 24 28 4 (debug_marker) "../System/lcd_ili9341.c":497:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 28 25 29 5 143 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/lcd_ili9341.c":499:3 -1
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 116)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 LCD.height+0 S4 A32])) "../System/lcd_ili9341.c":499:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [2 LCD.height+0 S4 A32])
            (nil))))
(debug_insn 33 32 34 5 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":499:9 -1
     (nil))
(debug_insn 34 33 37 5 (debug_marker) "../System/lcd_ili9341.c":500:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 37 34 38 6 140 (nil) [1 uses])
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (debug_marker) "../System/lcd_ili9341.c":505:3 -1
     (nil))
(insn 40 39 41 6 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 6 (set (reg/v:SI 113 [ <retval> ])
        (mem/c:SI (plus:SI (reg/f:SI 117)
                (const_int 8 [0x8])) [2 LCD.orientation+0 S4 A64])) "../System/lcd_ili9341.c":505:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (mem/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 8 [0x8]))) [2 LCD.orientation+0 S4 A64])
            (nil))))
(debug_insn 42 41 43 6 (var_location:SI value (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":505:9 -1
     (nil))
(debug_insn 43 42 57 6 (debug_marker) "../System/lcd_ili9341.c":506:3 -1
     (nil))
      ; pc falls through to BB 8
(code_label 57 43 56 7 145 (nil) [1 uses])
(note 56 57 4 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 4 56 46 7 (set (reg/v:SI 113 [ <retval> ])
        (const_int 0 [0])) "../System/lcd_ili9341.c":492:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 46 4 47 7 (var_location:SI value (const_int 0 [0])) -1
     (nil))
(debug_insn 47 46 50 7 (debug_marker) "../System/lcd_ili9341.c":511:2 -1
     (nil))
(code_label 50 47 53 8 138 (nil) [0 uses])
(note 53 50 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 53 52 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 113 [ <retval> ])) "../System/lcd_ili9341.c":512:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 113 [ <retval> ])
        (nil)))
(insn 52 51 0 8 (use (reg/i:SI 0 r0)) "../System/lcd_ili9341.c":512:1 -1
     (nil))

;; Combiner totals: 349 attempts, 289 substitutions (63 requiring new space),
;; 54 successes.
