Section,Key,Value
Essentials,Product Collection,Intel Agilex® 7 FPGAs and SoC FPGAs M-Series
Essentials,Marketing Status,Launched
Essentials,Launch Date,Q1'22
Essentials,Lithography,Intel 7
Resources,Logic Elements (LE),3851520
Resources,Adaptive Logic Modules (ALM),1305600
Resources,Adaptive Logic Module (ALM) Registers,5222400
Resources,Fabric and I/O Phase-Locked Loops (PLLs),24
Resources,Maximum Embedded Memory,410 Mb
Resources,Maximum High Bandwidth Memory (HBM)†,32 GB
Resources,Digital Signal Processing (DSP) Blocks,12300
Resources,Digital Signal Processing (DSP) Format,"Fixed Point (hard IP), Floating Point (hard IP), Multiply, Multiply and Accumulate, Variable Precision"
Resources,Hard Processor System (HPS),Quad-core 64 bit Arm* Cortex*-A53
Resources,Hard Memory Controllers,Yes
Resources,External Memory Interfaces (EMIF),"LPDDR5, DDR5, DDR4"
I/O Specifications,Maximum User I/O Count†,768
I/O Specifications,I/O Standards Support,"1.2 V LVCMOS, SSTL, HSTL, HSUL, POD, Differential SSTL, Differential HSTL, Differential HSUL, Differential POD, True Differential Signaling"
I/O Specifications,Maximum LVDS Pairs,384
I/O Specifications,Maximum Non-Return to Zero (NRZ) Transceivers†,56
I/O Specifications,Maximum Non-Return to Zero (NRZ) Data Rate†,58 Gbps
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†,44
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†,116 Gbps
I/O Specifications,Transceiver Protocol Hard IP,"CXL, PCIe Gen4, PCIe Gen5, 10/25/50/100/200/400G Ethernet"
Advanced Technologies,Hyper-Registers,Yes
Advanced Technologies,FPGA Bitstream Security,Yes
Package Specifications,Package Options,R47A
Supplemental Information,Additional Information,Product Table (Family Comparison)DatasheetAll FPGA Documentation
