# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CNN_project_start.srcs/sources_1/ip/clk_wiz_1" \
"../../../../CNN_project_start.srcs/sources_1/ip/FIFO_for_MaxpoolS1/sim/FIFO_for_MaxpoolS1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
