#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 17 17:07:54 2025
# Process ID         : 24152
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1
# Command line       : vivado.exe -log axis_dwidth_converter_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_dwidth_converter_0.tcl
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1/axis_dwidth_converter_0.vds
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 52421 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/2024_2/Vivado/2024.2/scripts/Vivado_init.tcl'
source axis_dwidth_converter_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axis_dwidth_converter_0
Command: synth_design -top axis_dwidth_converter_0 -part xczu15eg-ffvb1156-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1759.793 ; gain = 190.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_0' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/synth/axis_dwidth_converter_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_32_axis_dwidth_converter' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_32_axisc_upsizer' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:434]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_32_axisc_upsizer' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:434]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_33_axis_register_slice' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_33_axis_register_slice' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_33_axis_register_slice__parameterized0' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized0' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector__parameterized0' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice__parameterized0' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_33_axisc_register_slice__parameterized0' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized0' [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis__parameterized0' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_33_axis_register_slice__parameterized0' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_register_slice_v1_1_vl_rfs.v:2830]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_32_axis_dwidth_converter' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/hdl/axis_dwidth_converter_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_0' (0#1) [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/synth/axis_dwidth_converter_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_33_axisc_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[3] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[2] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[1] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_1_util_axis2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_33_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1876.324 ; gain = 306.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1876.324 ; gain = 306.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1876.324 ; gain = 306.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1876.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/axis_dwidth_converter_0/axis_dwidth_converter_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1996.582 ; gain = 5.246
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1996.582 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1996.582 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1996.582 ; gain = 426.945
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1996.582 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_dwidth_converter_v1_1_32_axis_dwidth_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1996.582 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.195 ; gain = 1056.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.348 ; gain = 1075.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2645.348 ; gain = 1075.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |     1|
|6     |LUT6 |     3|
|7     |FDRE |    48|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2852.797 ; gain = 1283.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2852.797 ; gain = 1162.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2852.797 ; gain = 1283.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2852.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 62f2b312
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.797 ; gain = 2351.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1/axis_dwidth_converter_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axis_dwidth_converter_0, cache-ID = 6ab03efcd5196b5d
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/axis_dwidth_converter_0_synth_1/axis_dwidth_converter_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file axis_dwidth_converter_0_utilization_synth.rpt -pb axis_dwidth_converter_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 17:08:25 2025...
