(pcb "C:\msys64\home\meeso.kim\msx-cartridge\rpifdd\rpifdd.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  112268 -93027.5  111773 -92973.1  111295 -92833.5  110848 -92612.9
            110446 -92318.2  110102 -91958.1  109825 -91543.8  109625 -91087.7
            109506 -90603.7  109474 -90106.5  109474 -39306.5  109528 -38811.3
            109668 -38333  109889 -37886.3  110183 -37484.6  110543 -37140.2
            110958 -36863.6  111414 -36663.1  111898 -36544.9  112395 -36512.5
            171704 -36512.5  172199 -36566.9  172677 -36706.5  173124 -36927.1
            173526 -37221.8  173870 -37581.9  174147 -37996.2  174347 -38452.3
            174466 -38936.3  174498 -39433.5  174498 -90233.5  174444 -90728.7
            174304 -91207  174083 -91653.7  173789 -92055.4  173429 -92399.8
            173014 -92676.4  172558 -92876.9  172074 -92995.1  171577 -93027.5
            112268 -93027.5  112268 -93027.5)
    )
    (plane GND (polygon F.Cu 0  176276 -92583  108839 -92583  108966 -36322  176530 -36195))
    (plane GND (polygon B.Cu 0  175768 -92583  108839 -92583  109220 -36068  176530 -36576))
    (keepout "" (polygon signal 0  172403 -40259  172397 -40132.8  172381 -40007.6  172353 -39884.2
            172315 -39763.7  172267 -39647  172209 -39535  172141 -39428.4
            172064 -39328.2  171978 -39235.1  171885 -39149.8  171785 -39072.8
            171678 -39005  171566 -38946.6  171450 -38898.3  171329 -38860.3
            171206 -38833  171081 -38816.5  170954 -38811  170828 -38816.5
            170703 -38833  170580 -38860.3  170459 -38898.3  170343 -38946.6
            170230 -39005  170124 -39072.8  170024 -39149.8  169931 -39235.1
            169845 -39328.2  169768 -39428.4  169700 -39535  169642 -39647
            169594 -39763.7  169556 -39884.2  169528 -40007.6  169512 -40132.8
            169506 -40259  169512 -40385.2  169528 -40510.4  169556 -40633.8
            169594 -40754.3  169642 -40871  169700 -40983  169768 -41089.6
            169845 -41189.8  169931 -41282.9  170024 -41368.2  170124 -41445.2
            170230 -41513  170343 -41571.4  170459 -41619.7  170580 -41657.7
            170703 -41685  170828 -41701.5  170954 -41707  171081 -41701.5
            171206 -41685  171329 -41657.7  171450 -41619.7  171566 -41571.4
            171678 -41513  171785 -41445.2  171885 -41368.2  171978 -41282.9
            172064 -41189.8  172141 -41089.6  172209 -40983  172267 -40871
            172315 -40754.3  172353 -40633.8  172381 -40510.4  172397 -40385.2))
    (keepout "" (polygon signal 0  114427 -40246.5  114421 -40120.3  114405 -39995.1  114378 -39871.7
            114340 -39751.3  114291 -39634.6  114233 -39522.5  114165 -39416
            114088 -39315.8  114003 -39222.6  113910 -39137.3  113810 -39060.4
            113703 -38992.5  113591 -38934.2  113474 -38885.8  113354 -38847.8
            113230 -38820.5  113105 -38804  112979 -38798.5  112853 -38804
            112728 -38820.5  112604 -38847.8  112484 -38885.8  112367 -38934.2
            112255 -38992.5  112148 -39060.4  112048 -39137.3  111955 -39222.6
            111870 -39315.8  111793 -39416  111725 -39522.5  111667 -39634.6
            111618 -39751.3  111580 -39871.7  111553 -39995.1  111536 -40120.3
            111531 -40246.5  111536 -40372.7  111553 -40498  111580 -40621.3
            111618 -40741.8  111667 -40858.5  111725 -40970.5  111793 -41077.1
            111870 -41177.3  111955 -41270.4  112048 -41355.8  112148 -41432.7
            112255 -41500.5  112367 -41558.9  112484 -41607.2  112604 -41645.2
            112728 -41672.5  112853 -41689  112979 -41694.5  113105 -41689
            113230 -41672.5  113354 -41645.2  113474 -41607.2  113591 -41558.9
            113703 -41500.5  113810 -41432.7  113910 -41355.8  114003 -41270.4
            114088 -41177.3  114165 -41077.1  114233 -40970.5  114291 -40858.5
            114340 -40741.8  114378 -40621.3  114405 -40498  114421 -40372.7))
    (keepout "" (polygon signal 0  172454 -89268.5  172448 -89142.3  172432 -89017.1  172404 -88893.7
            172366 -88773.3  172318 -88656.6  172260 -88544.5  172192 -88438
            172115 -88337.8  172029 -88244.6  171936 -88159.3  171836 -88082.4
            171730 -88014.5  171617 -87956.2  171501 -87907.8  171380 -87869.8
            171257 -87842.5  171132 -87826  171006 -87820.5  170879 -87826
            170754 -87842.5  170631 -87869.8  170510 -87907.8  170394 -87956.2
            170281 -88014.5  170175 -88082.4  170075 -88159.3  169982 -88244.6
            169896 -88337.8  169819 -88438  169751 -88544.5  169693 -88656.6
            169645 -88773.3  169607 -88893.7  169579 -89017.1  169563 -89142.3
            169557 -89268.5  169563 -89394.7  169579 -89520  169607 -89643.3
            169645 -89763.8  169693 -89880.5  169751 -89992.5  169819 -90099.1
            169896 -90199.3  169982 -90292.4  170075 -90377.8  170175 -90454.7
            170281 -90522.5  170394 -90580.9  170510 -90629.2  170631 -90667.2
            170754 -90694.5  170879 -90711  171006 -90716.5  171132 -90711
            171257 -90694.5  171380 -90667.2  171501 -90629.2  171617 -90580.9
            171730 -90522.5  171836 -90454.7  171936 -90377.8  172029 -90292.4
            172115 -90199.3  172192 -90099.1  172260 -89992.5  172318 -89880.5
            172366 -89763.8  172404 -89643.3  172432 -89520  172448 -89394.7))
    (keepout "" (polygon signal 0  114427 -89281  114421 -89154.8  114405 -89029.6  114378 -88906.2
            114340 -88785.7  114291 -88669  114233 -88557  114165 -88450.4
            114088 -88350.2  114003 -88257.1  113910 -88171.8  113810 -88094.8
            113703 -88027  113591 -87968.6  113474 -87920.3  113354 -87882.3
            113230 -87855  113105 -87838.5  112979 -87833  112853 -87838.5
            112728 -87855  112604 -87882.3  112484 -87920.3  112367 -87968.6
            112255 -88027  112148 -88094.8  112048 -88171.8  111955 -88257.1
            111870 -88350.2  111793 -88450.4  111725 -88557  111667 -88669
            111618 -88785.7  111580 -88906.2  111553 -89029.6  111536 -89154.8
            111531 -89281  111536 -89407.2  111553 -89532.4  111580 -89655.8
            111618 -89776.3  111667 -89893  111725 -90005  111793 -90111.6
            111870 -90211.8  111955 -90304.9  112048 -90390.2  112148 -90467.2
            112255 -90535  112367 -90593.4  112484 -90641.7  112604 -90679.7
            112728 -90707  112853 -90723.5  112979 -90729  113105 -90723.5
            113230 -90707  113354 -90679.7  113474 -90641.7  113591 -90593.4
            113703 -90535  113810 -90467.2  113910 -90390.2  114003 -90304.9
            114088 -90211.8  114165 -90111.6  114233 -90005  114291 -89893
            114340 -89776.3  114378 -89655.8  114405 -89532.4  114421 -89407.2))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.54mm
      (place J2 166116 -88011 back 270 (PN Raspberry_Pi_2_3))
    )
    (component "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm"
      (place U1 152400 -67310 back 270 (PN 74HC245))
      (place U2 132080 -67310 back 270 (PN 74HC245))
    )
    (component 8BIT:raspberry_pi_logo
      (place G*** 142240 -62992 front 0 (PN LOGO))
    )
    (component "Connectors_IDC:IDC-Header_2x17_Pitch2.54mm_Straight"
      (place J1 162560 -46990 front 270 (PN FDD_Connector))
    )
  )
  (library
    (image Socket_Strips:Socket_Strip_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  -3810 1270  -3810 -49530))
      (outline (path signal 100  -3810 -49530  1270 -49530))
      (outline (path signal 100  1270 -49530  1270 1270))
      (outline (path signal 100  1270 1270  -3810 1270))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  1330 -49590  -3870 -49590))
      (outline (path signal 120  -3870 -49590  -3870 1330))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 0  1330 1330))
      (outline (path signal 120  1330 1330  60 1330))
      (outline (path signal 50  -4350 1800  -4350 -50050))
      (outline (path signal 50  -4350 -50050  1800 -50050))
      (outline (path signal 50  1800 -50050  1800 1800))
      (outline (path signal 50  1800 1800  -4350 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 -2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 -2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 -2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 -2540 -48260)
    )
    (image "Housings_SOIC:SOIC-20W_7.5x12.8mm_Pitch1.27mm"
      (outline (path signal 150  -2750 6400  3750 6400))
      (outline (path signal 150  3750 6400  3750 -6400))
      (outline (path signal 150  3750 -6400  -3750 -6400))
      (outline (path signal 150  -3750 -6400  -3750 5400))
      (outline (path signal 150  -3750 5400  -2750 6400))
      (outline (path signal 50  -5950 6750  -5950 -6750))
      (outline (path signal 50  5950 6750  5950 -6750))
      (outline (path signal 50  -5950 6750  5950 6750))
      (outline (path signal 50  -5950 -6750  5950 -6750))
      (outline (path signal 150  -3875 6575  -3875 6325))
      (outline (path signal 150  3875 6575  3875 6240))
      (outline (path signal 150  3875 -6575  3875 -6240))
      (outline (path signal 150  -3875 -6575  -3875 -6240))
      (outline (path signal 150  -3875 6575  3875 6575))
      (outline (path signal 150  -3875 -6575  3875 -6575))
      (outline (path signal 150  -3875 6325  -5675 6325))
      (pin Rect[T]Pad_1950x600_um 1 -4700 5715)
      (pin Rect[T]Pad_1950x600_um 2 -4700 4445)
      (pin Rect[T]Pad_1950x600_um 3 -4700 3175)
      (pin Rect[T]Pad_1950x600_um 4 -4700 1905)
      (pin Rect[T]Pad_1950x600_um 5 -4700 635)
      (pin Rect[T]Pad_1950x600_um 6 -4700 -635)
      (pin Rect[T]Pad_1950x600_um 7 -4700 -1905)
      (pin Rect[T]Pad_1950x600_um 8 -4700 -3175)
      (pin Rect[T]Pad_1950x600_um 9 -4700 -4445)
      (pin Rect[T]Pad_1950x600_um 10 -4700 -5715)
      (pin Rect[T]Pad_1950x600_um 11 4700 -5715)
      (pin Rect[T]Pad_1950x600_um 12 4700 -4445)
      (pin Rect[T]Pad_1950x600_um 13 4700 -3175)
      (pin Rect[T]Pad_1950x600_um 14 4700 -1905)
      (pin Rect[T]Pad_1950x600_um 15 4700 -635)
      (pin Rect[T]Pad_1950x600_um 16 4700 635)
      (pin Rect[T]Pad_1950x600_um 17 4700 1905)
      (pin Rect[T]Pad_1950x600_um 18 4700 3175)
      (pin Rect[T]Pad_1950x600_um 19 4700 4445)
      (pin Rect[T]Pad_1950x600_um 20 4700 5715)
    )
    (image 8BIT:raspberry_pi_logo
    )
    (image "Connectors_IDC:IDC-Header_2x17_Pitch2.54mm_Straight"
      (outline (path signal 100  5695 5100  5695 -45740))
      (outline (path signal 100  5145 4560  5145 -45180))
      (outline (path signal 100  -3155 5100  -3155 -45740))
      (outline (path signal 100  -2605 4560  -2605 -18070))
      (outline (path signal 100  -2605 -22570  -2605 -45180))
      (outline (path signal 100  -2605 -18070  -3155 -18070))
      (outline (path signal 100  -2605 -22570  -3155 -22570))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -45740  -3155 -45740))
      (outline (path signal 100  5145 -45180  -2605 -45180))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -45740  5145 -45180))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -45740  -2605 -45180))
      (outline (path signal 50  6200 5850  6200 -46240))
      (outline (path signal 50  6200 -46240  -3910 -46240))
      (outline (path signal 50  -3910 -46240  -3910 5850))
      (outline (path signal 50  -3910 5850  6200 5850))
      (outline (path signal 120  5945 5350  5945 -45990))
      (outline (path signal 120  5945 -45990  -3405 -45990))
      (outline (path signal 120  -3405 -45990  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[T]Pad_1950x600_um
      (shape (rect F.Cu -975 -300 975 300))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J2-6 J2-9 J2-14 J2-20 J2-25 J2-30 J2-34 J2-39 U1-10 U1-19 U2-10 U2-19
        J1-1 J1-3 J1-5 J1-7 J1-9 J1-11 J1-13 J1-15 J1-17 J1-19 J1-21 J1-23 J1-25 J1-27
        J1-29 J1-31 J1-33)
    )
    (net /MODESEL
      (pins U1-18 J1-2)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net /DRSEL3
      (pins U2-11 J1-6)
    )
    (net /INDEX
      (pins U1-3 J1-8)
    )
    (net /MOTEA
      (pins U1-16 J1-10)
    )
    (net /DRSELA
      (pins U1-15 J1-12)
    )
    (net /DRSELB
      (pins U1-14 J1-14)
    )
    (net /MOTEB
      (pins U1-13 J1-16)
    )
    (net /DIR
      (pins U1-12 J1-18)
    )
    (net /STEP
      (pins U1-11 J1-20)
    )
    (net /WDATA
      (pins U2-18 J1-22)
    )
    (net /WGATE
      (pins U2-17 J1-24)
    )
    (net /TRK00
      (pins U2-4 J1-26)
    )
    (net /WPT
      (pins U2-5 J1-28)
    )
    (net /RDATA
      (pins U2-6 J1-30)
    )
    (net /SIDE1
      (pins U2-13 J1-32)
    )
    (net /DSKCHG
      (pins U2-12 J1-34)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net +5V
      (pins J2-2 J2-4 U1-20 U2-20)
    )
    (net /R2
      (pins J2-3 U1-4)
    )
    (net /R3
      (pins J2-5 U1-5)
    )
    (net /R4
      (pins J2-7 U1-6)
    )
    (net /R14
      (pins J2-8 U2-8)
    )
    (net /R15
      (pins J2-10 U2-9)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12)
    )
    (net "Net-(J2-Pad13)"
      (pins J2-13)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net "Net-(J2-Pad16)"
      (pins J2-16)
    )
    (net "Net-(J2-Pad17)"
      (pins J2-17)
    )
    (net "Net-(J2-Pad18)"
      (pins J2-18)
    )
    (net /R10
      (pins J2-19 U2-16)
    )
    (net /R9
      (pins J2-21 U2-3)
    )
    (net "Net-(J2-Pad22)"
      (pins J2-22)
    )
    (net /R11
      (pins J2-23 U2-15)
    )
    (net /R8
      (pins J2-24 U2-2)
    )
    (net /R7
      (pins J2-26 U1-9)
    )
    (net /R1
      (pins J2-27 U1-17)
    )
    (net /R0
      (pins J2-28 U1-2)
    )
    (net /R5
      (pins J2-29 U1-7)
    )
    (net /R6
      (pins J2-31 U1-8)
    )
    (net /R12
      (pins J2-32 U2-14)
    )
    (net /R13
      (pins J2-33 U2-7)
    )
    (net "Net-(J2-Pad35)"
      (pins J2-35)
    )
    (net /R16
      (pins J2-36 U1-1 U2-1)
    )
    (net "Net-(J2-Pad37)"
      (pins J2-37)
    )
    (net "Net-(J2-Pad38)"
      (pins J2-38)
    )
    (net "Net-(J2-Pad40)"
      (pins J2-40)
    )
    (class kicad_default "" +5V /DIR /DRSEL3 /DRSELA /DRSELB /DSKCHG /INDEX
      /MODESEL /MOTEA /MOTEB /R0 /R1 /R10 /R11 /R12 /R13 /R14 /R15 /R16 /R2
      /R3 /R4 /R5 /R6 /R7 /R8 /R9 /RDATA /SIDE1 /STEP /TRK00 /WDATA /WGATE
      /WPT GND "Net-(J1-Pad4)" "Net-(J2-Pad1)" "Net-(J2-Pad11)" "Net-(J2-Pad12)"
      "Net-(J2-Pad13)" "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J2-Pad17)"
      "Net-(J2-Pad18)" "Net-(J2-Pad22)" "Net-(J2-Pad35)" "Net-(J2-Pad37)"
      "Net-(J2-Pad38)" "Net-(J2-Pad40)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
