# Reading pref.tcl
# do backprop_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert {G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 19:20:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/register_delay {G:/neural-burning/register_delay/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 19:20:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/systolic_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep {G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src {G:/neural-burning/general_data_operator/src/gdo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/start_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/continuous_systolic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/z_to_z_calculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/backprop_stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 19:20:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:23 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v 
# -- Compiling module testbench_systolic_array
# 
# Top level modules:
# 	testbench_systolic_array
# End time: 19:20:24 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testbench_systolic_array
# vsim work.testbench_systolic_array 
# Start time: 19:20:27 on Mar 14,2021
# Loading work.testbench_systolic_array
# Loading sv_std.std
# Loading work.systolic_array
# Loading work.delay
# Loading work.mult_matrix_prep
# Loading work.gdo
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 44
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 46
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
restart
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |     0     0     0 
run
# 010 |     0     0     0 |     0     0     0 
run
# 001 |     0     1     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |     8     0     0 
run
# 010 |     0     0     0 |     8     8     0 
run
# 001 |     0     1     0 |     8     8     8 
run
# 000 |     0     0     0 |     4     8     8 
run
# 000 |     0     0     1 |     4     4     8 
run
# 000 |     0     0     0 |     4     4     4 
run
# 100 |     1     0     0 |     2     4     4 
run
# 010 |     0     0     0 |     2     0     4 
run
# 001 |     0     1     0 |     2     0     1 
run
# 000 |     0     0     0 |     0     0     1 
run
# 000 |     0     0     1 |     0     0     1 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:30 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 19:21:30 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:31 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v 
# -- Compiling module testbench_systolic_array
# 
# Top level modules:
# 	testbench_systolic_array
# End time: 19:21:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 19:21:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:31 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 19:21:31 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_systolic_array
# Loading work.systolic_array
# Loading work.delay
# Loading work.mult_matrix_prep
# Loading work.gdo
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 44
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 46
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |     0     0     0 
run
# 010 |     0     0     0 |     0     0     0 
run
# 001 |     0     1     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |     4     0     0 
run
# 010 |     0     0     0 |     4     4     0 
run
# 001 |     0     1     0 |     4     4     4 
run
# 000 |     0     0     0 |     2     4     4 
run
# 000 |     0     0     1 |     2     0     4 
run
# 000 |     0     0     0 |     2     0     1 
run
# 100 |     1     0     0 |     1     0     1 
run
# 010 |     0     0     0 |     0     0     1 
run
# 001 |     0     1     0 |     0     1     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     1 
run
# 000 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:43 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 19:25:43 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:43 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 19:25:43 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:43 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 19:25:43 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:43 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 19:25:43 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:43 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 19:25:43 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:44 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 19:25:44 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:44 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 19:25:44 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:44 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 19:25:44 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:44 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v 
# -- Compiling module testbench_systolic_array
# 
# Top level modules:
# 	testbench_systolic_array
# End time: 19:25:44 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:44 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 19:25:44 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:25:44 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 19:25:44 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_systolic_array
# Loading work.systolic_array
# Loading work.delay
# Loading work.mult_matrix_prep
# Loading work.gdo
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 44
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 46
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |     0     0     0 
run
# 010 |     0     0     0 |     0     0     0 
run
# 001 |     0     1     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |    18     0     0 
run
# 010 |     0     0     0 |    18    18     0 
run
# 001 |     0     1     0 |    18    18    18 
run
# 000 |     0     0     0 |     3    18    18 
run
# 000 |     0     0     1 |     3     3    18 
run
# 000 |     0     0     0 |     3     3     3 
run
# 100 |     1     0     0 |     1     3     3 
run
# 010 |     0     0     0 |     0     0     3 
run
# 001 |     0     1     0 |     0     1     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     1 
run
# 000 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 19:27:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 19:27:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 19:27:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 19:27:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:52 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 19:27:52 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 19:27:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 19:27:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 19:27:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:53 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v 
# -- Compiling module testbench_systolic_array
# 
# Top level modules:
# 	testbench_systolic_array
# End time: 19:27:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 19:27:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 19:27:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_systolic_array
# Loading work.systolic_array
# Loading work.delay
# Loading work.mult_matrix_prep
# Loading work.gdo
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 44
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 46
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array File: G:/neural-burning/backprop_stack/testbench_systolic_array/testbench_systolic_array.v Line: 51
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 84
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(84): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_systolic_array/DUT/set_up_z_to_z[4]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
run
# 000 |     0     0     0 |     0     0     0 
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |     0     0     0 
run
# 010 |     0     0     0 |     0     0     0 
run
# 001 |     0     1     0 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 100 |     1     0     0 |    18     0     0 
run
# 010 |     0     0     0 |    18    21     0 
run
# 001 |     0     1     0 |    18    21    18 
run
# 000 |     0     0     0 |     3    21    18 
run
# 000 |     0     0     1 |     3     3    18 
run
# 000 |     0     0     0 |     3     3     3 
run
# 100 |     1     0     0 |     1     3     3 
run
# 010 |     0     0     0 |     0     0     3 
run
# 001 |     0     1     0 |     0     1     0 
run
# 000 |     0     0     0 |     0     0     0 
run
# 000 |     0     0     1 |     0     0     1 
run
# 000 |     0     0     0 |     0     0     0 
# End time: 19:33:12 on Mar 14,2021, Elapsed time: 0:12:45
# Errors: 0, Warnings: 23
