============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 15 2019  10:39:58 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1256 ps) Setup Check with Pin u_mtm_Alu_core/crc_out_reg[0]/CLK->D
           View: WC_av
          Group: clk1
     Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[0]/CLK
          Clock: (R) clk1
       Endpoint: (R) u_mtm_Alu_core/crc_out_reg[0]/D
          Clock: (R) clk1

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     228                  
       Uncertainty:-     300                  
     Required Time:=   19472                  
      Launch Clock:-       0                  
         Data Path:-   18216                  
             Slack:=    1256                  

#-------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc     Edge    Cell      Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[0]/CLK -       -         R     (arrival)      199    -     0     -       0 
  u_mtm_Alu_deserializer/B_out_reg[0]/Q   -       CLK->Q    R     UCL_DFF          3 33.8   377   587     587 
  u_mtm_Alu_core/g1225/AUS                -       EIN->AUS  R     UCL_BUF          3 41.4   232   262     848 
  u_mtm_Alu_core/sub_145_45/g959/AUS      -       EIN0->AUS F     UCL_NAND2_2      2 32.4   214   145     994 
  u_mtm_Alu_core/sub_145_45/g938/AUS      -       EIN1->AUS R     UCL_NAND2_2      1 18.8   196   123    1117 
  u_mtm_Alu_core/sub_145_45/g937/AUS      -       EIN1->AUS F     UCL_NAND2_2      2 32.9   202   138    1255 
  u_mtm_Alu_core/sub_145_45/g935/AUS      -       EIN1->AUS R     UCL_NAND2_2      1 18.8   213   121    1375 
  u_mtm_Alu_core/sub_145_45/g934/AUS      -       EIN1->AUS F     UCL_NAND2_2      2 32.9   234   140    1516 
  u_mtm_Alu_core/sub_145_45/g932/AUS      -       EIN1->AUS R     UCL_NAND2_2      1 18.8   254   127    1643 
  u_mtm_Alu_core/sub_145_45/g931/AUS      -       EIN1->AUS F     UCL_NAND2_2      2 32.9   232   147    1790 
  u_mtm_Alu_core/sub_145_45/g929/AUS      -       EIN1->AUS R     UCL_NAND2_2      1 18.8   254   127    1917 
  u_mtm_Alu_core/sub_145_45/g928/AUS      -       EIN1->AUS F     UCL_NAND2_2      2 32.9   232   147    2064 
  u_mtm_Alu_core/sub_145_45/g926/AUS      -       EIN1->AUS R     UCL_NAND2_2      1 18.8   254   127    2191 
  u_mtm_Alu_core/sub_145_45/g925/AUS      -       EIN1->AUS F     UCL_NAND2_2      2 28.0   215   137    2327 
  u_mtm_Alu_core/sub_145_45/g923/AUS      -       EIN1->AUS F     UCL_AON2B_2      1 18.0   251   240    2567 
  u_mtm_Alu_core/sub_145_45/g921/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   430    2997 
  u_mtm_Alu_core/sub_145_45/g920/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    3435 
  u_mtm_Alu_core/sub_145_45/g919/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    3873 
  u_mtm_Alu_core/sub_145_45/g918/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    4311 
  u_mtm_Alu_core/sub_145_45/g917/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    4749 
  u_mtm_Alu_core/sub_145_45/g916/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    5188 
  u_mtm_Alu_core/sub_145_45/g915/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    5626 
  u_mtm_Alu_core/sub_145_45/g914/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    6064 
  u_mtm_Alu_core/sub_145_45/g913/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    6502 
  u_mtm_Alu_core/sub_145_45/g912/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    6940 
  u_mtm_Alu_core/sub_145_45/g911/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    7378 
  u_mtm_Alu_core/sub_145_45/g910/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    7816 
  u_mtm_Alu_core/sub_145_45/g909/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    8254 
  u_mtm_Alu_core/sub_145_45/g908/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    8692 
  u_mtm_Alu_core/sub_145_45/g907/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    9130 
  u_mtm_Alu_core/sub_145_45/g906/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438    9568 
  u_mtm_Alu_core/sub_145_45/g905/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   10007 
  u_mtm_Alu_core/sub_145_45/g904/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   10445 
  u_mtm_Alu_core/sub_145_45/g903/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   10883 
  u_mtm_Alu_core/sub_145_45/g902/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   11321 
  u_mtm_Alu_core/sub_145_45/g901/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   11759 
  u_mtm_Alu_core/sub_145_45/g900/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   12197 
  u_mtm_Alu_core/sub_145_45/g899/COUT     -       CIN->COUT F     UCL_FA           1 18.0   284   438   12635 
  u_mtm_Alu_core/sub_145_45/g898/COUT     -       CIN->COUT F     UCL_FA           2 27.2   365   492   13128 
  u_mtm_Alu_core/sub_145_45/g896/AUS      -       EIN0->AUS F     UCL_XOR          3 36.9   798   555   13683 
  u_mtm_Alu_core/g10327/AUS               -       EIN0->AUS F     UCL_XOR          2 26.1   626   524   14206 
  u_mtm_Alu_core/g10214/AUS               -       EIN1->AUS F     UCL_AON2B_2      1 13.3   177   287   14494 
  u_mtm_Alu_core/g10167/AUS               -       EIN1->AUS R     UCL_NAND2        1 13.2   201   125   14619 
  u_mtm_Alu_core/g10081/AUS               -       EIN2->AUS F     UCL_NAND3        1 13.7   369   155   14773 
  u_mtm_Alu_core/g10077/AUS               -       EIN1->AUS R     UCL_NOR2         3 44.6   807   454   15227 
  u_mtm_Alu_core/g10005/AUS               -       EIN0->AUS R     UCL_XOR          1 18.4   553   410   15637 
  u_mtm_Alu_core/g9990/AUS                -       EIN0->AUS R     UCL_XOR          1 18.0   547   386   16023 
  u_mtm_Alu_core/g9967/AUS                -       EIN1->AUS R     UCL_XOR          2 30.6   751   502   16525 
  u_mtm_Alu_core/g9964/AUS                -       EIN->AUS  F     UCL_INV2         1 18.5   263   181   16706 
  u_mtm_Alu_core/g9958/AUS                -       EIN0->AUS F     UCL_XOR          1 18.5   512   397   17103 
  u_mtm_Alu_core/g9951/AUS                -       EIN0->AUS F     UCL_XOR          1 18.5   510   432   17535 
  u_mtm_Alu_core/g9948/AUS                -       EIN0->AUS F     UCL_XOR          1 12.8   421   387   17923 
  u_mtm_Alu_core/g9945/AUS                -       EIN1->AUS R     UCL_OAI22        1 13.2   611   293   18216 
  u_mtm_Alu_core/crc_out_reg[0]/D         <<<     -         R     UCL_DFF          1    -     -     0   18216 
#-------------------------------------------------------------------------------------------------------------

