// Seed: 2261579492
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input tri0 id_2
    , id_15,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5
    , id_16,
    output tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    output wire id_10,
    input supply0 id_11,
    output wand id_12
    , id_17,
    input uwire id_13
);
  logic id_18;
  assign module_1.id_3 = 0;
  assign id_5 = id_0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    output logic id_2,
    input  wire  id_3
);
  always @(posedge -1) id_2 <= -1;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3
  );
endmodule
