// Seed: 1694310872
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri id_4,
    input tri id_5,
    input wire id_6,
    output tri id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wor id_11,
    input tri0 id_12
    , id_29,
    output wor id_13,
    output wor id_14,
    input tri id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    output tri1 id_19,
    output wire id_20,
    output tri1 id_21,
    output tri0 id_22,
    output tri0 id_23,
    input wor id_24,
    input uwire module_0,
    input tri id_26,
    output wire id_27
);
  assign id_21 = id_18;
  parameter id_30 = 1 ? -1 : 1;
  wire id_31;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output logic id_2,
    input wand id_3,
    input uwire id_4,
    output wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    output uwire id_9,
    input tri id_10,
    output supply0 id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wor id_15
);
  wire id_17;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_0,
      id_1,
      id_4,
      id_8,
      id_12,
      id_8,
      id_7,
      id_9,
      id_14,
      id_10,
      id_12,
      id_15,
      id_13,
      id_3,
      id_7,
      id_1,
      id_9,
      id_12,
      id_15,
      id_15,
      id_12,
      id_0,
      id_0,
      id_8,
      id_15
  );
  always_comb @(1 < -1 or negedge -1'b0) id_2 = id_17;
endmodule
