

================================================================
== Vivado HLS Report for 'operator_float_div4'
================================================================
* Date:           Fri Aug  3 10:57:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.845|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     307|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|      39|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      39|     322|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |new_exp_V_1_fu_186_p2    |     +    |      0|  0|  15|           3|           8|
    |icmp4_fu_172_p2          |   icmp   |      0|  0|  11|           6|           1|
    |icmp_fu_106_p2           |   icmp   |      0|  0|  11|           7|           1|
    |tmp_3_fu_112_p2          |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_118_p2          |   icmp   |      0|  0|  11|           8|           2|
    |tmp_fu_181_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_236_p2          |   lshr   |      0|  0|  64|          24|          24|
    |tmp_6_fu_199_p2          |    or    |      0|  0|   6|           1|           1|
    |tmp_s_fu_148_p2          |    or    |      0|  0|   6|           1|           1|
    |new_mant_V_1_fu_256_p3   |  select  |      0|  0|  23|           1|          23|
    |new_mant_V_fu_263_p3     |  select  |      0|  0|  23|           1|          23|
    |p_0274_2_fu_154_p3       |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_204_p3      |  select  |      0|  0|   8|           1|           8|
    |p_new_exp_V_1_fu_191_p3  |  select  |      0|  0|   2|           1|           2|
    |p_shift_V_fu_140_p3      |  select  |      0|  0|   3|           1|           3|
    |xf_V_fu_219_p3           |  select  |      0|  0|  24|           1|          24|
    |tmp_7_fu_242_p2          |    shl   |      0|  0|  70|          27|          27|
    |shift_V_cast_fu_134_p2   |    xor   |      0|  0|   6|           2|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 307|         102|         155|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   2|   0|    2|          0|
    |icmp4_reg_317         |   1|   0|    1|          0|
    |icmp_reg_301          |   1|   0|    1|          0|
    |new_exp_V_reg_288     |   8|   0|    8|          0|
    |new_mant_V_2_reg_294  |  23|   0|   23|          0|
    |p_0274_2_reg_311      |   2|   0|    2|          0|
    |p_Repl2_2_reg_283     |   1|   0|    1|          0|
    |tmp_3_reg_306         |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  39|   0|   39|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div4 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div4 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div4 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div4 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div4 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div4 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div4 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:7234->test.cpp:7391]   --->   Operation 4 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:7235->test.cpp:7391]   --->   Operation 5 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:7236->test.cpp:7391]   --->   Operation 6 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%new_mant_V_2 = trunc i32 %p_Val2_s to i23" [test.cpp:7237->test.cpp:7391]   --->   Operation 7 'trunc' 'new_mant_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:7400]   --->   Operation 8 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_10, 0" [test.cpp:7400]   --->   Operation 9 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:7405]   --->   Operation 10 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ugt i8 %new_exp_V, 2" [test.cpp:7408]   --->   Operation 11 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 24)" [test.cpp:7410]   --->   Operation 12 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2)   --->   "%shift_V_cast = xor i2 %tmp_9, -1" [test.cpp:7410]   --->   Operation 13 'xor' 'shift_V_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2)   --->   "%p_shift_V = select i1 %tmp_3, i2 -2, i2 0" [test.cpp:7405]   --->   Operation 14 'select' 'p_shift_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2)   --->   "%tmp_s = or i1 %tmp_3, %tmp_4" [test.cpp:7405]   --->   Operation 15 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0274_2 = select i1 %tmp_s, i2 %p_shift_V, i2 %shift_V_cast" [test.cpp:7405]   --->   Operation 16 'select' 'p_0274_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_Val2_s, i32 25, i32 30)" [test.cpp:7417]   --->   Operation 17 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.15ns)   --->   "%icmp4 = icmp eq i6 %tmp_11, 0" [test.cpp:7417]   --->   Operation 18 'icmp' 'icmp4' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.84>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !362"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !368"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div4_s) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7379]   --->   Operation 22 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%xf_V_1_cast = zext i23 %new_mant_V_2 to i24" [test.cpp:7396]   --->   Operation 23 'zext' 'xf_V_1_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.22ns)   --->   "%tmp = icmp eq i8 %new_exp_V, -1" [test.cpp:7399]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.39ns)   --->   "%new_exp_V_1 = add i8 -2, %new_exp_V" [test.cpp:7403]   --->   Operation 25 'add' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp, i8 -1, i8 0" [test.cpp:6558->test.cpp:7424]   --->   Operation 26 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp, %icmp" [test.cpp:6558->test.cpp:7424]   --->   Operation 27 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [test.cpp:6558->test.cpp:7424]   --->   Operation 28 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V_2)" [test.cpp:7416]   --->   Operation 29 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.66ns)   --->   "%xf_V = select i1 %tmp_3, i24 %xf_V_1_cast, i24 %tmp_5" [test.cpp:7405]   --->   Operation 30 'select' 'xf_V' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_9_cast2 = zext i24 %xf_V to i27" [test.cpp:7418]   --->   Operation 31 'zext' 'tmp_9_cast2' <Predicate = (!icmp4)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_cast1 = zext i2 %p_0274_2 to i27" [test.cpp:7418]   --->   Operation 32 'zext' 'tmp_cast1' <Predicate = (!icmp4)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_cast = zext i2 %p_0274_2 to i24" [test.cpp:7418]   --->   Operation 33 'zext' 'tmp_cast' <Predicate = (icmp4)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_2 = lshr i24 %xf_V, %tmp_cast" [test.cpp:7418]   --->   Operation 34 'lshr' 'tmp_2' <Predicate = (icmp4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_7 = shl i27 %tmp_9_cast2, %tmp_cast1" [test.cpp:7420]   --->   Operation 35 'shl' 'tmp_7' <Predicate = (!icmp4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_12 = trunc i24 %tmp_2 to i23" [test.cpp:7418]   --->   Operation 36 'trunc' 'tmp_12' <Predicate = (icmp4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_13 = trunc i27 %tmp_7 to i23" [test.cpp:7420]   --->   Operation 37 'trunc' 'tmp_13' <Predicate = (!icmp4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.44ns) (out node of the LUT)   --->   "%new_mant_V_1 = select i1 %icmp4, i23 %tmp_12, i23 %tmp_13" [test.cpp:7417]   --->   Operation 38 'select' 'new_mant_V_1' <Predicate = true> <Delay = 2.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.73ns) (out node of the LUT)   --->   "%new_mant_V = select i1 %tmp, i23 %new_mant_V_2, i23 %new_mant_V_1" [test.cpp:6558->test.cpp:7424]   --->   Operation 39 'select' 'new_mant_V' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %new_mant_V) nounwind" [test.cpp:6559->test.cpp:7424]   --->   Operation 40 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [test.cpp:6560->test.cpp:7424]   --->   Operation 41 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:7425]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read       (read          ) [ 000]
p_Val2_s      (bitcast       ) [ 000]
p_Repl2_2     (bitselect     ) [ 001]
new_exp_V     (partselect    ) [ 001]
new_mant_V_2  (trunc         ) [ 001]
tmp_10        (partselect    ) [ 000]
icmp          (icmp          ) [ 001]
tmp_3         (icmp          ) [ 001]
tmp_4         (icmp          ) [ 000]
tmp_9         (partselect    ) [ 000]
shift_V_cast  (xor           ) [ 000]
p_shift_V     (select        ) [ 000]
tmp_s         (or            ) [ 000]
p_0274_2      (select        ) [ 001]
tmp_11        (partselect    ) [ 000]
icmp4         (icmp          ) [ 001]
StgValue_19   (specbitsmap   ) [ 000]
StgValue_20   (specbitsmap   ) [ 000]
StgValue_21   (spectopmodule ) [ 000]
StgValue_22   (speclatency   ) [ 000]
xf_V_1_cast   (zext          ) [ 000]
tmp           (icmp          ) [ 000]
new_exp_V_1   (add           ) [ 000]
p_new_exp_V_1 (select        ) [ 000]
tmp_6         (or            ) [ 000]
p_Repl2_1     (select        ) [ 000]
tmp_5         (bitconcatenate) [ 000]
xf_V          (select        ) [ 000]
tmp_9_cast2   (zext          ) [ 000]
tmp_cast1     (zext          ) [ 000]
tmp_cast      (zext          ) [ 000]
tmp_2         (lshr          ) [ 000]
tmp_7         (shl           ) [ 000]
tmp_12        (trunc         ) [ 000]
tmp_13        (trunc         ) [ 000]
new_mant_V_1  (select        ) [ 000]
new_mant_V    (select        ) [ 000]
p_Result_s    (bitconcatenate) [ 000]
out           (bitcast       ) [ 000]
StgValue_42   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div4_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="in_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_Val2_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_Repl2_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="new_exp_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="0" index="3" bw="6" slack="0"/>
<pin id="87" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="new_mant_V_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_10_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_9_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="shift_V_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="shift_V_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shift_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shift_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_0274_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0274_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_11_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xf_V_1_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="23" slack="1"/>
<pin id="180" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_1_cast/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="new_exp_V_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_exp_V_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_new_exp_V_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_6_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Repl2_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="23" slack="1"/>
<pin id="216" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xf_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="0" index="2" bw="24" slack="0"/>
<pin id="223" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_9_cast2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_cast1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_12_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_13_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="27" slack="0"/>
<pin id="254" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="new_mant_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="23" slack="0"/>
<pin id="259" dir="0" index="2" bw="23" slack="0"/>
<pin id="260" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="new_mant_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="23" slack="1"/>
<pin id="266" dir="0" index="2" bw="23" slack="0"/>
<pin id="267" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="1"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="0" index="3" bw="23" slack="0"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="out_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="p_Repl2_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="new_exp_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="new_mant_V_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="23" slack="1"/>
<pin id="296" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V_2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_0274_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0274_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="70" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="95"><net_src comp="70" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="70" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="96" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="82" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="82" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="70" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="112" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="112" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="118" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="140" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="134" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="70" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="181" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="181" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="191" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="186" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="178" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="212" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="219" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="230" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="181" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="204" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="263" pin="3"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="270" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="74" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="291"><net_src comp="82" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="297"><net_src comp="92" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="304"><net_src comp="106" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="309"><net_src comp="112" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="314"><net_src comp="154" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="320"><net_src comp="172" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div4 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_2 : 1
		tmp_10 : 1
		icmp : 2
		tmp_3 : 2
		tmp_4 : 2
		tmp_9 : 1
		shift_V_cast : 2
		p_shift_V : 3
		tmp_s : 3
		p_0274_2 : 3
		tmp_11 : 1
		icmp4 : 2
	State 2
		p_new_exp_V_1 : 1
		tmp_6 : 1
		p_Repl2_1 : 1
		xf_V : 1
		tmp_9_cast2 : 2
		tmp_2 : 2
		tmp_7 : 3
		tmp_12 : 3
		tmp_13 : 4
		new_mant_V_1 : 5
		new_mant_V : 6
		p_Result_s : 7
		out : 8
		StgValue_42 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   p_shift_V_fu_140   |    0    |    2    |
|          |    p_0274_2_fu_154   |    0    |    2    |
|          | p_new_exp_V_1_fu_191 |    0    |    8    |
|  select  |   p_Repl2_1_fu_204   |    0    |    8    |
|          |      xf_V_fu_219     |    0    |    24   |
|          |  new_mant_V_1_fu_256 |    0    |    23   |
|          |   new_mant_V_fu_263  |    0    |    23   |
|----------|----------------------|---------|---------|
|   lshr   |     tmp_2_fu_236     |    0    |    64   |
|----------|----------------------|---------|---------|
|    shl   |     tmp_7_fu_242     |    0    |    64   |
|----------|----------------------|---------|---------|
|          |      icmp_fu_106     |    0    |    11   |
|          |     tmp_3_fu_112     |    0    |    11   |
|   icmp   |     tmp_4_fu_118     |    0    |    11   |
|          |     icmp4_fu_172     |    0    |    11   |
|          |      tmp_fu_181      |    0    |    11   |
|----------|----------------------|---------|---------|
|    add   |  new_exp_V_1_fu_186  |    0    |    15   |
|----------|----------------------|---------|---------|
|    or    |     tmp_s_fu_148     |    0    |    6    |
|          |     tmp_6_fu_199     |    0    |    6    |
|----------|----------------------|---------|---------|
|    xor   |  shift_V_cast_fu_134 |    0    |    6    |
|----------|----------------------|---------|---------|
|   read   |  in_read_read_fu_64  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|    p_Repl2_2_fu_74   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    new_exp_V_fu_82   |    0    |    0    |
|partselect|     tmp_10_fu_96     |    0    |    0    |
|          |     tmp_9_fu_124     |    0    |    0    |
|          |     tmp_11_fu_162    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  new_mant_V_2_fu_92  |    0    |    0    |
|   trunc  |     tmp_12_fu_248    |    0    |    0    |
|          |     tmp_13_fu_252    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  xf_V_1_cast_fu_178  |    0    |    0    |
|   zext   |  tmp_9_cast2_fu_226  |    0    |    0    |
|          |   tmp_cast1_fu_230   |    0    |    0    |
|          |    tmp_cast_fu_233   |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_5_fu_212     |    0    |    0    |
|          |   p_Result_s_fu_270  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   306   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    icmp4_reg_317   |    1   |
|    icmp_reg_301    |    1   |
|  new_exp_V_reg_288 |    8   |
|new_mant_V_2_reg_294|   23   |
|  p_0274_2_reg_311  |    2   |
|  p_Repl2_2_reg_283 |    1   |
|    tmp_3_reg_306   |    1   |
+--------------------+--------+
|        Total       |   37   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   306  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   37   |   306  |
+-----------+--------+--------+
