#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x564fadd598a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564fadd56d40 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x564fade5d390_0 .net "alu_input1", 31 0, L_0x564fade98f60;  1 drivers
v0x564fade5d470_0 .net "alu_input2", 31 0, L_0x564fade99c70;  1 drivers
o0x7f0277ed9948 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade5d530_0 .net "clk", 0 0, o0x7f0277ed9948;  0 drivers
v0x564fade5d5d0_0 .net "ex_alu_result", 31 0, L_0x564fade9a660;  1 drivers
v0x564fade5d6c0_0 .net "ex_branch_target", 31 0, L_0x564fade9a7e0;  1 drivers
o0x7f0277ed99a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade5d7d0_0 .net "ex_neg_flag", 0 0, o0x7f0277ed99a8;  0 drivers
v0x564fade5d870_0 .net "ex_wb_alu_result", 31 0, v0x564fade454b0_0;  1 drivers
v0x564fade5d9a0_0 .net "ex_wb_mem_data", 31 0, v0x564fade45590_0;  1 drivers
v0x564fade5da60_0 .net "ex_wb_mem_to_reg", 0 0, v0x564fade45670_0;  1 drivers
v0x564fade5db90_0 .net "ex_wb_neg_flag", 0 0, v0x564fade45730_0;  1 drivers
v0x564fade5dcc0_0 .net "ex_wb_rd", 5 0, v0x564fade458d0_0;  1 drivers
v0x564fade5dd80_0 .net "ex_wb_reg_write", 0 0, v0x564fade459b0_0;  1 drivers
v0x564fade5de20_0 .net "ex_wb_zero_flag", 0 0, v0x564fade45b50_0;  1 drivers
v0x564fade5df50_0 .net "ex_write_data", 31 0, L_0x564fade9a530;  1 drivers
v0x564fade5e010_0 .net "ex_zero_flag", 0 0, L_0x564fade9a220;  1 drivers
v0x564fade5e0b0_0 .net "id_alu_op", 2 0, v0x564fade4b9c0_0;  1 drivers
v0x564fade5e170_0 .net "id_alu_src", 0 0, v0x564fade4baa0_0;  1 drivers
v0x564fade5e320_0 .net "id_branch", 0 0, v0x564fade4bb70_0;  1 drivers
v0x564fade5e3c0_0 .net "id_ex_alu_op", 2 0, v0x564fade48b00_0;  1 drivers
v0x564fade5e480_0 .net "id_ex_alu_src", 0 0, v0x564fade48bf0_0;  1 drivers
v0x564fade5e520_0 .net "id_ex_branch", 0 0, v0x564fade48ce0_0;  1 drivers
v0x564fade5e5c0_0 .net "id_ex_imm", 31 0, v0x564fade48d80_0;  1 drivers
v0x564fade5e680_0 .net "id_ex_jump", 0 0, v0x564fade48e90_0;  1 drivers
v0x564fade5e720_0 .net "id_ex_mem_to_reg", 0 0, v0x564fade48f50_0;  1 drivers
v0x564fade5e7c0_0 .net "id_ex_mem_write", 0 0, v0x564fade48ff0_0;  1 drivers
v0x564fade5e8f0_0 .net "id_ex_pc", 31 0, v0x564fade49130_0;  1 drivers
v0x564fade5e9b0_0 .net "id_ex_rd", 5 0, v0x564fade491f0_0;  1 drivers
v0x564fade5ea70_0 .net "id_ex_reg_data1", 31 0, v0x564fade492b0_0;  1 drivers
v0x564fade5eb30_0 .net "id_ex_reg_data2", 31 0, v0x564fade49380_0;  1 drivers
v0x564fade5ec40_0 .net "id_ex_reg_write", 0 0, v0x564fade49450_0;  1 drivers
v0x564fade5ed30_0 .net "id_ex_rs", 5 0, v0x564fade49520_0;  1 drivers
v0x564fade5ee40_0 .net "id_ex_rt", 5 0, v0x564fade495f0_0;  1 drivers
v0x564fade5ef50_0 .net "id_imm", 31 0, v0x564fade4c370_0;  1 drivers
v0x564fade5f220_0 .net "id_jump", 0 0, v0x564fade4bc70_0;  1 drivers
v0x564fade5f2c0_0 .net "id_mem_to_reg", 0 0, v0x564fade4bd40_0;  1 drivers
v0x564fade5f360_0 .net "id_mem_write", 0 0, v0x564fade4be30_0;  1 drivers
v0x564fade5f400_0 .net "id_pc", 31 0, L_0x564fade973c0;  1 drivers
v0x564fade5f510_0 .net "id_rd", 5 0, L_0x564fade97550;  1 drivers
v0x564fade5f620_0 .net "id_reg_data1", 31 0, L_0x564fade97a50;  1 drivers
v0x564fade5f6e0_0 .net "id_reg_data2", 31 0, L_0x564fade97fd0;  1 drivers
v0x564fade5f7a0_0 .net "id_reg_write", 0 0, v0x564fade4bfa0_0;  1 drivers
v0x564fade5f840_0 .net "id_rs", 5 0, L_0x564fade97430;  1 drivers
v0x564fade5f950_0 .net "id_rt", 5 0, L_0x564fade974c0;  1 drivers
v0x564fade5fa60_0 .net "if_flush", 0 0, L_0x564fade96da0;  1 drivers
v0x564fade5fb50_0 .net "if_id_instr", 31 0, v0x564fade50980_0;  1 drivers
v0x564fade5fc10_0 .net "if_id_pc", 31 0, v0x564fade50b70_0;  1 drivers
v0x564fade5fcd0_0 .net "if_instr", 31 0, v0x564fade51a80_0;  1 drivers
v0x564fade5fde0_0 .net "if_next_pc", 31 0, L_0x564fade96ba0;  1 drivers
v0x564fade5fea0_0 .net "if_pc", 31 0, v0x564fade55e20_0;  1 drivers
v0x564fade5ff60_0 .net "mem_alu_result", 31 0, L_0x564fade9a880;  1 drivers
v0x564fade60020_0 .net "mem_mem_to_reg", 0 0, L_0x564fade9ac90;  1 drivers
v0x564fade60110_0 .net "mem_neg_flag", 0 0, L_0x564fade9ab60;  1 drivers
v0x564fade601b0_0 .net "mem_rd", 5 0, L_0x564fade9a8f0;  1 drivers
v0x564fade60250_0 .net "mem_read_data", 31 0, v0x564fade5acb0_0;  1 drivers
v0x564fade60310_0 .net "mem_reg_write", 0 0, L_0x564fade9ac20;  1 drivers
v0x564fade603b0_0 .net "mem_zero_flag", 0 0, L_0x564fade9aaa0;  1 drivers
v0x564fade60450_0 .net "neg_flag", 0 0, L_0x564fade9a350;  1 drivers
o0x7f0277ed9a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade60540_0 .net "rst", 0 0, o0x7f0277ed9a98;  0 drivers
v0x564fade605e0_0 .net "wb_write_data", 31 0, L_0x564fade9af30;  1 drivers
v0x564fade60680_0 .net "wb_write_en", 0 0, L_0x564fade9b0f0;  1 drivers
v0x564fade60720_0 .net "wb_write_reg", 5 0, L_0x564fade9ae40;  1 drivers
L_0x564fade96ec0 .part v0x564fade50980_0, 0, 4;
S_0x564fade27b00 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x564fade10df0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x564fade9a530 .functor BUFZ 32, L_0x564fade99c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f0277bb7378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564fade43600_0 .net/2u *"_ivl_0", 3 0, L_0x7f0277bb7378;  1 drivers
v0x564fade436e0_0 .net *"_ivl_2", 0 0, L_0x564fade9a3f0;  1 drivers
L_0x7f0277bb73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564fade437a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f0277bb73c0;  1 drivers
v0x564fade43890_0 .net *"_ivl_6", 31 0, L_0x564fade9a490;  1 drivers
v0x564fade43970_0 .net "alu_op", 2 0, v0x564fade48b00_0;  alias, 1 drivers
v0x564fade43a80_0 .net "alu_operand_b", 31 0, L_0x564fade99e80;  1 drivers
v0x564fade43b70_0 .net "alu_result_wire", 31 0, v0x564fade428f0_0;  1 drivers
v0x564fade43c30_0 .net "alu_src", 0 0, v0x564fade48bf0_0;  alias, 1 drivers
v0x564fade43d00_0 .net "ex_alu_result", 31 0, L_0x564fade9a660;  alias, 1 drivers
v0x564fade43e30_0 .net "ex_branch_target", 31 0, L_0x564fade9a7e0;  alias, 1 drivers
v0x564fade43f20_0 .net "ex_write_data", 31 0, L_0x564fade9a530;  alias, 1 drivers
v0x564fade43fe0_0 .net "id_ex_imm", 31 0, v0x564fade48d80_0;  alias, 1 drivers
v0x564fade440a0_0 .net "id_ex_mem_write", 0 0, v0x564fade48ff0_0;  alias, 1 drivers
o0x7f0277ed96a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564fade44160_0 .net "id_ex_opcode", 3 0, o0x7f0277ed96a8;  0 drivers
v0x564fade44240_0 .net "id_ex_pc", 31 0, v0x564fade49130_0;  alias, 1 drivers
v0x564fade44300_0 .net "id_ex_reg_data1", 31 0, L_0x564fade98f60;  alias, 1 drivers
v0x564fade443d0_0 .net "id_ex_reg_data2", 31 0, L_0x564fade99c70;  alias, 1 drivers
v0x564fade444a0_0 .net "neg_flag", 0 0, L_0x564fade9a350;  alias, 1 drivers
v0x564fade44570_0 .net "zero_flag", 0 0, L_0x564fade9a220;  alias, 1 drivers
E_0x564fadcb7af0 .event anyedge, v0x564fade432f0_0, v0x564fade440a0_0;
L_0x564fade9a3f0 .cmp/eq 4, o0x7f0277ed96a8, L_0x7f0277bb7378;
L_0x564fade9a490 .arith/sum 32, v0x564fade49130_0, L_0x7f0277bb73c0;
L_0x564fade9a660 .functor MUXZ 32, v0x564fade428f0_0, L_0x564fade9a490, L_0x564fade9a3f0, C4<>;
S_0x564fade27810 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x564fade27b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f0277bb7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade05100_0 .net/2u *"_ivl_6", 31 0, L_0x7f0277bb7330;  1 drivers
v0x564fade085b0_0 .net "a", 31 0, L_0x564fade98f60;  alias, 1 drivers
v0x564fadde94a0_0 .net "alu_control", 2 0, v0x564fade48b00_0;  alias, 1 drivers
v0x564fadda3530_0 .net "b", 31 0, L_0x564fade99e80;  alias, 1 drivers
v0x564faddc6830_0 .net "cmd_add", 0 0, L_0x564fade99fb0;  1 drivers
v0x564faddc9ce0_0 .net "cmd_neg", 0 0, L_0x564fade9a0e0;  1 drivers
v0x564fade42770_0 .net "cmd_sub", 0 0, L_0x564fade9a180;  1 drivers
v0x564fade42830_0 .net "negative", 0 0, L_0x564fade9a350;  alias, 1 drivers
v0x564fade428f0_0 .var "result", 31 0;
v0x564fade429d0_0 .net "zero", 0 0, L_0x564fade9a220;  alias, 1 drivers
E_0x564fadc99a00 .event anyedge, v0x564fadde94a0_0, v0x564fade085b0_0, v0x564fadda3530_0;
L_0x564fade99fb0 .part v0x564fade48b00_0, 2, 1;
L_0x564fade9a0e0 .part v0x564fade48b00_0, 1, 1;
L_0x564fade9a180 .part v0x564fade48b00_0, 0, 1;
L_0x564fade9a220 .cmp/eq 32, v0x564fade428f0_0, L_0x7f0277bb7330;
L_0x564fade9a350 .part v0x564fade428f0_0, 31, 1;
S_0x564fade42b90 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x564fade27b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x564fade42d40_0 .net "in0", 31 0, L_0x564fade99c70;  alias, 1 drivers
v0x564fade42e20_0 .net "in1", 31 0, v0x564fade48d80_0;  alias, 1 drivers
v0x564fade42f00_0 .net "out", 31 0, L_0x564fade99e80;  alias, 1 drivers
v0x564fade42fa0_0 .net "sel", 0 0, v0x564fade48bf0_0;  alias, 1 drivers
L_0x564fade99e80 .functor MUXZ 32, L_0x564fade99c70, v0x564fade48d80_0, v0x564fade48bf0_0, C4<>;
S_0x564fade430c0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x564fade27b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x564fade432f0_0 .net "a", 31 0, v0x564fade49130_0;  alias, 1 drivers
v0x564fade433f0_0 .net "b", 31 0, v0x564fade48d80_0;  alias, 1 drivers
v0x564fade434b0_0 .net "out", 31 0, L_0x564fade9a7e0;  alias, 1 drivers
L_0x564fade9a7e0 .arith/sum 32, v0x564fade49130_0, v0x564fade48d80_0;
S_0x564fade44780 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x564fade44b90_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade44c70_0 .net "ex_alu_result", 31 0, L_0x564fade9a660;  alias, 1 drivers
v0x564fade44d60_0 .net "ex_mem_data", 31 0, L_0x564fade9a530;  alias, 1 drivers
v0x564fade44e60_0 .net "ex_mem_to_reg", 0 0, v0x564fade48f50_0;  alias, 1 drivers
v0x564fade44f00_0 .net "ex_neg_flag", 0 0, o0x7f0277ed99a8;  alias, 0 drivers
o0x7f0277ed99d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564fade44ff0_0 .net "ex_opcode", 3 0, o0x7f0277ed99d8;  0 drivers
v0x564fade450d0_0 .net "ex_rd", 5 0, v0x564fade491f0_0;  alias, 1 drivers
v0x564fade451b0_0 .net "ex_reg_write", 0 0, v0x564fade49450_0;  alias, 1 drivers
o0x7f0277ed9a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x564fade45270_0 .net "ex_rt", 5 0, o0x7f0277ed9a68;  0 drivers
v0x564fade45350_0 .net "ex_zero_flag", 0 0, L_0x564fade9a220;  alias, 1 drivers
v0x564fade453f0_0 .net "rst", 0 0, o0x7f0277ed9a98;  alias, 0 drivers
v0x564fade454b0_0 .var "wb_alu_result", 31 0;
v0x564fade45590_0 .var "wb_mem_data", 31 0;
v0x564fade45670_0 .var "wb_mem_to_reg", 0 0;
v0x564fade45730_0 .var "wb_neg_flag", 0 0;
v0x564fade457f0_0 .var "wb_opcode", 3 0;
v0x564fade458d0_0 .var "wb_rd", 5 0;
v0x564fade459b0_0 .var "wb_reg_write", 0 0;
v0x564fade45a70_0 .var "wb_rt", 5 0;
v0x564fade45b50_0 .var "wb_zero_flag", 0 0;
E_0x564fadcb7f60 .event posedge, v0x564fade44b90_0;
S_0x564fade45e90 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x564fade983b0 .functor AND 1, L_0x564fade98280, v0x564fade459b0_0, C4<1>, C4<1>;
L_0x564fade98750 .functor AND 1, L_0x564fade983b0, L_0x564fade98610, C4<1>, C4<1>;
L_0x564fade989c0 .functor AND 1, L_0x564fade98860, L_0x564fade9ac20, C4<1>, C4<1>;
L_0x564fade98cd0 .functor AND 1, L_0x564fade989c0, L_0x564fade98b60, C4<1>, C4<1>;
L_0x564fade99180 .functor AND 1, L_0x564fade990e0, v0x564fade459b0_0, C4<1>, C4<1>;
L_0x564fade99500 .functor AND 1, L_0x564fade99180, L_0x564fade99460, C4<1>, C4<1>;
L_0x564fade99720 .functor AND 1, L_0x564fade99610, L_0x564fade9ac20, C4<1>, C4<1>;
L_0x564fade996b0 .functor AND 1, L_0x564fade99720, L_0x564fade998d0, C4<1>, C4<1>;
v0x564fade461a0_0 .net *"_ivl_0", 0 0, L_0x564fade98280;  1 drivers
v0x564fade46260_0 .net *"_ivl_10", 0 0, L_0x564fade98610;  1 drivers
v0x564fade46320_0 .net *"_ivl_13", 0 0, L_0x564fade98750;  1 drivers
v0x564fade463c0_0 .net *"_ivl_14", 0 0, L_0x564fade98860;  1 drivers
v0x564fade46480_0 .net *"_ivl_17", 0 0, L_0x564fade989c0;  1 drivers
v0x564fade46590_0 .net *"_ivl_18", 31 0, L_0x564fade98ac0;  1 drivers
L_0x7f0277bb7180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade46670_0 .net *"_ivl_21", 25 0, L_0x7f0277bb7180;  1 drivers
L_0x7f0277bb71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade46750_0 .net/2u *"_ivl_22", 31 0, L_0x7f0277bb71c8;  1 drivers
v0x564fade46830_0 .net *"_ivl_24", 0 0, L_0x564fade98b60;  1 drivers
v0x564fade468f0_0 .net *"_ivl_27", 0 0, L_0x564fade98cd0;  1 drivers
v0x564fade469b0_0 .net *"_ivl_28", 31 0, L_0x564fade98de0;  1 drivers
v0x564fade46a90_0 .net *"_ivl_3", 0 0, L_0x564fade983b0;  1 drivers
v0x564fade46b50_0 .net *"_ivl_32", 0 0, L_0x564fade990e0;  1 drivers
v0x564fade46c10_0 .net *"_ivl_35", 0 0, L_0x564fade99180;  1 drivers
v0x564fade46cd0_0 .net *"_ivl_36", 31 0, L_0x564fade99240;  1 drivers
L_0x7f0277bb7210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade46db0_0 .net *"_ivl_39", 25 0, L_0x7f0277bb7210;  1 drivers
v0x564fade46e90_0 .net *"_ivl_4", 31 0, L_0x564fade984b0;  1 drivers
L_0x7f0277bb7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade46f70_0 .net/2u *"_ivl_40", 31 0, L_0x7f0277bb7258;  1 drivers
v0x564fade47050_0 .net *"_ivl_42", 0 0, L_0x564fade99460;  1 drivers
v0x564fade47110_0 .net *"_ivl_45", 0 0, L_0x564fade99500;  1 drivers
v0x564fade471d0_0 .net *"_ivl_46", 0 0, L_0x564fade99610;  1 drivers
v0x564fade47290_0 .net *"_ivl_49", 0 0, L_0x564fade99720;  1 drivers
v0x564fade47350_0 .net *"_ivl_50", 31 0, L_0x564fade997e0;  1 drivers
L_0x7f0277bb72a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade47430_0 .net *"_ivl_53", 25 0, L_0x7f0277bb72a0;  1 drivers
L_0x7f0277bb72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade47510_0 .net/2u *"_ivl_54", 31 0, L_0x7f0277bb72e8;  1 drivers
v0x564fade475f0_0 .net *"_ivl_56", 0 0, L_0x564fade998d0;  1 drivers
v0x564fade476b0_0 .net *"_ivl_59", 0 0, L_0x564fade996b0;  1 drivers
v0x564fade47770_0 .net *"_ivl_60", 31 0, L_0x564fade99b80;  1 drivers
L_0x7f0277bb70f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade47850_0 .net *"_ivl_7", 25 0, L_0x7f0277bb70f0;  1 drivers
L_0x7f0277bb7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade47930_0 .net/2u *"_ivl_8", 31 0, L_0x7f0277bb7138;  1 drivers
v0x564fade47a10_0 .net "alu_input1", 31 0, L_0x564fade98f60;  alias, 1 drivers
v0x564fade47ad0_0 .net "alu_input2", 31 0, L_0x564fade99c70;  alias, 1 drivers
v0x564fade47be0_0 .net "ex_wb_alu_result", 31 0, v0x564fade454b0_0;  alias, 1 drivers
v0x564fade47ca0_0 .net "ex_wb_rd", 5 0, v0x564fade458d0_0;  alias, 1 drivers
v0x564fade47d40_0 .net "ex_wb_reg_write", 0 0, v0x564fade459b0_0;  alias, 1 drivers
v0x564fade47de0_0 .net "id_ex_reg_data1", 31 0, v0x564fade492b0_0;  alias, 1 drivers
v0x564fade47e80_0 .net "id_ex_reg_data2", 31 0, v0x564fade49380_0;  alias, 1 drivers
v0x564fade47f60_0 .net "id_ex_rs", 5 0, v0x564fade49520_0;  alias, 1 drivers
v0x564fade48040_0 .net "id_ex_rt", 5 0, v0x564fade495f0_0;  alias, 1 drivers
v0x564fade48120_0 .net "mem_alu_result", 31 0, L_0x564fade9a880;  alias, 1 drivers
v0x564fade48200_0 .net "mem_rd", 5 0, L_0x564fade9a8f0;  alias, 1 drivers
v0x564fade482e0_0 .net "mem_reg_write", 0 0, L_0x564fade9ac20;  alias, 1 drivers
L_0x564fade98280 .cmp/eq 6, v0x564fade49520_0, v0x564fade458d0_0;
L_0x564fade984b0 .concat [ 6 26 0 0], v0x564fade49520_0, L_0x7f0277bb70f0;
L_0x564fade98610 .cmp/ne 32, L_0x564fade984b0, L_0x7f0277bb7138;
L_0x564fade98860 .cmp/eq 6, v0x564fade49520_0, L_0x564fade9a8f0;
L_0x564fade98ac0 .concat [ 6 26 0 0], v0x564fade49520_0, L_0x7f0277bb7180;
L_0x564fade98b60 .cmp/ne 32, L_0x564fade98ac0, L_0x7f0277bb71c8;
L_0x564fade98de0 .functor MUXZ 32, v0x564fade492b0_0, L_0x564fade9a880, L_0x564fade98cd0, C4<>;
L_0x564fade98f60 .functor MUXZ 32, L_0x564fade98de0, v0x564fade454b0_0, L_0x564fade98750, C4<>;
L_0x564fade990e0 .cmp/eq 6, v0x564fade495f0_0, v0x564fade458d0_0;
L_0x564fade99240 .concat [ 6 26 0 0], v0x564fade495f0_0, L_0x7f0277bb7210;
L_0x564fade99460 .cmp/ne 32, L_0x564fade99240, L_0x7f0277bb7258;
L_0x564fade99610 .cmp/eq 6, v0x564fade495f0_0, L_0x564fade9a8f0;
L_0x564fade997e0 .concat [ 6 26 0 0], v0x564fade495f0_0, L_0x7f0277bb72a0;
L_0x564fade998d0 .cmp/ne 32, L_0x564fade997e0, L_0x7f0277bb72e8;
L_0x564fade99b80 .functor MUXZ 32, v0x564fade49380_0, L_0x564fade9a880, L_0x564fade996b0, C4<>;
L_0x564fade99c70 .functor MUXZ 32, L_0x564fade99b80, v0x564fade454b0_0, L_0x564fade99500, C4<>;
S_0x564fade48520 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x564fade48a10_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade48b00_0 .var "ex_alu_op", 2 0;
v0x564fade48bf0_0 .var "ex_alu_src", 0 0;
v0x564fade48ce0_0 .var "ex_branch", 0 0;
v0x564fade48d80_0 .var "ex_imm", 31 0;
v0x564fade48e90_0 .var "ex_jump", 0 0;
v0x564fade48f50_0 .var "ex_mem_to_reg", 0 0;
v0x564fade48ff0_0 .var "ex_mem_write", 0 0;
v0x564fade49090_0 .var "ex_opcode", 3 0;
v0x564fade49130_0 .var "ex_pc", 31 0;
v0x564fade491f0_0 .var "ex_rd", 5 0;
v0x564fade492b0_0 .var "ex_reg_data1", 31 0;
v0x564fade49380_0 .var "ex_reg_data2", 31 0;
v0x564fade49450_0 .var "ex_reg_write", 0 0;
v0x564fade49520_0 .var "ex_rs", 5 0;
v0x564fade495f0_0 .var "ex_rt", 5 0;
v0x564fade496c0_0 .net "id_alu_op", 2 0, v0x564fade4b9c0_0;  alias, 1 drivers
v0x564fade49870_0 .net "id_alu_src", 0 0, v0x564fade4baa0_0;  alias, 1 drivers
v0x564fade49930_0 .net "id_branch", 0 0, v0x564fade4bb70_0;  alias, 1 drivers
v0x564fade499f0_0 .net "id_imm", 31 0, v0x564fade4c370_0;  alias, 1 drivers
v0x564fade49ad0_0 .net "id_jump", 0 0, v0x564fade4bc70_0;  alias, 1 drivers
v0x564fade49b90_0 .net "id_mem_to_reg", 0 0, v0x564fade4bd40_0;  alias, 1 drivers
v0x564fade49c50_0 .net "id_mem_write", 0 0, v0x564fade4be30_0;  alias, 1 drivers
o0x7f0277edab48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564fade49d10_0 .net "id_opcode", 3 0, o0x7f0277edab48;  0 drivers
v0x564fade49df0_0 .net "id_pc", 31 0, L_0x564fade973c0;  alias, 1 drivers
v0x564fade49ed0_0 .net "id_rd", 5 0, L_0x564fade97550;  alias, 1 drivers
v0x564fade49fb0_0 .net "id_reg_data1", 31 0, L_0x564fade97a50;  alias, 1 drivers
v0x564fade4a090_0 .net "id_reg_data2", 31 0, L_0x564fade97fd0;  alias, 1 drivers
v0x564fade4a170_0 .net "id_reg_write", 0 0, v0x564fade4bfa0_0;  alias, 1 drivers
v0x564fade4a230_0 .net "id_rs", 5 0, L_0x564fade97430;  alias, 1 drivers
v0x564fade4a310_0 .net "id_rt", 5 0, L_0x564fade974c0;  alias, 1 drivers
v0x564fade4a3f0_0 .net "rst", 0 0, o0x7f0277ed9a98;  alias, 0 drivers
S_0x564fade4a9b0 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x564fade973c0 .functor BUFZ 32, v0x564fade50b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564fade97430 .functor BUFZ 6, L_0x564fade970d0, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade974c0 .functor BUFZ 6, L_0x564fade97170, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade97550 .functor BUFZ 6, L_0x564fade97210, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade975e0 .functor BUFZ 4, L_0x564fade97010, C4<0000>, C4<0000>, C4<0000>;
v0x564fade4eb80_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade4ec40_0 .net "id_alu_op", 2 0, v0x564fade4b9c0_0;  alias, 1 drivers
v0x564fade4ed50_0 .net "id_alu_src", 0 0, v0x564fade4baa0_0;  alias, 1 drivers
v0x564fade4ee40_0 .net "id_branch", 0 0, v0x564fade4bb70_0;  alias, 1 drivers
v0x564fade4ef30_0 .net "id_imm", 31 0, v0x564fade4c370_0;  alias, 1 drivers
v0x564fade4f070_0 .net "id_jump", 0 0, v0x564fade4bc70_0;  alias, 1 drivers
v0x564fade4f160_0 .net "id_mem_to_reg", 0 0, v0x564fade4bd40_0;  alias, 1 drivers
v0x564fade4f250_0 .net "id_mem_write", 0 0, v0x564fade4be30_0;  alias, 1 drivers
v0x564fade4f340_0 .net "id_opcode", 3 0, L_0x564fade975e0;  1 drivers
v0x564fade4f420_0 .net "id_pc", 31 0, L_0x564fade973c0;  alias, 1 drivers
v0x564fade4f4e0_0 .net "id_rd", 5 0, L_0x564fade97550;  alias, 1 drivers
v0x564fade4f580_0 .net "id_reg_data1", 31 0, L_0x564fade97a50;  alias, 1 drivers
v0x564fade4f620_0 .net "id_reg_data2", 31 0, L_0x564fade97fd0;  alias, 1 drivers
v0x564fade4f730_0 .net "id_reg_write", 0 0, v0x564fade4bfa0_0;  alias, 1 drivers
v0x564fade4f820_0 .net "id_rs", 5 0, L_0x564fade97430;  alias, 1 drivers
v0x564fade4f8e0_0 .net "id_rt", 5 0, L_0x564fade974c0;  alias, 1 drivers
v0x564fade4f980_0 .net "if_id_instr", 31 0, v0x564fade50980_0;  alias, 1 drivers
v0x564fade4fb30_0 .net "if_id_pc", 31 0, v0x564fade50b70_0;  alias, 1 drivers
v0x564fade4fbf0_0 .net "opcode", 3 0, L_0x564fade97010;  1 drivers
v0x564fade4fcb0_0 .net "rd", 5 0, L_0x564fade97210;  1 drivers
v0x564fade4fd70_0 .net "rs", 5 0, L_0x564fade970d0;  1 drivers
v0x564fade4fe30_0 .net "rst", 0 0, o0x7f0277ed9a98;  alias, 0 drivers
v0x564fade4fed0_0 .net "rt", 5 0, L_0x564fade97170;  1 drivers
v0x564fade4ff70_0 .net "wb_reg_write", 0 0, L_0x564fade9b0f0;  alias, 1 drivers
v0x564fade50010_0 .net "wb_write_data", 31 0, L_0x564fade9af30;  alias, 1 drivers
v0x564fade500b0_0 .net "wb_write_reg", 5 0, L_0x564fade9ae40;  alias, 1 drivers
E_0x564fade4ae00 .event anyedge, v0x564fade4bf00_0, v0x564fade4c480_0, v0x564fade4fcb0_0;
L_0x564fade97010 .part v0x564fade50980_0, 0, 4;
L_0x564fade970d0 .part v0x564fade50980_0, 10, 6;
L_0x564fade97170 .part v0x564fade50980_0, 4, 6;
L_0x564fade97210 .part v0x564fade50980_0, 16, 6;
S_0x564fade4ae80 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x564fade4a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x564fade4b080 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x564fade4b0c0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x564fade4b100 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x564fade4b140 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x564fade4b180 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x564fade4b1c0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x564fade4b200 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x564fade4b240 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x564fade4b280 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x564fade4b2c0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x564fade4b300 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x564fade4b9c0_0 .var "alu_op", 2 0;
v0x564fade4baa0_0 .var "alu_src", 0 0;
v0x564fade4bb70_0 .var "branch", 0 0;
v0x564fade4bc70_0 .var "jump", 0 0;
v0x564fade4bd40_0 .var "mem_to_reg", 0 0;
v0x564fade4be30_0 .var "mem_write", 0 0;
v0x564fade4bf00_0 .net "opcode", 3 0, L_0x564fade97010;  alias, 1 drivers
v0x564fade4bfa0_0 .var "reg_write", 0 0;
E_0x564fade4b960 .event anyedge, v0x564fade4bf00_0;
S_0x564fade4c100 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x564fade4a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x564fade4c370_0 .var "imm_out", 31 0;
v0x564fade4c480_0 .net "instruction", 31 0, v0x564fade50980_0;  alias, 1 drivers
E_0x564fade4c2f0 .event anyedge, v0x564fade4c480_0;
S_0x564fade4c5a0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x564fade4a9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x564fade97810 .functor AND 1, L_0x564fade9b0f0, L_0x564fade97650, C4<1>, C4<1>;
L_0x564fade97d90 .functor AND 1, L_0x564fade9b0f0, L_0x564fade97c60, C4<1>, C4<1>;
v0x564fade4dca0_1 .array/port v0x564fade4dca0, 1;
L_0x564fade981a0 .functor BUFZ 32, v0x564fade4dca0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564fade4dca0_2 .array/port v0x564fade4dca0, 2;
L_0x564fade98210 .functor BUFZ 32, v0x564fade4dca0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564fade4cbd0_0 .net *"_ivl_0", 0 0, L_0x564fade97650;  1 drivers
v0x564fade4ccb0_0 .net *"_ivl_12", 0 0, L_0x564fade97c60;  1 drivers
v0x564fade4cd70_0 .net *"_ivl_15", 0 0, L_0x564fade97d90;  1 drivers
v0x564fade4ce40_0 .net *"_ivl_16", 31 0, L_0x564fade97e00;  1 drivers
v0x564fade4cf20_0 .net *"_ivl_18", 7 0, L_0x564fade97ee0;  1 drivers
L_0x7f0277bb70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fade4d050_0 .net *"_ivl_21", 1 0, L_0x7f0277bb70a8;  1 drivers
v0x564fade4d130_0 .net *"_ivl_3", 0 0, L_0x564fade97810;  1 drivers
v0x564fade4d1f0_0 .net *"_ivl_4", 31 0, L_0x564fade97910;  1 drivers
v0x564fade4d2d0_0 .net *"_ivl_6", 7 0, L_0x564fade979b0;  1 drivers
L_0x7f0277bb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fade4d3b0_0 .net *"_ivl_9", 1 0, L_0x7f0277bb7060;  1 drivers
v0x564fade4d490_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade4d530_0 .net "debug_r1", 31 0, L_0x564fade981a0;  1 drivers
v0x564fade4d610_0 .net "debug_r2", 31 0, L_0x564fade98210;  1 drivers
v0x564fade4d6f0_0 .var/i "i", 31 0;
v0x564fade4d7d0_0 .net "read_data1", 31 0, L_0x564fade97a50;  alias, 1 drivers
v0x564fade4d890_0 .net "read_data2", 31 0, L_0x564fade97fd0;  alias, 1 drivers
v0x564fade4d930_0 .net "read_reg1", 5 0, L_0x564fade970d0;  alias, 1 drivers
v0x564fade4db00_0 .net "read_reg2", 5 0, L_0x564fade97170;  alias, 1 drivers
v0x564fade4dbe0_0 .net "reg_write_en", 0 0, L_0x564fade9b0f0;  alias, 1 drivers
v0x564fade4dca0 .array "registers", 63 0, 31 0;
v0x564fade4e770_0 .net "rst", 0 0, o0x7f0277ed9a98;  alias, 0 drivers
v0x564fade4e860_0 .net "write_data", 31 0, L_0x564fade9af30;  alias, 1 drivers
v0x564fade4e940_0 .net "write_reg", 5 0, L_0x564fade9ae40;  alias, 1 drivers
E_0x564fade4c7b0 .event posedge, v0x564fade453f0_0, v0x564fade44b90_0;
L_0x564fade97650 .cmp/eq 6, L_0x564fade9ae40, L_0x564fade970d0;
L_0x564fade97910 .array/port v0x564fade4dca0, L_0x564fade979b0;
L_0x564fade979b0 .concat [ 6 2 0 0], L_0x564fade970d0, L_0x7f0277bb7060;
L_0x564fade97a50 .functor MUXZ 32, L_0x564fade97910, L_0x564fade9af30, L_0x564fade97810, C4<>;
L_0x564fade97c60 .cmp/eq 6, L_0x564fade9ae40, L_0x564fade97170;
L_0x564fade97e00 .array/port v0x564fade4dca0, L_0x564fade97ee0;
L_0x564fade97ee0 .concat [ 6 2 0 0], L_0x564fade97170, L_0x7f0277bb70a8;
L_0x564fade97fd0 .functor MUXZ 32, L_0x564fade97e00, L_0x564fade9af30, L_0x564fade97d90, C4<>;
S_0x564fade4c7f0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x564fade4c5a0;
 .timescale -9 -12;
v0x564fade4c9f0_0 .var "reg_index", 5 0;
v0x564fade4caf0_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x564fade4caf0_0;
    %load/vec4 v0x564fade4c9f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x564fade4dca0, 4, 0;
    %end;
S_0x564fade503d0 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x564fade50710_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade507d0_0 .net "flush", 0 0, L_0x564fade96da0;  alias, 1 drivers
v0x564fade50890_0 .net "instr_in", 31 0, v0x564fade51a80_0;  alias, 1 drivers
v0x564fade50980_0 .var "instr_out", 31 0;
v0x564fade50a40_0 .net "pc_in", 31 0, v0x564fade55e20_0;  alias, 1 drivers
v0x564fade50b70_0 .var "pc_out", 31 0;
E_0x564fade50690 .event negedge, v0x564fade44b90_0;
S_0x564fade50d10 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x564fade50ef0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x564fade518b0_0 .net "address", 31 0, v0x564fade55e20_0;  alias, 1 drivers
v0x564fade519c0_0 .var/i "i", 31 0;
v0x564fade51a80_0 .var "instruction", 31 0;
v0x564fade51b80 .array "mem", 255 0, 31 0;
v0x564fade51b80_0 .array/port v0x564fade51b80, 0;
v0x564fade51b80_1 .array/port v0x564fade51b80, 1;
v0x564fade51b80_2 .array/port v0x564fade51b80, 2;
E_0x564fade51040/0 .event anyedge, v0x564fade50a40_0, v0x564fade51b80_0, v0x564fade51b80_1, v0x564fade51b80_2;
v0x564fade51b80_3 .array/port v0x564fade51b80, 3;
v0x564fade51b80_4 .array/port v0x564fade51b80, 4;
v0x564fade51b80_5 .array/port v0x564fade51b80, 5;
v0x564fade51b80_6 .array/port v0x564fade51b80, 6;
E_0x564fade51040/1 .event anyedge, v0x564fade51b80_3, v0x564fade51b80_4, v0x564fade51b80_5, v0x564fade51b80_6;
v0x564fade51b80_7 .array/port v0x564fade51b80, 7;
v0x564fade51b80_8 .array/port v0x564fade51b80, 8;
v0x564fade51b80_9 .array/port v0x564fade51b80, 9;
v0x564fade51b80_10 .array/port v0x564fade51b80, 10;
E_0x564fade51040/2 .event anyedge, v0x564fade51b80_7, v0x564fade51b80_8, v0x564fade51b80_9, v0x564fade51b80_10;
v0x564fade51b80_11 .array/port v0x564fade51b80, 11;
v0x564fade51b80_12 .array/port v0x564fade51b80, 12;
v0x564fade51b80_13 .array/port v0x564fade51b80, 13;
v0x564fade51b80_14 .array/port v0x564fade51b80, 14;
E_0x564fade51040/3 .event anyedge, v0x564fade51b80_11, v0x564fade51b80_12, v0x564fade51b80_13, v0x564fade51b80_14;
v0x564fade51b80_15 .array/port v0x564fade51b80, 15;
v0x564fade51b80_16 .array/port v0x564fade51b80, 16;
v0x564fade51b80_17 .array/port v0x564fade51b80, 17;
v0x564fade51b80_18 .array/port v0x564fade51b80, 18;
E_0x564fade51040/4 .event anyedge, v0x564fade51b80_15, v0x564fade51b80_16, v0x564fade51b80_17, v0x564fade51b80_18;
v0x564fade51b80_19 .array/port v0x564fade51b80, 19;
v0x564fade51b80_20 .array/port v0x564fade51b80, 20;
v0x564fade51b80_21 .array/port v0x564fade51b80, 21;
v0x564fade51b80_22 .array/port v0x564fade51b80, 22;
E_0x564fade51040/5 .event anyedge, v0x564fade51b80_19, v0x564fade51b80_20, v0x564fade51b80_21, v0x564fade51b80_22;
v0x564fade51b80_23 .array/port v0x564fade51b80, 23;
v0x564fade51b80_24 .array/port v0x564fade51b80, 24;
v0x564fade51b80_25 .array/port v0x564fade51b80, 25;
v0x564fade51b80_26 .array/port v0x564fade51b80, 26;
E_0x564fade51040/6 .event anyedge, v0x564fade51b80_23, v0x564fade51b80_24, v0x564fade51b80_25, v0x564fade51b80_26;
v0x564fade51b80_27 .array/port v0x564fade51b80, 27;
v0x564fade51b80_28 .array/port v0x564fade51b80, 28;
v0x564fade51b80_29 .array/port v0x564fade51b80, 29;
v0x564fade51b80_30 .array/port v0x564fade51b80, 30;
E_0x564fade51040/7 .event anyedge, v0x564fade51b80_27, v0x564fade51b80_28, v0x564fade51b80_29, v0x564fade51b80_30;
v0x564fade51b80_31 .array/port v0x564fade51b80, 31;
v0x564fade51b80_32 .array/port v0x564fade51b80, 32;
v0x564fade51b80_33 .array/port v0x564fade51b80, 33;
v0x564fade51b80_34 .array/port v0x564fade51b80, 34;
E_0x564fade51040/8 .event anyedge, v0x564fade51b80_31, v0x564fade51b80_32, v0x564fade51b80_33, v0x564fade51b80_34;
v0x564fade51b80_35 .array/port v0x564fade51b80, 35;
v0x564fade51b80_36 .array/port v0x564fade51b80, 36;
v0x564fade51b80_37 .array/port v0x564fade51b80, 37;
v0x564fade51b80_38 .array/port v0x564fade51b80, 38;
E_0x564fade51040/9 .event anyedge, v0x564fade51b80_35, v0x564fade51b80_36, v0x564fade51b80_37, v0x564fade51b80_38;
v0x564fade51b80_39 .array/port v0x564fade51b80, 39;
v0x564fade51b80_40 .array/port v0x564fade51b80, 40;
v0x564fade51b80_41 .array/port v0x564fade51b80, 41;
v0x564fade51b80_42 .array/port v0x564fade51b80, 42;
E_0x564fade51040/10 .event anyedge, v0x564fade51b80_39, v0x564fade51b80_40, v0x564fade51b80_41, v0x564fade51b80_42;
v0x564fade51b80_43 .array/port v0x564fade51b80, 43;
v0x564fade51b80_44 .array/port v0x564fade51b80, 44;
v0x564fade51b80_45 .array/port v0x564fade51b80, 45;
v0x564fade51b80_46 .array/port v0x564fade51b80, 46;
E_0x564fade51040/11 .event anyedge, v0x564fade51b80_43, v0x564fade51b80_44, v0x564fade51b80_45, v0x564fade51b80_46;
v0x564fade51b80_47 .array/port v0x564fade51b80, 47;
v0x564fade51b80_48 .array/port v0x564fade51b80, 48;
v0x564fade51b80_49 .array/port v0x564fade51b80, 49;
v0x564fade51b80_50 .array/port v0x564fade51b80, 50;
E_0x564fade51040/12 .event anyedge, v0x564fade51b80_47, v0x564fade51b80_48, v0x564fade51b80_49, v0x564fade51b80_50;
v0x564fade51b80_51 .array/port v0x564fade51b80, 51;
v0x564fade51b80_52 .array/port v0x564fade51b80, 52;
v0x564fade51b80_53 .array/port v0x564fade51b80, 53;
v0x564fade51b80_54 .array/port v0x564fade51b80, 54;
E_0x564fade51040/13 .event anyedge, v0x564fade51b80_51, v0x564fade51b80_52, v0x564fade51b80_53, v0x564fade51b80_54;
v0x564fade51b80_55 .array/port v0x564fade51b80, 55;
v0x564fade51b80_56 .array/port v0x564fade51b80, 56;
v0x564fade51b80_57 .array/port v0x564fade51b80, 57;
v0x564fade51b80_58 .array/port v0x564fade51b80, 58;
E_0x564fade51040/14 .event anyedge, v0x564fade51b80_55, v0x564fade51b80_56, v0x564fade51b80_57, v0x564fade51b80_58;
v0x564fade51b80_59 .array/port v0x564fade51b80, 59;
v0x564fade51b80_60 .array/port v0x564fade51b80, 60;
v0x564fade51b80_61 .array/port v0x564fade51b80, 61;
v0x564fade51b80_62 .array/port v0x564fade51b80, 62;
E_0x564fade51040/15 .event anyedge, v0x564fade51b80_59, v0x564fade51b80_60, v0x564fade51b80_61, v0x564fade51b80_62;
v0x564fade51b80_63 .array/port v0x564fade51b80, 63;
v0x564fade51b80_64 .array/port v0x564fade51b80, 64;
v0x564fade51b80_65 .array/port v0x564fade51b80, 65;
v0x564fade51b80_66 .array/port v0x564fade51b80, 66;
E_0x564fade51040/16 .event anyedge, v0x564fade51b80_63, v0x564fade51b80_64, v0x564fade51b80_65, v0x564fade51b80_66;
v0x564fade51b80_67 .array/port v0x564fade51b80, 67;
v0x564fade51b80_68 .array/port v0x564fade51b80, 68;
v0x564fade51b80_69 .array/port v0x564fade51b80, 69;
v0x564fade51b80_70 .array/port v0x564fade51b80, 70;
E_0x564fade51040/17 .event anyedge, v0x564fade51b80_67, v0x564fade51b80_68, v0x564fade51b80_69, v0x564fade51b80_70;
v0x564fade51b80_71 .array/port v0x564fade51b80, 71;
v0x564fade51b80_72 .array/port v0x564fade51b80, 72;
v0x564fade51b80_73 .array/port v0x564fade51b80, 73;
v0x564fade51b80_74 .array/port v0x564fade51b80, 74;
E_0x564fade51040/18 .event anyedge, v0x564fade51b80_71, v0x564fade51b80_72, v0x564fade51b80_73, v0x564fade51b80_74;
v0x564fade51b80_75 .array/port v0x564fade51b80, 75;
v0x564fade51b80_76 .array/port v0x564fade51b80, 76;
v0x564fade51b80_77 .array/port v0x564fade51b80, 77;
v0x564fade51b80_78 .array/port v0x564fade51b80, 78;
E_0x564fade51040/19 .event anyedge, v0x564fade51b80_75, v0x564fade51b80_76, v0x564fade51b80_77, v0x564fade51b80_78;
v0x564fade51b80_79 .array/port v0x564fade51b80, 79;
v0x564fade51b80_80 .array/port v0x564fade51b80, 80;
v0x564fade51b80_81 .array/port v0x564fade51b80, 81;
v0x564fade51b80_82 .array/port v0x564fade51b80, 82;
E_0x564fade51040/20 .event anyedge, v0x564fade51b80_79, v0x564fade51b80_80, v0x564fade51b80_81, v0x564fade51b80_82;
v0x564fade51b80_83 .array/port v0x564fade51b80, 83;
v0x564fade51b80_84 .array/port v0x564fade51b80, 84;
v0x564fade51b80_85 .array/port v0x564fade51b80, 85;
v0x564fade51b80_86 .array/port v0x564fade51b80, 86;
E_0x564fade51040/21 .event anyedge, v0x564fade51b80_83, v0x564fade51b80_84, v0x564fade51b80_85, v0x564fade51b80_86;
v0x564fade51b80_87 .array/port v0x564fade51b80, 87;
v0x564fade51b80_88 .array/port v0x564fade51b80, 88;
v0x564fade51b80_89 .array/port v0x564fade51b80, 89;
v0x564fade51b80_90 .array/port v0x564fade51b80, 90;
E_0x564fade51040/22 .event anyedge, v0x564fade51b80_87, v0x564fade51b80_88, v0x564fade51b80_89, v0x564fade51b80_90;
v0x564fade51b80_91 .array/port v0x564fade51b80, 91;
v0x564fade51b80_92 .array/port v0x564fade51b80, 92;
v0x564fade51b80_93 .array/port v0x564fade51b80, 93;
v0x564fade51b80_94 .array/port v0x564fade51b80, 94;
E_0x564fade51040/23 .event anyedge, v0x564fade51b80_91, v0x564fade51b80_92, v0x564fade51b80_93, v0x564fade51b80_94;
v0x564fade51b80_95 .array/port v0x564fade51b80, 95;
v0x564fade51b80_96 .array/port v0x564fade51b80, 96;
v0x564fade51b80_97 .array/port v0x564fade51b80, 97;
v0x564fade51b80_98 .array/port v0x564fade51b80, 98;
E_0x564fade51040/24 .event anyedge, v0x564fade51b80_95, v0x564fade51b80_96, v0x564fade51b80_97, v0x564fade51b80_98;
v0x564fade51b80_99 .array/port v0x564fade51b80, 99;
v0x564fade51b80_100 .array/port v0x564fade51b80, 100;
v0x564fade51b80_101 .array/port v0x564fade51b80, 101;
v0x564fade51b80_102 .array/port v0x564fade51b80, 102;
E_0x564fade51040/25 .event anyedge, v0x564fade51b80_99, v0x564fade51b80_100, v0x564fade51b80_101, v0x564fade51b80_102;
v0x564fade51b80_103 .array/port v0x564fade51b80, 103;
v0x564fade51b80_104 .array/port v0x564fade51b80, 104;
v0x564fade51b80_105 .array/port v0x564fade51b80, 105;
v0x564fade51b80_106 .array/port v0x564fade51b80, 106;
E_0x564fade51040/26 .event anyedge, v0x564fade51b80_103, v0x564fade51b80_104, v0x564fade51b80_105, v0x564fade51b80_106;
v0x564fade51b80_107 .array/port v0x564fade51b80, 107;
v0x564fade51b80_108 .array/port v0x564fade51b80, 108;
v0x564fade51b80_109 .array/port v0x564fade51b80, 109;
v0x564fade51b80_110 .array/port v0x564fade51b80, 110;
E_0x564fade51040/27 .event anyedge, v0x564fade51b80_107, v0x564fade51b80_108, v0x564fade51b80_109, v0x564fade51b80_110;
v0x564fade51b80_111 .array/port v0x564fade51b80, 111;
v0x564fade51b80_112 .array/port v0x564fade51b80, 112;
v0x564fade51b80_113 .array/port v0x564fade51b80, 113;
v0x564fade51b80_114 .array/port v0x564fade51b80, 114;
E_0x564fade51040/28 .event anyedge, v0x564fade51b80_111, v0x564fade51b80_112, v0x564fade51b80_113, v0x564fade51b80_114;
v0x564fade51b80_115 .array/port v0x564fade51b80, 115;
v0x564fade51b80_116 .array/port v0x564fade51b80, 116;
v0x564fade51b80_117 .array/port v0x564fade51b80, 117;
v0x564fade51b80_118 .array/port v0x564fade51b80, 118;
E_0x564fade51040/29 .event anyedge, v0x564fade51b80_115, v0x564fade51b80_116, v0x564fade51b80_117, v0x564fade51b80_118;
v0x564fade51b80_119 .array/port v0x564fade51b80, 119;
v0x564fade51b80_120 .array/port v0x564fade51b80, 120;
v0x564fade51b80_121 .array/port v0x564fade51b80, 121;
v0x564fade51b80_122 .array/port v0x564fade51b80, 122;
E_0x564fade51040/30 .event anyedge, v0x564fade51b80_119, v0x564fade51b80_120, v0x564fade51b80_121, v0x564fade51b80_122;
v0x564fade51b80_123 .array/port v0x564fade51b80, 123;
v0x564fade51b80_124 .array/port v0x564fade51b80, 124;
v0x564fade51b80_125 .array/port v0x564fade51b80, 125;
v0x564fade51b80_126 .array/port v0x564fade51b80, 126;
E_0x564fade51040/31 .event anyedge, v0x564fade51b80_123, v0x564fade51b80_124, v0x564fade51b80_125, v0x564fade51b80_126;
v0x564fade51b80_127 .array/port v0x564fade51b80, 127;
v0x564fade51b80_128 .array/port v0x564fade51b80, 128;
v0x564fade51b80_129 .array/port v0x564fade51b80, 129;
v0x564fade51b80_130 .array/port v0x564fade51b80, 130;
E_0x564fade51040/32 .event anyedge, v0x564fade51b80_127, v0x564fade51b80_128, v0x564fade51b80_129, v0x564fade51b80_130;
v0x564fade51b80_131 .array/port v0x564fade51b80, 131;
v0x564fade51b80_132 .array/port v0x564fade51b80, 132;
v0x564fade51b80_133 .array/port v0x564fade51b80, 133;
v0x564fade51b80_134 .array/port v0x564fade51b80, 134;
E_0x564fade51040/33 .event anyedge, v0x564fade51b80_131, v0x564fade51b80_132, v0x564fade51b80_133, v0x564fade51b80_134;
v0x564fade51b80_135 .array/port v0x564fade51b80, 135;
v0x564fade51b80_136 .array/port v0x564fade51b80, 136;
v0x564fade51b80_137 .array/port v0x564fade51b80, 137;
v0x564fade51b80_138 .array/port v0x564fade51b80, 138;
E_0x564fade51040/34 .event anyedge, v0x564fade51b80_135, v0x564fade51b80_136, v0x564fade51b80_137, v0x564fade51b80_138;
v0x564fade51b80_139 .array/port v0x564fade51b80, 139;
v0x564fade51b80_140 .array/port v0x564fade51b80, 140;
v0x564fade51b80_141 .array/port v0x564fade51b80, 141;
v0x564fade51b80_142 .array/port v0x564fade51b80, 142;
E_0x564fade51040/35 .event anyedge, v0x564fade51b80_139, v0x564fade51b80_140, v0x564fade51b80_141, v0x564fade51b80_142;
v0x564fade51b80_143 .array/port v0x564fade51b80, 143;
v0x564fade51b80_144 .array/port v0x564fade51b80, 144;
v0x564fade51b80_145 .array/port v0x564fade51b80, 145;
v0x564fade51b80_146 .array/port v0x564fade51b80, 146;
E_0x564fade51040/36 .event anyedge, v0x564fade51b80_143, v0x564fade51b80_144, v0x564fade51b80_145, v0x564fade51b80_146;
v0x564fade51b80_147 .array/port v0x564fade51b80, 147;
v0x564fade51b80_148 .array/port v0x564fade51b80, 148;
v0x564fade51b80_149 .array/port v0x564fade51b80, 149;
v0x564fade51b80_150 .array/port v0x564fade51b80, 150;
E_0x564fade51040/37 .event anyedge, v0x564fade51b80_147, v0x564fade51b80_148, v0x564fade51b80_149, v0x564fade51b80_150;
v0x564fade51b80_151 .array/port v0x564fade51b80, 151;
v0x564fade51b80_152 .array/port v0x564fade51b80, 152;
v0x564fade51b80_153 .array/port v0x564fade51b80, 153;
v0x564fade51b80_154 .array/port v0x564fade51b80, 154;
E_0x564fade51040/38 .event anyedge, v0x564fade51b80_151, v0x564fade51b80_152, v0x564fade51b80_153, v0x564fade51b80_154;
v0x564fade51b80_155 .array/port v0x564fade51b80, 155;
v0x564fade51b80_156 .array/port v0x564fade51b80, 156;
v0x564fade51b80_157 .array/port v0x564fade51b80, 157;
v0x564fade51b80_158 .array/port v0x564fade51b80, 158;
E_0x564fade51040/39 .event anyedge, v0x564fade51b80_155, v0x564fade51b80_156, v0x564fade51b80_157, v0x564fade51b80_158;
v0x564fade51b80_159 .array/port v0x564fade51b80, 159;
v0x564fade51b80_160 .array/port v0x564fade51b80, 160;
v0x564fade51b80_161 .array/port v0x564fade51b80, 161;
v0x564fade51b80_162 .array/port v0x564fade51b80, 162;
E_0x564fade51040/40 .event anyedge, v0x564fade51b80_159, v0x564fade51b80_160, v0x564fade51b80_161, v0x564fade51b80_162;
v0x564fade51b80_163 .array/port v0x564fade51b80, 163;
v0x564fade51b80_164 .array/port v0x564fade51b80, 164;
v0x564fade51b80_165 .array/port v0x564fade51b80, 165;
v0x564fade51b80_166 .array/port v0x564fade51b80, 166;
E_0x564fade51040/41 .event anyedge, v0x564fade51b80_163, v0x564fade51b80_164, v0x564fade51b80_165, v0x564fade51b80_166;
v0x564fade51b80_167 .array/port v0x564fade51b80, 167;
v0x564fade51b80_168 .array/port v0x564fade51b80, 168;
v0x564fade51b80_169 .array/port v0x564fade51b80, 169;
v0x564fade51b80_170 .array/port v0x564fade51b80, 170;
E_0x564fade51040/42 .event anyedge, v0x564fade51b80_167, v0x564fade51b80_168, v0x564fade51b80_169, v0x564fade51b80_170;
v0x564fade51b80_171 .array/port v0x564fade51b80, 171;
v0x564fade51b80_172 .array/port v0x564fade51b80, 172;
v0x564fade51b80_173 .array/port v0x564fade51b80, 173;
v0x564fade51b80_174 .array/port v0x564fade51b80, 174;
E_0x564fade51040/43 .event anyedge, v0x564fade51b80_171, v0x564fade51b80_172, v0x564fade51b80_173, v0x564fade51b80_174;
v0x564fade51b80_175 .array/port v0x564fade51b80, 175;
v0x564fade51b80_176 .array/port v0x564fade51b80, 176;
v0x564fade51b80_177 .array/port v0x564fade51b80, 177;
v0x564fade51b80_178 .array/port v0x564fade51b80, 178;
E_0x564fade51040/44 .event anyedge, v0x564fade51b80_175, v0x564fade51b80_176, v0x564fade51b80_177, v0x564fade51b80_178;
v0x564fade51b80_179 .array/port v0x564fade51b80, 179;
v0x564fade51b80_180 .array/port v0x564fade51b80, 180;
v0x564fade51b80_181 .array/port v0x564fade51b80, 181;
v0x564fade51b80_182 .array/port v0x564fade51b80, 182;
E_0x564fade51040/45 .event anyedge, v0x564fade51b80_179, v0x564fade51b80_180, v0x564fade51b80_181, v0x564fade51b80_182;
v0x564fade51b80_183 .array/port v0x564fade51b80, 183;
v0x564fade51b80_184 .array/port v0x564fade51b80, 184;
v0x564fade51b80_185 .array/port v0x564fade51b80, 185;
v0x564fade51b80_186 .array/port v0x564fade51b80, 186;
E_0x564fade51040/46 .event anyedge, v0x564fade51b80_183, v0x564fade51b80_184, v0x564fade51b80_185, v0x564fade51b80_186;
v0x564fade51b80_187 .array/port v0x564fade51b80, 187;
v0x564fade51b80_188 .array/port v0x564fade51b80, 188;
v0x564fade51b80_189 .array/port v0x564fade51b80, 189;
v0x564fade51b80_190 .array/port v0x564fade51b80, 190;
E_0x564fade51040/47 .event anyedge, v0x564fade51b80_187, v0x564fade51b80_188, v0x564fade51b80_189, v0x564fade51b80_190;
v0x564fade51b80_191 .array/port v0x564fade51b80, 191;
v0x564fade51b80_192 .array/port v0x564fade51b80, 192;
v0x564fade51b80_193 .array/port v0x564fade51b80, 193;
v0x564fade51b80_194 .array/port v0x564fade51b80, 194;
E_0x564fade51040/48 .event anyedge, v0x564fade51b80_191, v0x564fade51b80_192, v0x564fade51b80_193, v0x564fade51b80_194;
v0x564fade51b80_195 .array/port v0x564fade51b80, 195;
v0x564fade51b80_196 .array/port v0x564fade51b80, 196;
v0x564fade51b80_197 .array/port v0x564fade51b80, 197;
v0x564fade51b80_198 .array/port v0x564fade51b80, 198;
E_0x564fade51040/49 .event anyedge, v0x564fade51b80_195, v0x564fade51b80_196, v0x564fade51b80_197, v0x564fade51b80_198;
v0x564fade51b80_199 .array/port v0x564fade51b80, 199;
v0x564fade51b80_200 .array/port v0x564fade51b80, 200;
v0x564fade51b80_201 .array/port v0x564fade51b80, 201;
v0x564fade51b80_202 .array/port v0x564fade51b80, 202;
E_0x564fade51040/50 .event anyedge, v0x564fade51b80_199, v0x564fade51b80_200, v0x564fade51b80_201, v0x564fade51b80_202;
v0x564fade51b80_203 .array/port v0x564fade51b80, 203;
v0x564fade51b80_204 .array/port v0x564fade51b80, 204;
v0x564fade51b80_205 .array/port v0x564fade51b80, 205;
v0x564fade51b80_206 .array/port v0x564fade51b80, 206;
E_0x564fade51040/51 .event anyedge, v0x564fade51b80_203, v0x564fade51b80_204, v0x564fade51b80_205, v0x564fade51b80_206;
v0x564fade51b80_207 .array/port v0x564fade51b80, 207;
v0x564fade51b80_208 .array/port v0x564fade51b80, 208;
v0x564fade51b80_209 .array/port v0x564fade51b80, 209;
v0x564fade51b80_210 .array/port v0x564fade51b80, 210;
E_0x564fade51040/52 .event anyedge, v0x564fade51b80_207, v0x564fade51b80_208, v0x564fade51b80_209, v0x564fade51b80_210;
v0x564fade51b80_211 .array/port v0x564fade51b80, 211;
v0x564fade51b80_212 .array/port v0x564fade51b80, 212;
v0x564fade51b80_213 .array/port v0x564fade51b80, 213;
v0x564fade51b80_214 .array/port v0x564fade51b80, 214;
E_0x564fade51040/53 .event anyedge, v0x564fade51b80_211, v0x564fade51b80_212, v0x564fade51b80_213, v0x564fade51b80_214;
v0x564fade51b80_215 .array/port v0x564fade51b80, 215;
v0x564fade51b80_216 .array/port v0x564fade51b80, 216;
v0x564fade51b80_217 .array/port v0x564fade51b80, 217;
v0x564fade51b80_218 .array/port v0x564fade51b80, 218;
E_0x564fade51040/54 .event anyedge, v0x564fade51b80_215, v0x564fade51b80_216, v0x564fade51b80_217, v0x564fade51b80_218;
v0x564fade51b80_219 .array/port v0x564fade51b80, 219;
v0x564fade51b80_220 .array/port v0x564fade51b80, 220;
v0x564fade51b80_221 .array/port v0x564fade51b80, 221;
v0x564fade51b80_222 .array/port v0x564fade51b80, 222;
E_0x564fade51040/55 .event anyedge, v0x564fade51b80_219, v0x564fade51b80_220, v0x564fade51b80_221, v0x564fade51b80_222;
v0x564fade51b80_223 .array/port v0x564fade51b80, 223;
v0x564fade51b80_224 .array/port v0x564fade51b80, 224;
v0x564fade51b80_225 .array/port v0x564fade51b80, 225;
v0x564fade51b80_226 .array/port v0x564fade51b80, 226;
E_0x564fade51040/56 .event anyedge, v0x564fade51b80_223, v0x564fade51b80_224, v0x564fade51b80_225, v0x564fade51b80_226;
v0x564fade51b80_227 .array/port v0x564fade51b80, 227;
v0x564fade51b80_228 .array/port v0x564fade51b80, 228;
v0x564fade51b80_229 .array/port v0x564fade51b80, 229;
v0x564fade51b80_230 .array/port v0x564fade51b80, 230;
E_0x564fade51040/57 .event anyedge, v0x564fade51b80_227, v0x564fade51b80_228, v0x564fade51b80_229, v0x564fade51b80_230;
v0x564fade51b80_231 .array/port v0x564fade51b80, 231;
v0x564fade51b80_232 .array/port v0x564fade51b80, 232;
v0x564fade51b80_233 .array/port v0x564fade51b80, 233;
v0x564fade51b80_234 .array/port v0x564fade51b80, 234;
E_0x564fade51040/58 .event anyedge, v0x564fade51b80_231, v0x564fade51b80_232, v0x564fade51b80_233, v0x564fade51b80_234;
v0x564fade51b80_235 .array/port v0x564fade51b80, 235;
v0x564fade51b80_236 .array/port v0x564fade51b80, 236;
v0x564fade51b80_237 .array/port v0x564fade51b80, 237;
v0x564fade51b80_238 .array/port v0x564fade51b80, 238;
E_0x564fade51040/59 .event anyedge, v0x564fade51b80_235, v0x564fade51b80_236, v0x564fade51b80_237, v0x564fade51b80_238;
v0x564fade51b80_239 .array/port v0x564fade51b80, 239;
v0x564fade51b80_240 .array/port v0x564fade51b80, 240;
v0x564fade51b80_241 .array/port v0x564fade51b80, 241;
v0x564fade51b80_242 .array/port v0x564fade51b80, 242;
E_0x564fade51040/60 .event anyedge, v0x564fade51b80_239, v0x564fade51b80_240, v0x564fade51b80_241, v0x564fade51b80_242;
v0x564fade51b80_243 .array/port v0x564fade51b80, 243;
v0x564fade51b80_244 .array/port v0x564fade51b80, 244;
v0x564fade51b80_245 .array/port v0x564fade51b80, 245;
v0x564fade51b80_246 .array/port v0x564fade51b80, 246;
E_0x564fade51040/61 .event anyedge, v0x564fade51b80_243, v0x564fade51b80_244, v0x564fade51b80_245, v0x564fade51b80_246;
v0x564fade51b80_247 .array/port v0x564fade51b80, 247;
v0x564fade51b80_248 .array/port v0x564fade51b80, 248;
v0x564fade51b80_249 .array/port v0x564fade51b80, 249;
v0x564fade51b80_250 .array/port v0x564fade51b80, 250;
E_0x564fade51040/62 .event anyedge, v0x564fade51b80_247, v0x564fade51b80_248, v0x564fade51b80_249, v0x564fade51b80_250;
v0x564fade51b80_251 .array/port v0x564fade51b80, 251;
v0x564fade51b80_252 .array/port v0x564fade51b80, 252;
v0x564fade51b80_253 .array/port v0x564fade51b80, 253;
v0x564fade51b80_254 .array/port v0x564fade51b80, 254;
E_0x564fade51040/63 .event anyedge, v0x564fade51b80_251, v0x564fade51b80_252, v0x564fade51b80_253, v0x564fade51b80_254;
v0x564fade51b80_255 .array/port v0x564fade51b80, 255;
E_0x564fade51040/64 .event anyedge, v0x564fade51b80_255;
E_0x564fade51040 .event/or E_0x564fade51040/0, E_0x564fade51040/1, E_0x564fade51040/2, E_0x564fade51040/3, E_0x564fade51040/4, E_0x564fade51040/5, E_0x564fade51040/6, E_0x564fade51040/7, E_0x564fade51040/8, E_0x564fade51040/9, E_0x564fade51040/10, E_0x564fade51040/11, E_0x564fade51040/12, E_0x564fade51040/13, E_0x564fade51040/14, E_0x564fade51040/15, E_0x564fade51040/16, E_0x564fade51040/17, E_0x564fade51040/18, E_0x564fade51040/19, E_0x564fade51040/20, E_0x564fade51040/21, E_0x564fade51040/22, E_0x564fade51040/23, E_0x564fade51040/24, E_0x564fade51040/25, E_0x564fade51040/26, E_0x564fade51040/27, E_0x564fade51040/28, E_0x564fade51040/29, E_0x564fade51040/30, E_0x564fade51040/31, E_0x564fade51040/32, E_0x564fade51040/33, E_0x564fade51040/34, E_0x564fade51040/35, E_0x564fade51040/36, E_0x564fade51040/37, E_0x564fade51040/38, E_0x564fade51040/39, E_0x564fade51040/40, E_0x564fade51040/41, E_0x564fade51040/42, E_0x564fade51040/43, E_0x564fade51040/44, E_0x564fade51040/45, E_0x564fade51040/46, E_0x564fade51040/47, E_0x564fade51040/48, E_0x564fade51040/49, E_0x564fade51040/50, E_0x564fade51040/51, E_0x564fade51040/52, E_0x564fade51040/53, E_0x564fade51040/54, E_0x564fade51040/55, E_0x564fade51040/56, E_0x564fade51040/57, E_0x564fade51040/58, E_0x564fade51040/59, E_0x564fade51040/60, E_0x564fade51040/61, E_0x564fade51040/62, E_0x564fade51040/63, E_0x564fade51040/64;
S_0x564fade54490 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x564fadda3410 .functor AND 1, v0x564fade48ce0_0, v0x564fade54b10_0, C4<1>, C4<1>;
L_0x564fade96a70 .functor OR 1, v0x564fade48e90_0, L_0x564fadda3410, C4<0>, C4<0>;
L_0x564fade96da0 .functor BUFZ 1, L_0x564fade96a70, C4<0>, C4<0>, C4<0>;
v0x564fade560b0_0 .net *"_ivl_2", 0 0, L_0x564fadda3410;  1 drivers
v0x564fade561b0_0 .net "branch", 0 0, v0x564fade48ce0_0;  alias, 1 drivers
v0x564fade56270_0 .net "branch_taken", 0 0, v0x564fade54b10_0;  1 drivers
v0x564fade56370_0 .net "branch_target", 31 0, L_0x564fade9a7e0;  alias, 1 drivers
v0x564fade56410_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade564b0_0 .net "flush", 0 0, L_0x564fade96da0;  alias, 1 drivers
v0x564fade56550_0 .net "id_opcode", 3 0, L_0x564fade96ec0;  1 drivers
v0x564fade56620_0 .net "id_pc", 31 0, v0x564fade50b70_0;  alias, 1 drivers
v0x564fade56710_0 .net "jump", 0 0, v0x564fade48e90_0;  alias, 1 drivers
v0x564fade56840_0 .net "next_pc", 31 0, L_0x564fade96ba0;  alias, 1 drivers
v0x564fade568e0_0 .net "pc_mux_sel", 0 0, L_0x564fade96a70;  1 drivers
v0x564fade56980_0 .net "pc_out", 31 0, v0x564fade55e20_0;  alias, 1 drivers
v0x564fade56ab0_0 .net "pc_plus_one", 31 0, L_0x564fade868e0;  1 drivers
v0x564fade56b50_0 .net "prev_neg_flag", 0 0, v0x564fade45730_0;  alias, 1 drivers
v0x564fade56c40_0 .net "prev_zero_flag", 0 0, v0x564fade45b50_0;  alias, 1 drivers
v0x564fade56d30_0 .net "rst", 0 0, o0x7f0277ed9a98;  alias, 0 drivers
S_0x564fade547a0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x564fade54490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x564fade50f90 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x564fade50fd0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x564fade54b10_0 .var "branch_taken", 0 0;
v0x564fade54bf0_0 .net "neg_flag", 0 0, v0x564fade45730_0;  alias, 1 drivers
v0x564fade54ce0_0 .net "opcode", 3 0, L_0x564fade96ec0;  alias, 1 drivers
v0x564fade54db0_0 .net "zero_flag", 0 0, v0x564fade45b50_0;  alias, 1 drivers
E_0x564fade54ab0 .event anyedge, v0x564fade54ce0_0, v0x564fade45b50_0, v0x564fade45730_0;
S_0x564fade54ef0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x564fade54490;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x564fade55140_0 .net "a", 31 0, v0x564fade55e20_0;  alias, 1 drivers
L_0x7f0277bb7018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564fade55270_0 .net "b", 31 0, L_0x7f0277bb7018;  1 drivers
v0x564fade55350_0 .net "out", 31 0, L_0x564fade868e0;  alias, 1 drivers
L_0x564fade868e0 .arith/sum 32, v0x564fade55e20_0, L_0x7f0277bb7018;
S_0x564fade55490 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x564fade54490;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x564fade556a0_0 .net "in0", 31 0, L_0x564fade868e0;  alias, 1 drivers
v0x564fade55770_0 .net "in1", 31 0, L_0x564fade9a7e0;  alias, 1 drivers
v0x564fade55860_0 .net "out", 31 0, L_0x564fade96ba0;  alias, 1 drivers
v0x564fade55920_0 .net "sel", 0 0, L_0x564fade96a70;  alias, 1 drivers
L_0x564fade96ba0 .functor MUXZ 32, L_0x564fade868e0, L_0x564fade9a7e0, L_0x564fade96a70, C4<>;
S_0x564fade55a90 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x564fade54490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x564fade55c70_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade55d30_0 .net "pc_in", 31 0, L_0x564fade96ba0;  alias, 1 drivers
v0x564fade55e20_0 .var "pc_out", 31 0;
v0x564fade55ef0_0 .net "rst", 0 0, o0x7f0277ed9a98;  alias, 0 drivers
S_0x564fade56f80 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x564fade9a880 .functor BUFZ 32, v0x564fade454b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564fade9a8f0 .functor BUFZ 6, v0x564fade458d0_0, C4<000000>, C4<000000>, C4<000000>;
o0x7f0277ee35a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x564fade9a960 .functor BUFZ 6, o0x7f0277ee35a8, C4<000000>, C4<000000>, C4<000000>;
o0x7f0277ee3578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x564fade9a9d0 .functor BUFZ 4, o0x7f0277ee3578, C4<0000>, C4<0000>, C4<0000>;
L_0x564fade9aaa0 .functor BUFZ 1, v0x564fade45b50_0, C4<0>, C4<0>, C4<0>;
L_0x564fade9ab60 .functor BUFZ 1, v0x564fade45730_0, C4<0>, C4<0>, C4<0>;
L_0x564fade9ac20 .functor BUFZ 1, v0x564fade459b0_0, C4<0>, C4<0>, C4<0>;
L_0x564fade9ac90 .functor BUFZ 1, v0x564fade45670_0, C4<0>, C4<0>, C4<0>;
v0x564fade5aed0_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade5b0a0_0 .net "ex_alu_result", 31 0, v0x564fade454b0_0;  alias, 1 drivers
v0x564fade5b160_0 .net "ex_mem_to_reg", 0 0, v0x564fade45670_0;  alias, 1 drivers
v0x564fade5b200_0 .net "ex_mem_write", 0 0, v0x564fade48ff0_0;  alias, 1 drivers
v0x564fade5b2a0_0 .net "ex_neg_flag", 0 0, v0x564fade45730_0;  alias, 1 drivers
v0x564fade5b390_0 .net "ex_opcode", 3 0, o0x7f0277ee3578;  0 drivers
v0x564fade5b430_0 .net "ex_rd", 5 0, v0x564fade458d0_0;  alias, 1 drivers
v0x564fade5b540_0 .net "ex_reg_write", 0 0, v0x564fade459b0_0;  alias, 1 drivers
v0x564fade5b630_0 .net "ex_rt", 5 0, o0x7f0277ee35a8;  0 drivers
v0x564fade5b710_0 .net "ex_write_data", 31 0, v0x564fade45590_0;  alias, 1 drivers
v0x564fade5b7d0_0 .net "ex_zero_flag", 0 0, v0x564fade45b50_0;  alias, 1 drivers
v0x564fade5b870_0 .net "mem_alu_result", 31 0, L_0x564fade9a880;  alias, 1 drivers
v0x564fade5b930_0 .net "mem_mem_to_reg", 0 0, L_0x564fade9ac90;  alias, 1 drivers
v0x564fade5b9d0_0 .net "mem_neg_flag", 0 0, L_0x564fade9ab60;  alias, 1 drivers
v0x564fade5ba90_0 .net "mem_opcode", 3 0, L_0x564fade9a9d0;  1 drivers
v0x564fade5bb70_0 .net "mem_rd", 5 0, L_0x564fade9a8f0;  alias, 1 drivers
v0x564fade5bc30_0 .net "mem_read_data", 31 0, v0x564fade5acb0_0;  alias, 1 drivers
v0x564fade5bde0_0 .net "mem_reg_write", 0 0, L_0x564fade9ac20;  alias, 1 drivers
v0x564fade5be80_0 .net "mem_rt", 5 0, L_0x564fade9a960;  1 drivers
v0x564fade5bf20_0 .net "mem_zero_flag", 0 0, L_0x564fade9aaa0;  alias, 1 drivers
S_0x564fade573e0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x564fade56f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x564fade57590 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x564fade58010_0 .net "address", 31 0, v0x564fade454b0_0;  alias, 1 drivers
v0x564fade58140_0 .net "clk", 0 0, o0x7f0277ed9948;  alias, 0 drivers
v0x564fade58200_0 .var/i "i", 31 0;
v0x564fade582a0 .array "mem", 255 0, 31 0;
v0x564fade5ab70_0 .net "mem_write", 0 0, v0x564fade48ff0_0;  alias, 1 drivers
v0x564fade5acb0_0 .var "read_data", 31 0;
v0x564fade5ad90_0 .net "write_data", 31 0, v0x564fade45590_0;  alias, 1 drivers
E_0x564fade57740 .event posedge, v0x564fade440a0_0, v0x564fade44b90_0;
v0x564fade582a0_0 .array/port v0x564fade582a0, 0;
v0x564fade582a0_1 .array/port v0x564fade582a0, 1;
v0x564fade582a0_2 .array/port v0x564fade582a0, 2;
E_0x564fade577c0/0 .event anyedge, v0x564fade454b0_0, v0x564fade582a0_0, v0x564fade582a0_1, v0x564fade582a0_2;
v0x564fade582a0_3 .array/port v0x564fade582a0, 3;
v0x564fade582a0_4 .array/port v0x564fade582a0, 4;
v0x564fade582a0_5 .array/port v0x564fade582a0, 5;
v0x564fade582a0_6 .array/port v0x564fade582a0, 6;
E_0x564fade577c0/1 .event anyedge, v0x564fade582a0_3, v0x564fade582a0_4, v0x564fade582a0_5, v0x564fade582a0_6;
v0x564fade582a0_7 .array/port v0x564fade582a0, 7;
v0x564fade582a0_8 .array/port v0x564fade582a0, 8;
v0x564fade582a0_9 .array/port v0x564fade582a0, 9;
v0x564fade582a0_10 .array/port v0x564fade582a0, 10;
E_0x564fade577c0/2 .event anyedge, v0x564fade582a0_7, v0x564fade582a0_8, v0x564fade582a0_9, v0x564fade582a0_10;
v0x564fade582a0_11 .array/port v0x564fade582a0, 11;
v0x564fade582a0_12 .array/port v0x564fade582a0, 12;
v0x564fade582a0_13 .array/port v0x564fade582a0, 13;
v0x564fade582a0_14 .array/port v0x564fade582a0, 14;
E_0x564fade577c0/3 .event anyedge, v0x564fade582a0_11, v0x564fade582a0_12, v0x564fade582a0_13, v0x564fade582a0_14;
v0x564fade582a0_15 .array/port v0x564fade582a0, 15;
v0x564fade582a0_16 .array/port v0x564fade582a0, 16;
v0x564fade582a0_17 .array/port v0x564fade582a0, 17;
v0x564fade582a0_18 .array/port v0x564fade582a0, 18;
E_0x564fade577c0/4 .event anyedge, v0x564fade582a0_15, v0x564fade582a0_16, v0x564fade582a0_17, v0x564fade582a0_18;
v0x564fade582a0_19 .array/port v0x564fade582a0, 19;
v0x564fade582a0_20 .array/port v0x564fade582a0, 20;
v0x564fade582a0_21 .array/port v0x564fade582a0, 21;
v0x564fade582a0_22 .array/port v0x564fade582a0, 22;
E_0x564fade577c0/5 .event anyedge, v0x564fade582a0_19, v0x564fade582a0_20, v0x564fade582a0_21, v0x564fade582a0_22;
v0x564fade582a0_23 .array/port v0x564fade582a0, 23;
v0x564fade582a0_24 .array/port v0x564fade582a0, 24;
v0x564fade582a0_25 .array/port v0x564fade582a0, 25;
v0x564fade582a0_26 .array/port v0x564fade582a0, 26;
E_0x564fade577c0/6 .event anyedge, v0x564fade582a0_23, v0x564fade582a0_24, v0x564fade582a0_25, v0x564fade582a0_26;
v0x564fade582a0_27 .array/port v0x564fade582a0, 27;
v0x564fade582a0_28 .array/port v0x564fade582a0, 28;
v0x564fade582a0_29 .array/port v0x564fade582a0, 29;
v0x564fade582a0_30 .array/port v0x564fade582a0, 30;
E_0x564fade577c0/7 .event anyedge, v0x564fade582a0_27, v0x564fade582a0_28, v0x564fade582a0_29, v0x564fade582a0_30;
v0x564fade582a0_31 .array/port v0x564fade582a0, 31;
v0x564fade582a0_32 .array/port v0x564fade582a0, 32;
v0x564fade582a0_33 .array/port v0x564fade582a0, 33;
v0x564fade582a0_34 .array/port v0x564fade582a0, 34;
E_0x564fade577c0/8 .event anyedge, v0x564fade582a0_31, v0x564fade582a0_32, v0x564fade582a0_33, v0x564fade582a0_34;
v0x564fade582a0_35 .array/port v0x564fade582a0, 35;
v0x564fade582a0_36 .array/port v0x564fade582a0, 36;
v0x564fade582a0_37 .array/port v0x564fade582a0, 37;
v0x564fade582a0_38 .array/port v0x564fade582a0, 38;
E_0x564fade577c0/9 .event anyedge, v0x564fade582a0_35, v0x564fade582a0_36, v0x564fade582a0_37, v0x564fade582a0_38;
v0x564fade582a0_39 .array/port v0x564fade582a0, 39;
v0x564fade582a0_40 .array/port v0x564fade582a0, 40;
v0x564fade582a0_41 .array/port v0x564fade582a0, 41;
v0x564fade582a0_42 .array/port v0x564fade582a0, 42;
E_0x564fade577c0/10 .event anyedge, v0x564fade582a0_39, v0x564fade582a0_40, v0x564fade582a0_41, v0x564fade582a0_42;
v0x564fade582a0_43 .array/port v0x564fade582a0, 43;
v0x564fade582a0_44 .array/port v0x564fade582a0, 44;
v0x564fade582a0_45 .array/port v0x564fade582a0, 45;
v0x564fade582a0_46 .array/port v0x564fade582a0, 46;
E_0x564fade577c0/11 .event anyedge, v0x564fade582a0_43, v0x564fade582a0_44, v0x564fade582a0_45, v0x564fade582a0_46;
v0x564fade582a0_47 .array/port v0x564fade582a0, 47;
v0x564fade582a0_48 .array/port v0x564fade582a0, 48;
v0x564fade582a0_49 .array/port v0x564fade582a0, 49;
v0x564fade582a0_50 .array/port v0x564fade582a0, 50;
E_0x564fade577c0/12 .event anyedge, v0x564fade582a0_47, v0x564fade582a0_48, v0x564fade582a0_49, v0x564fade582a0_50;
v0x564fade582a0_51 .array/port v0x564fade582a0, 51;
v0x564fade582a0_52 .array/port v0x564fade582a0, 52;
v0x564fade582a0_53 .array/port v0x564fade582a0, 53;
v0x564fade582a0_54 .array/port v0x564fade582a0, 54;
E_0x564fade577c0/13 .event anyedge, v0x564fade582a0_51, v0x564fade582a0_52, v0x564fade582a0_53, v0x564fade582a0_54;
v0x564fade582a0_55 .array/port v0x564fade582a0, 55;
v0x564fade582a0_56 .array/port v0x564fade582a0, 56;
v0x564fade582a0_57 .array/port v0x564fade582a0, 57;
v0x564fade582a0_58 .array/port v0x564fade582a0, 58;
E_0x564fade577c0/14 .event anyedge, v0x564fade582a0_55, v0x564fade582a0_56, v0x564fade582a0_57, v0x564fade582a0_58;
v0x564fade582a0_59 .array/port v0x564fade582a0, 59;
v0x564fade582a0_60 .array/port v0x564fade582a0, 60;
v0x564fade582a0_61 .array/port v0x564fade582a0, 61;
v0x564fade582a0_62 .array/port v0x564fade582a0, 62;
E_0x564fade577c0/15 .event anyedge, v0x564fade582a0_59, v0x564fade582a0_60, v0x564fade582a0_61, v0x564fade582a0_62;
v0x564fade582a0_63 .array/port v0x564fade582a0, 63;
v0x564fade582a0_64 .array/port v0x564fade582a0, 64;
v0x564fade582a0_65 .array/port v0x564fade582a0, 65;
v0x564fade582a0_66 .array/port v0x564fade582a0, 66;
E_0x564fade577c0/16 .event anyedge, v0x564fade582a0_63, v0x564fade582a0_64, v0x564fade582a0_65, v0x564fade582a0_66;
v0x564fade582a0_67 .array/port v0x564fade582a0, 67;
v0x564fade582a0_68 .array/port v0x564fade582a0, 68;
v0x564fade582a0_69 .array/port v0x564fade582a0, 69;
v0x564fade582a0_70 .array/port v0x564fade582a0, 70;
E_0x564fade577c0/17 .event anyedge, v0x564fade582a0_67, v0x564fade582a0_68, v0x564fade582a0_69, v0x564fade582a0_70;
v0x564fade582a0_71 .array/port v0x564fade582a0, 71;
v0x564fade582a0_72 .array/port v0x564fade582a0, 72;
v0x564fade582a0_73 .array/port v0x564fade582a0, 73;
v0x564fade582a0_74 .array/port v0x564fade582a0, 74;
E_0x564fade577c0/18 .event anyedge, v0x564fade582a0_71, v0x564fade582a0_72, v0x564fade582a0_73, v0x564fade582a0_74;
v0x564fade582a0_75 .array/port v0x564fade582a0, 75;
v0x564fade582a0_76 .array/port v0x564fade582a0, 76;
v0x564fade582a0_77 .array/port v0x564fade582a0, 77;
v0x564fade582a0_78 .array/port v0x564fade582a0, 78;
E_0x564fade577c0/19 .event anyedge, v0x564fade582a0_75, v0x564fade582a0_76, v0x564fade582a0_77, v0x564fade582a0_78;
v0x564fade582a0_79 .array/port v0x564fade582a0, 79;
v0x564fade582a0_80 .array/port v0x564fade582a0, 80;
v0x564fade582a0_81 .array/port v0x564fade582a0, 81;
v0x564fade582a0_82 .array/port v0x564fade582a0, 82;
E_0x564fade577c0/20 .event anyedge, v0x564fade582a0_79, v0x564fade582a0_80, v0x564fade582a0_81, v0x564fade582a0_82;
v0x564fade582a0_83 .array/port v0x564fade582a0, 83;
v0x564fade582a0_84 .array/port v0x564fade582a0, 84;
v0x564fade582a0_85 .array/port v0x564fade582a0, 85;
v0x564fade582a0_86 .array/port v0x564fade582a0, 86;
E_0x564fade577c0/21 .event anyedge, v0x564fade582a0_83, v0x564fade582a0_84, v0x564fade582a0_85, v0x564fade582a0_86;
v0x564fade582a0_87 .array/port v0x564fade582a0, 87;
v0x564fade582a0_88 .array/port v0x564fade582a0, 88;
v0x564fade582a0_89 .array/port v0x564fade582a0, 89;
v0x564fade582a0_90 .array/port v0x564fade582a0, 90;
E_0x564fade577c0/22 .event anyedge, v0x564fade582a0_87, v0x564fade582a0_88, v0x564fade582a0_89, v0x564fade582a0_90;
v0x564fade582a0_91 .array/port v0x564fade582a0, 91;
v0x564fade582a0_92 .array/port v0x564fade582a0, 92;
v0x564fade582a0_93 .array/port v0x564fade582a0, 93;
v0x564fade582a0_94 .array/port v0x564fade582a0, 94;
E_0x564fade577c0/23 .event anyedge, v0x564fade582a0_91, v0x564fade582a0_92, v0x564fade582a0_93, v0x564fade582a0_94;
v0x564fade582a0_95 .array/port v0x564fade582a0, 95;
v0x564fade582a0_96 .array/port v0x564fade582a0, 96;
v0x564fade582a0_97 .array/port v0x564fade582a0, 97;
v0x564fade582a0_98 .array/port v0x564fade582a0, 98;
E_0x564fade577c0/24 .event anyedge, v0x564fade582a0_95, v0x564fade582a0_96, v0x564fade582a0_97, v0x564fade582a0_98;
v0x564fade582a0_99 .array/port v0x564fade582a0, 99;
v0x564fade582a0_100 .array/port v0x564fade582a0, 100;
v0x564fade582a0_101 .array/port v0x564fade582a0, 101;
v0x564fade582a0_102 .array/port v0x564fade582a0, 102;
E_0x564fade577c0/25 .event anyedge, v0x564fade582a0_99, v0x564fade582a0_100, v0x564fade582a0_101, v0x564fade582a0_102;
v0x564fade582a0_103 .array/port v0x564fade582a0, 103;
v0x564fade582a0_104 .array/port v0x564fade582a0, 104;
v0x564fade582a0_105 .array/port v0x564fade582a0, 105;
v0x564fade582a0_106 .array/port v0x564fade582a0, 106;
E_0x564fade577c0/26 .event anyedge, v0x564fade582a0_103, v0x564fade582a0_104, v0x564fade582a0_105, v0x564fade582a0_106;
v0x564fade582a0_107 .array/port v0x564fade582a0, 107;
v0x564fade582a0_108 .array/port v0x564fade582a0, 108;
v0x564fade582a0_109 .array/port v0x564fade582a0, 109;
v0x564fade582a0_110 .array/port v0x564fade582a0, 110;
E_0x564fade577c0/27 .event anyedge, v0x564fade582a0_107, v0x564fade582a0_108, v0x564fade582a0_109, v0x564fade582a0_110;
v0x564fade582a0_111 .array/port v0x564fade582a0, 111;
v0x564fade582a0_112 .array/port v0x564fade582a0, 112;
v0x564fade582a0_113 .array/port v0x564fade582a0, 113;
v0x564fade582a0_114 .array/port v0x564fade582a0, 114;
E_0x564fade577c0/28 .event anyedge, v0x564fade582a0_111, v0x564fade582a0_112, v0x564fade582a0_113, v0x564fade582a0_114;
v0x564fade582a0_115 .array/port v0x564fade582a0, 115;
v0x564fade582a0_116 .array/port v0x564fade582a0, 116;
v0x564fade582a0_117 .array/port v0x564fade582a0, 117;
v0x564fade582a0_118 .array/port v0x564fade582a0, 118;
E_0x564fade577c0/29 .event anyedge, v0x564fade582a0_115, v0x564fade582a0_116, v0x564fade582a0_117, v0x564fade582a0_118;
v0x564fade582a0_119 .array/port v0x564fade582a0, 119;
v0x564fade582a0_120 .array/port v0x564fade582a0, 120;
v0x564fade582a0_121 .array/port v0x564fade582a0, 121;
v0x564fade582a0_122 .array/port v0x564fade582a0, 122;
E_0x564fade577c0/30 .event anyedge, v0x564fade582a0_119, v0x564fade582a0_120, v0x564fade582a0_121, v0x564fade582a0_122;
v0x564fade582a0_123 .array/port v0x564fade582a0, 123;
v0x564fade582a0_124 .array/port v0x564fade582a0, 124;
v0x564fade582a0_125 .array/port v0x564fade582a0, 125;
v0x564fade582a0_126 .array/port v0x564fade582a0, 126;
E_0x564fade577c0/31 .event anyedge, v0x564fade582a0_123, v0x564fade582a0_124, v0x564fade582a0_125, v0x564fade582a0_126;
v0x564fade582a0_127 .array/port v0x564fade582a0, 127;
v0x564fade582a0_128 .array/port v0x564fade582a0, 128;
v0x564fade582a0_129 .array/port v0x564fade582a0, 129;
v0x564fade582a0_130 .array/port v0x564fade582a0, 130;
E_0x564fade577c0/32 .event anyedge, v0x564fade582a0_127, v0x564fade582a0_128, v0x564fade582a0_129, v0x564fade582a0_130;
v0x564fade582a0_131 .array/port v0x564fade582a0, 131;
v0x564fade582a0_132 .array/port v0x564fade582a0, 132;
v0x564fade582a0_133 .array/port v0x564fade582a0, 133;
v0x564fade582a0_134 .array/port v0x564fade582a0, 134;
E_0x564fade577c0/33 .event anyedge, v0x564fade582a0_131, v0x564fade582a0_132, v0x564fade582a0_133, v0x564fade582a0_134;
v0x564fade582a0_135 .array/port v0x564fade582a0, 135;
v0x564fade582a0_136 .array/port v0x564fade582a0, 136;
v0x564fade582a0_137 .array/port v0x564fade582a0, 137;
v0x564fade582a0_138 .array/port v0x564fade582a0, 138;
E_0x564fade577c0/34 .event anyedge, v0x564fade582a0_135, v0x564fade582a0_136, v0x564fade582a0_137, v0x564fade582a0_138;
v0x564fade582a0_139 .array/port v0x564fade582a0, 139;
v0x564fade582a0_140 .array/port v0x564fade582a0, 140;
v0x564fade582a0_141 .array/port v0x564fade582a0, 141;
v0x564fade582a0_142 .array/port v0x564fade582a0, 142;
E_0x564fade577c0/35 .event anyedge, v0x564fade582a0_139, v0x564fade582a0_140, v0x564fade582a0_141, v0x564fade582a0_142;
v0x564fade582a0_143 .array/port v0x564fade582a0, 143;
v0x564fade582a0_144 .array/port v0x564fade582a0, 144;
v0x564fade582a0_145 .array/port v0x564fade582a0, 145;
v0x564fade582a0_146 .array/port v0x564fade582a0, 146;
E_0x564fade577c0/36 .event anyedge, v0x564fade582a0_143, v0x564fade582a0_144, v0x564fade582a0_145, v0x564fade582a0_146;
v0x564fade582a0_147 .array/port v0x564fade582a0, 147;
v0x564fade582a0_148 .array/port v0x564fade582a0, 148;
v0x564fade582a0_149 .array/port v0x564fade582a0, 149;
v0x564fade582a0_150 .array/port v0x564fade582a0, 150;
E_0x564fade577c0/37 .event anyedge, v0x564fade582a0_147, v0x564fade582a0_148, v0x564fade582a0_149, v0x564fade582a0_150;
v0x564fade582a0_151 .array/port v0x564fade582a0, 151;
v0x564fade582a0_152 .array/port v0x564fade582a0, 152;
v0x564fade582a0_153 .array/port v0x564fade582a0, 153;
v0x564fade582a0_154 .array/port v0x564fade582a0, 154;
E_0x564fade577c0/38 .event anyedge, v0x564fade582a0_151, v0x564fade582a0_152, v0x564fade582a0_153, v0x564fade582a0_154;
v0x564fade582a0_155 .array/port v0x564fade582a0, 155;
v0x564fade582a0_156 .array/port v0x564fade582a0, 156;
v0x564fade582a0_157 .array/port v0x564fade582a0, 157;
v0x564fade582a0_158 .array/port v0x564fade582a0, 158;
E_0x564fade577c0/39 .event anyedge, v0x564fade582a0_155, v0x564fade582a0_156, v0x564fade582a0_157, v0x564fade582a0_158;
v0x564fade582a0_159 .array/port v0x564fade582a0, 159;
v0x564fade582a0_160 .array/port v0x564fade582a0, 160;
v0x564fade582a0_161 .array/port v0x564fade582a0, 161;
v0x564fade582a0_162 .array/port v0x564fade582a0, 162;
E_0x564fade577c0/40 .event anyedge, v0x564fade582a0_159, v0x564fade582a0_160, v0x564fade582a0_161, v0x564fade582a0_162;
v0x564fade582a0_163 .array/port v0x564fade582a0, 163;
v0x564fade582a0_164 .array/port v0x564fade582a0, 164;
v0x564fade582a0_165 .array/port v0x564fade582a0, 165;
v0x564fade582a0_166 .array/port v0x564fade582a0, 166;
E_0x564fade577c0/41 .event anyedge, v0x564fade582a0_163, v0x564fade582a0_164, v0x564fade582a0_165, v0x564fade582a0_166;
v0x564fade582a0_167 .array/port v0x564fade582a0, 167;
v0x564fade582a0_168 .array/port v0x564fade582a0, 168;
v0x564fade582a0_169 .array/port v0x564fade582a0, 169;
v0x564fade582a0_170 .array/port v0x564fade582a0, 170;
E_0x564fade577c0/42 .event anyedge, v0x564fade582a0_167, v0x564fade582a0_168, v0x564fade582a0_169, v0x564fade582a0_170;
v0x564fade582a0_171 .array/port v0x564fade582a0, 171;
v0x564fade582a0_172 .array/port v0x564fade582a0, 172;
v0x564fade582a0_173 .array/port v0x564fade582a0, 173;
v0x564fade582a0_174 .array/port v0x564fade582a0, 174;
E_0x564fade577c0/43 .event anyedge, v0x564fade582a0_171, v0x564fade582a0_172, v0x564fade582a0_173, v0x564fade582a0_174;
v0x564fade582a0_175 .array/port v0x564fade582a0, 175;
v0x564fade582a0_176 .array/port v0x564fade582a0, 176;
v0x564fade582a0_177 .array/port v0x564fade582a0, 177;
v0x564fade582a0_178 .array/port v0x564fade582a0, 178;
E_0x564fade577c0/44 .event anyedge, v0x564fade582a0_175, v0x564fade582a0_176, v0x564fade582a0_177, v0x564fade582a0_178;
v0x564fade582a0_179 .array/port v0x564fade582a0, 179;
v0x564fade582a0_180 .array/port v0x564fade582a0, 180;
v0x564fade582a0_181 .array/port v0x564fade582a0, 181;
v0x564fade582a0_182 .array/port v0x564fade582a0, 182;
E_0x564fade577c0/45 .event anyedge, v0x564fade582a0_179, v0x564fade582a0_180, v0x564fade582a0_181, v0x564fade582a0_182;
v0x564fade582a0_183 .array/port v0x564fade582a0, 183;
v0x564fade582a0_184 .array/port v0x564fade582a0, 184;
v0x564fade582a0_185 .array/port v0x564fade582a0, 185;
v0x564fade582a0_186 .array/port v0x564fade582a0, 186;
E_0x564fade577c0/46 .event anyedge, v0x564fade582a0_183, v0x564fade582a0_184, v0x564fade582a0_185, v0x564fade582a0_186;
v0x564fade582a0_187 .array/port v0x564fade582a0, 187;
v0x564fade582a0_188 .array/port v0x564fade582a0, 188;
v0x564fade582a0_189 .array/port v0x564fade582a0, 189;
v0x564fade582a0_190 .array/port v0x564fade582a0, 190;
E_0x564fade577c0/47 .event anyedge, v0x564fade582a0_187, v0x564fade582a0_188, v0x564fade582a0_189, v0x564fade582a0_190;
v0x564fade582a0_191 .array/port v0x564fade582a0, 191;
v0x564fade582a0_192 .array/port v0x564fade582a0, 192;
v0x564fade582a0_193 .array/port v0x564fade582a0, 193;
v0x564fade582a0_194 .array/port v0x564fade582a0, 194;
E_0x564fade577c0/48 .event anyedge, v0x564fade582a0_191, v0x564fade582a0_192, v0x564fade582a0_193, v0x564fade582a0_194;
v0x564fade582a0_195 .array/port v0x564fade582a0, 195;
v0x564fade582a0_196 .array/port v0x564fade582a0, 196;
v0x564fade582a0_197 .array/port v0x564fade582a0, 197;
v0x564fade582a0_198 .array/port v0x564fade582a0, 198;
E_0x564fade577c0/49 .event anyedge, v0x564fade582a0_195, v0x564fade582a0_196, v0x564fade582a0_197, v0x564fade582a0_198;
v0x564fade582a0_199 .array/port v0x564fade582a0, 199;
v0x564fade582a0_200 .array/port v0x564fade582a0, 200;
v0x564fade582a0_201 .array/port v0x564fade582a0, 201;
v0x564fade582a0_202 .array/port v0x564fade582a0, 202;
E_0x564fade577c0/50 .event anyedge, v0x564fade582a0_199, v0x564fade582a0_200, v0x564fade582a0_201, v0x564fade582a0_202;
v0x564fade582a0_203 .array/port v0x564fade582a0, 203;
v0x564fade582a0_204 .array/port v0x564fade582a0, 204;
v0x564fade582a0_205 .array/port v0x564fade582a0, 205;
v0x564fade582a0_206 .array/port v0x564fade582a0, 206;
E_0x564fade577c0/51 .event anyedge, v0x564fade582a0_203, v0x564fade582a0_204, v0x564fade582a0_205, v0x564fade582a0_206;
v0x564fade582a0_207 .array/port v0x564fade582a0, 207;
v0x564fade582a0_208 .array/port v0x564fade582a0, 208;
v0x564fade582a0_209 .array/port v0x564fade582a0, 209;
v0x564fade582a0_210 .array/port v0x564fade582a0, 210;
E_0x564fade577c0/52 .event anyedge, v0x564fade582a0_207, v0x564fade582a0_208, v0x564fade582a0_209, v0x564fade582a0_210;
v0x564fade582a0_211 .array/port v0x564fade582a0, 211;
v0x564fade582a0_212 .array/port v0x564fade582a0, 212;
v0x564fade582a0_213 .array/port v0x564fade582a0, 213;
v0x564fade582a0_214 .array/port v0x564fade582a0, 214;
E_0x564fade577c0/53 .event anyedge, v0x564fade582a0_211, v0x564fade582a0_212, v0x564fade582a0_213, v0x564fade582a0_214;
v0x564fade582a0_215 .array/port v0x564fade582a0, 215;
v0x564fade582a0_216 .array/port v0x564fade582a0, 216;
v0x564fade582a0_217 .array/port v0x564fade582a0, 217;
v0x564fade582a0_218 .array/port v0x564fade582a0, 218;
E_0x564fade577c0/54 .event anyedge, v0x564fade582a0_215, v0x564fade582a0_216, v0x564fade582a0_217, v0x564fade582a0_218;
v0x564fade582a0_219 .array/port v0x564fade582a0, 219;
v0x564fade582a0_220 .array/port v0x564fade582a0, 220;
v0x564fade582a0_221 .array/port v0x564fade582a0, 221;
v0x564fade582a0_222 .array/port v0x564fade582a0, 222;
E_0x564fade577c0/55 .event anyedge, v0x564fade582a0_219, v0x564fade582a0_220, v0x564fade582a0_221, v0x564fade582a0_222;
v0x564fade582a0_223 .array/port v0x564fade582a0, 223;
v0x564fade582a0_224 .array/port v0x564fade582a0, 224;
v0x564fade582a0_225 .array/port v0x564fade582a0, 225;
v0x564fade582a0_226 .array/port v0x564fade582a0, 226;
E_0x564fade577c0/56 .event anyedge, v0x564fade582a0_223, v0x564fade582a0_224, v0x564fade582a0_225, v0x564fade582a0_226;
v0x564fade582a0_227 .array/port v0x564fade582a0, 227;
v0x564fade582a0_228 .array/port v0x564fade582a0, 228;
v0x564fade582a0_229 .array/port v0x564fade582a0, 229;
v0x564fade582a0_230 .array/port v0x564fade582a0, 230;
E_0x564fade577c0/57 .event anyedge, v0x564fade582a0_227, v0x564fade582a0_228, v0x564fade582a0_229, v0x564fade582a0_230;
v0x564fade582a0_231 .array/port v0x564fade582a0, 231;
v0x564fade582a0_232 .array/port v0x564fade582a0, 232;
v0x564fade582a0_233 .array/port v0x564fade582a0, 233;
v0x564fade582a0_234 .array/port v0x564fade582a0, 234;
E_0x564fade577c0/58 .event anyedge, v0x564fade582a0_231, v0x564fade582a0_232, v0x564fade582a0_233, v0x564fade582a0_234;
v0x564fade582a0_235 .array/port v0x564fade582a0, 235;
v0x564fade582a0_236 .array/port v0x564fade582a0, 236;
v0x564fade582a0_237 .array/port v0x564fade582a0, 237;
v0x564fade582a0_238 .array/port v0x564fade582a0, 238;
E_0x564fade577c0/59 .event anyedge, v0x564fade582a0_235, v0x564fade582a0_236, v0x564fade582a0_237, v0x564fade582a0_238;
v0x564fade582a0_239 .array/port v0x564fade582a0, 239;
v0x564fade582a0_240 .array/port v0x564fade582a0, 240;
v0x564fade582a0_241 .array/port v0x564fade582a0, 241;
v0x564fade582a0_242 .array/port v0x564fade582a0, 242;
E_0x564fade577c0/60 .event anyedge, v0x564fade582a0_239, v0x564fade582a0_240, v0x564fade582a0_241, v0x564fade582a0_242;
v0x564fade582a0_243 .array/port v0x564fade582a0, 243;
v0x564fade582a0_244 .array/port v0x564fade582a0, 244;
v0x564fade582a0_245 .array/port v0x564fade582a0, 245;
v0x564fade582a0_246 .array/port v0x564fade582a0, 246;
E_0x564fade577c0/61 .event anyedge, v0x564fade582a0_243, v0x564fade582a0_244, v0x564fade582a0_245, v0x564fade582a0_246;
v0x564fade582a0_247 .array/port v0x564fade582a0, 247;
v0x564fade582a0_248 .array/port v0x564fade582a0, 248;
v0x564fade582a0_249 .array/port v0x564fade582a0, 249;
v0x564fade582a0_250 .array/port v0x564fade582a0, 250;
E_0x564fade577c0/62 .event anyedge, v0x564fade582a0_247, v0x564fade582a0_248, v0x564fade582a0_249, v0x564fade582a0_250;
v0x564fade582a0_251 .array/port v0x564fade582a0, 251;
v0x564fade582a0_252 .array/port v0x564fade582a0, 252;
v0x564fade582a0_253 .array/port v0x564fade582a0, 253;
v0x564fade582a0_254 .array/port v0x564fade582a0, 254;
E_0x564fade577c0/63 .event anyedge, v0x564fade582a0_251, v0x564fade582a0_252, v0x564fade582a0_253, v0x564fade582a0_254;
v0x564fade582a0_255 .array/port v0x564fade582a0, 255;
E_0x564fade577c0/64 .event anyedge, v0x564fade582a0_255;
E_0x564fade577c0 .event/or E_0x564fade577c0/0, E_0x564fade577c0/1, E_0x564fade577c0/2, E_0x564fade577c0/3, E_0x564fade577c0/4, E_0x564fade577c0/5, E_0x564fade577c0/6, E_0x564fade577c0/7, E_0x564fade577c0/8, E_0x564fade577c0/9, E_0x564fade577c0/10, E_0x564fade577c0/11, E_0x564fade577c0/12, E_0x564fade577c0/13, E_0x564fade577c0/14, E_0x564fade577c0/15, E_0x564fade577c0/16, E_0x564fade577c0/17, E_0x564fade577c0/18, E_0x564fade577c0/19, E_0x564fade577c0/20, E_0x564fade577c0/21, E_0x564fade577c0/22, E_0x564fade577c0/23, E_0x564fade577c0/24, E_0x564fade577c0/25, E_0x564fade577c0/26, E_0x564fade577c0/27, E_0x564fade577c0/28, E_0x564fade577c0/29, E_0x564fade577c0/30, E_0x564fade577c0/31, E_0x564fade577c0/32, E_0x564fade577c0/33, E_0x564fade577c0/34, E_0x564fade577c0/35, E_0x564fade577c0/36, E_0x564fade577c0/37, E_0x564fade577c0/38, E_0x564fade577c0/39, E_0x564fade577c0/40, E_0x564fade577c0/41, E_0x564fade577c0/42, E_0x564fade577c0/43, E_0x564fade577c0/44, E_0x564fade577c0/45, E_0x564fade577c0/46, E_0x564fade577c0/47, E_0x564fade577c0/48, E_0x564fade577c0/49, E_0x564fade577c0/50, E_0x564fade577c0/51, E_0x564fade577c0/52, E_0x564fade577c0/53, E_0x564fade577c0/54, E_0x564fade577c0/55, E_0x564fade577c0/56, E_0x564fade577c0/57, E_0x564fade577c0/58, E_0x564fade577c0/59, E_0x564fade577c0/60, E_0x564fade577c0/61, E_0x564fade577c0/62, E_0x564fade577c0/63, E_0x564fade577c0/64;
S_0x564fade5c310 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x564fadd56d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x564fade5c4f0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x564fade9b0f0 .functor BUFZ 1, L_0x564fade9ac20, C4<0>, C4<0>, C4<0>;
L_0x7f0277bb7408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564fade5c6d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f0277bb7408;  1 drivers
v0x564fade5c7b0_0 .net *"_ivl_2", 0 0, L_0x564fade9ad50;  1 drivers
v0x564fade5c870_0 .net "wb_alu_result", 31 0, L_0x564fade9a880;  alias, 1 drivers
v0x564fade5c990_0 .net "wb_mem_data", 31 0, v0x564fade5acb0_0;  alias, 1 drivers
v0x564fade5caa0_0 .net "wb_mem_to_reg", 0 0, L_0x564fade9ac90;  alias, 1 drivers
o0x7f0277ee3ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564fade5cb90_0 .net "wb_opcode", 3 0, o0x7f0277ee3ae8;  0 drivers
v0x564fade5cc50_0 .net "wb_rd", 5 0, L_0x564fade9a8f0;  alias, 1 drivers
v0x564fade5cd60_0 .net "wb_reg_write", 0 0, L_0x564fade9ac20;  alias, 1 drivers
o0x7f0277ee3b18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x564fade5ce50_0 .net "wb_rt", 5 0, o0x7f0277ee3b18;  0 drivers
v0x564fade5cf30_0 .net "wb_write_data", 31 0, L_0x564fade9af30;  alias, 1 drivers
v0x564fade5cff0_0 .net "wb_write_en", 0 0, L_0x564fade9b0f0;  alias, 1 drivers
v0x564fade5d0e0_0 .net "wb_write_reg", 5 0, L_0x564fade9ae40;  alias, 1 drivers
L_0x564fade9ad50 .cmp/eq 4, o0x7f0277ee3ae8, L_0x7f0277bb7408;
L_0x564fade9ae40 .functor MUXZ 6, L_0x564fade9a8f0, o0x7f0277ee3b18, L_0x564fade9ad50, C4<>;
L_0x564fade9af30 .functor MUXZ 32, L_0x564fade9a880, v0x564fade5acb0_0, L_0x564fade9ac90, C4<>;
S_0x564fadd59060 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x564fade7c470_0 .net "alu_input1", 31 0, L_0x564fade9d660;  1 drivers
v0x564fade7c550_0 .net "alu_input2", 31 0, L_0x564fade9e250;  1 drivers
o0x7f0277ee46b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade7c610_0 .net "clk", 0 0, o0x7f0277ee46b8;  0 drivers
v0x564fade7c6b0_0 .net "ex_alu_result", 31 0, L_0x564fade9ed30;  1 drivers
v0x564fade7c7a0_0 .net "ex_branch_target", 31 0, L_0x564fade9ee60;  1 drivers
v0x564fade7c8b0_0 .net "ex_neg_flag", 0 0, L_0x564fade9e930;  1 drivers
v0x564fade7c950_0 .net "ex_wb_alu_result", 31 0, v0x564fade640a0_0;  1 drivers
v0x564fade7caa0_0 .net "ex_wb_mem_data", 31 0, v0x564fade64180_0;  1 drivers
v0x564fade7cb60_0 .net "ex_wb_mem_to_reg", 0 0, v0x564fade64260_0;  1 drivers
v0x564fade7cc90_0 .net "ex_wb_neg_flag", 0 0, v0x564fade64320_0;  1 drivers
v0x564fade7cdc0_0 .net "ex_wb_opcode", 3 0, v0x564fade643e0_0;  1 drivers
v0x564fade7ce80_0 .net "ex_wb_rd", 5 0, v0x564fade644c0_0;  1 drivers
v0x564fade7cf40_0 .net "ex_wb_reg_write", 0 0, v0x564fade646b0_0;  1 drivers
v0x564fade7cfe0_0 .net "ex_wb_rt", 5 0, v0x564fade64770_0;  1 drivers
v0x564fade7d0a0_0 .net "ex_wb_zero_flag", 0 0, v0x564fade64850_0;  1 drivers
v0x564fade7d1d0_0 .net "ex_write_data", 31 0, L_0x564fade9ec30;  1 drivers
v0x564fade7d290_0 .net "ex_zero_flag", 0 0, L_0x564fade9e800;  1 drivers
v0x564fade7d440_0 .net "id_alu_op", 2 0, v0x564fade6aa10_0;  1 drivers
v0x564fade7d500_0 .net "id_alu_src", 0 0, v0x564fade6aaf0_0;  1 drivers
v0x564fade7d5a0_0 .net "id_branch", 0 0, v0x564fade6ab90_0;  1 drivers
v0x564fade7d640_0 .net "id_ex_alu_op", 2 0, v0x564fade67b90_0;  1 drivers
v0x564fade7d700_0 .net "id_ex_alu_src", 0 0, v0x564fade67c80_0;  1 drivers
v0x564fade7d7a0_0 .net "id_ex_branch", 0 0, v0x564fade67d70_0;  1 drivers
v0x564fade7d840_0 .net "id_ex_imm", 31 0, v0x564fade67e10_0;  1 drivers
v0x564fade7d900_0 .net "id_ex_jump", 0 0, v0x564fade67f20_0;  1 drivers
v0x564fade7d9a0_0 .net "id_ex_mem_to_reg", 0 0, v0x564fade67fe0_0;  1 drivers
v0x564fade7da90_0 .net "id_ex_mem_write", 0 0, v0x564fade68080_0;  1 drivers
v0x564fade7db30_0 .net "id_ex_opcode", 3 0, v0x564fade68120_0;  1 drivers
v0x564fade7dbf0_0 .net "id_ex_pc", 31 0, v0x564fade681e0_0;  1 drivers
v0x564fade7dcb0_0 .net "id_ex_rd", 5 0, v0x564fade682f0_0;  1 drivers
v0x564fade7ddc0_0 .net "id_ex_reg_data1", 31 0, v0x564fade683b0_0;  1 drivers
v0x564fade7ded0_0 .net "id_ex_reg_data2", 31 0, v0x564fade68450_0;  1 drivers
v0x564fade7dfe0_0 .net "id_ex_reg_write", 0 0, v0x564fade684f0_0;  1 drivers
v0x564fade7e2e0_0 .net "id_ex_rs", 5 0, v0x564fade68590_0;  1 drivers
v0x564fade7e3f0_0 .net "id_ex_rt", 5 0, v0x564fade68630_0;  1 drivers
v0x564fade7e4b0_0 .net "id_imm", 31 0, v0x564fade6b360_0;  1 drivers
v0x564fade7e570_0 .net "id_jump", 0 0, v0x564fade6ac60_0;  1 drivers
v0x564fade7e610_0 .net "id_mem_to_reg", 0 0, v0x564fade6ad30_0;  1 drivers
v0x564fade7e6b0_0 .net "id_mem_write", 0 0, v0x564fade6ae20_0;  1 drivers
v0x564fade7e750_0 .net "id_opcode", 3 0, L_0x564fade9bd20;  1 drivers
v0x564fade7e860_0 .net "id_pc", 31 0, L_0x564fade9bb30;  1 drivers
v0x564fade7e970_0 .net "id_rd", 5 0, L_0x564fade9bc80;  1 drivers
v0x564fade7ea80_0 .net "id_reg_data1", 31 0, L_0x564fade9c2a0;  1 drivers
v0x564fade7eb40_0 .net "id_reg_data2", 31 0, L_0x564fade9c780;  1 drivers
v0x564fade7ec00_0 .net "id_reg_write", 0 0, v0x564fade6af90_0;  1 drivers
v0x564fade7eca0_0 .net "id_rs", 5 0, L_0x564fade9bba0;  1 drivers
v0x564fade7edb0_0 .net "id_rt", 5 0, L_0x564fade9bc10;  1 drivers
v0x564fade7eec0_0 .net "if_flush", 0 0, L_0x564fade9b540;  1 drivers
v0x564fade7efb0_0 .net "if_id_instr", 31 0, v0x564fade6fa80_0;  1 drivers
v0x564fade7f070_0 .net "if_id_pc", 31 0, v0x564fade6fc70_0;  1 drivers
v0x564fade7f130_0 .net "if_instr", 31 0, v0x564fade70ac0_0;  1 drivers
v0x564fade7f240_0 .net "if_next_pc", 31 0, L_0x564fade9b380;  1 drivers
v0x564fade7f300_0 .net "if_pc", 31 0, v0x564fade74f90_0;  1 drivers
v0x564fade7f3c0_0 .net "mem_alu_result", 31 0, L_0x564fade9ef00;  1 drivers
v0x564fade7f480_0 .net "mem_mem_to_reg", 0 0, L_0x564fade9f290;  1 drivers
v0x564fade7f570_0 .net "mem_neg_flag", 0 0, L_0x564fade9f160;  1 drivers
v0x564fade7f610_0 .net "mem_opcode", 3 0, L_0x564fade9f050;  1 drivers
v0x564fade7f700_0 .net "mem_rd", 5 0, L_0x564fade9ef70;  1 drivers
v0x564fade7f7c0_0 .net "mem_read_data", 31 0, v0x564fade79dd0_0;  1 drivers
v0x564fade7f880_0 .net "mem_reg_write", 0 0, L_0x564fade9f220;  1 drivers
v0x564fade7f920_0 .net "mem_rt", 5 0, L_0x564fade9efe0;  1 drivers
v0x564fade7fa30_0 .net "mem_zero_flag", 0 0, L_0x564fade9f0f0;  1 drivers
o0x7f0277ee47a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade7fad0_0 .net "rst", 0 0, o0x7f0277ee47a8;  0 drivers
v0x564fade7fb70_0 .net "wb_write_data", 31 0, L_0x564fade9f600;  1 drivers
v0x564fade7fc10_0 .net "wb_write_en", 0 0, L_0x564fade9f7c0;  1 drivers
v0x564fade7fcb0_0 .net "wb_write_reg", 5 0, L_0x564fade9f480;  1 drivers
L_0x564fade9b640 .part v0x564fade6fa80_0, 0, 4;
S_0x564fade60840 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x564fade60a20 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x564fade9ec30 .functor BUFZ 32, L_0x564fade9e250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f0277bb77b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564fade62370_0 .net/2u *"_ivl_0", 3 0, L_0x7f0277bb77b0;  1 drivers
v0x564fade62450_0 .net *"_ivl_2", 0 0, L_0x564fade9ea60;  1 drivers
L_0x7f0277bb77f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564fade62510_0 .net/2u *"_ivl_4", 31 0, L_0x7f0277bb77f8;  1 drivers
v0x564fade625d0_0 .net *"_ivl_6", 31 0, L_0x564fade9eb90;  1 drivers
v0x564fade626b0_0 .net "alu_op", 2 0, v0x564fade67b90_0;  alias, 1 drivers
v0x564fade627c0_0 .net "alu_operand_b", 31 0, L_0x564fade9e460;  1 drivers
v0x564fade628b0_0 .net "alu_result_wire", 31 0, v0x564fade61590_0;  1 drivers
v0x564fade62970_0 .net "alu_src", 0 0, v0x564fade67c80_0;  alias, 1 drivers
v0x564fade62a10_0 .net "ex_alu_result", 31 0, L_0x564fade9ed30;  alias, 1 drivers
v0x564fade62b40_0 .net "ex_branch_target", 31 0, L_0x564fade9ee60;  alias, 1 drivers
v0x564fade62c00_0 .net "ex_write_data", 31 0, L_0x564fade9ec30;  alias, 1 drivers
v0x564fade62cc0_0 .net "id_ex_imm", 31 0, v0x564fade67e10_0;  alias, 1 drivers
o0x7f0277ee43e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade62d80_0 .net "id_ex_mem_write", 0 0, o0x7f0277ee43e8;  0 drivers
v0x564fade62e40_0 .net "id_ex_opcode", 3 0, v0x564fade68120_0;  alias, 1 drivers
v0x564fade62f20_0 .net "id_ex_pc", 31 0, v0x564fade681e0_0;  alias, 1 drivers
v0x564fade62fe0_0 .net "id_ex_reg_data1", 31 0, L_0x564fade9d660;  alias, 1 drivers
v0x564fade63080_0 .net "id_ex_reg_data2", 31 0, L_0x564fade9e250;  alias, 1 drivers
v0x564fade63120_0 .net "neg_flag", 0 0, L_0x564fade9e930;  alias, 1 drivers
v0x564fade631c0_0 .net "zero_flag", 0 0, L_0x564fade9e800;  alias, 1 drivers
E_0x564fade60b00 .event anyedge, v0x564fade62090_0, v0x564fade62d80_0;
L_0x564fade9ea60 .cmp/eq 4, v0x564fade68120_0, L_0x7f0277bb77b0;
L_0x564fade9eb90 .arith/sum 32, v0x564fade681e0_0, L_0x7f0277bb77f8;
L_0x564fade9ed30 .functor MUXZ 32, v0x564fade61590_0, L_0x564fade9eb90, L_0x564fade9ea60, C4<>;
S_0x564fade60b60 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x564fade60840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f0277bb7768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade60ec0_0 .net/2u *"_ivl_6", 31 0, L_0x7f0277bb7768;  1 drivers
v0x564fade60fc0_0 .net "a", 31 0, L_0x564fade9d660;  alias, 1 drivers
v0x564fade610a0_0 .net "alu_control", 2 0, v0x564fade67b90_0;  alias, 1 drivers
v0x564fade61160_0 .net "b", 31 0, L_0x564fade9e460;  alias, 1 drivers
v0x564fade61240_0 .net "cmd_add", 0 0, L_0x564fade9e590;  1 drivers
v0x564fade61350_0 .net "cmd_neg", 0 0, L_0x564fade9e6c0;  1 drivers
v0x564fade61410_0 .net "cmd_sub", 0 0, L_0x564fade9e760;  1 drivers
v0x564fade614d0_0 .net "negative", 0 0, L_0x564fade9e930;  alias, 1 drivers
v0x564fade61590_0 .var "result", 31 0;
v0x564fade61700_0 .net "zero", 0 0, L_0x564fade9e800;  alias, 1 drivers
E_0x564fade60e40 .event anyedge, v0x564fade610a0_0, v0x564fade60fc0_0, v0x564fade61160_0;
L_0x564fade9e590 .part v0x564fade67b90_0, 2, 1;
L_0x564fade9e6c0 .part v0x564fade67b90_0, 1, 1;
L_0x564fade9e760 .part v0x564fade67b90_0, 0, 1;
L_0x564fade9e800 .cmp/eq 32, v0x564fade61590_0, L_0x7f0277bb7768;
L_0x564fade9e930 .part v0x564fade61590_0, 31, 1;
S_0x564fade618c0 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x564fade60840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x564fade61ae0_0 .net "in0", 31 0, L_0x564fade9e250;  alias, 1 drivers
v0x564fade61bc0_0 .net "in1", 31 0, v0x564fade67e10_0;  alias, 1 drivers
v0x564fade61ca0_0 .net "out", 31 0, L_0x564fade9e460;  alias, 1 drivers
v0x564fade61d40_0 .net "sel", 0 0, v0x564fade67c80_0;  alias, 1 drivers
L_0x564fade9e460 .functor MUXZ 32, L_0x564fade9e250, v0x564fade67e10_0, v0x564fade67c80_0, C4<>;
S_0x564fade61e60 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x564fade60840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x564fade62090_0 .net "a", 31 0, v0x564fade681e0_0;  alias, 1 drivers
v0x564fade62190_0 .net "b", 31 0, v0x564fade67e10_0;  alias, 1 drivers
v0x564fade62250_0 .net "out", 31 0, L_0x564fade9ee60;  alias, 1 drivers
L_0x564fade9ee60 .arith/sum 32, v0x564fade681e0_0, v0x564fade67e10_0;
S_0x564fade63410 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x564fade63820_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade63900_0 .net "ex_alu_result", 31 0, L_0x564fade9ed30;  alias, 1 drivers
v0x564fade639c0_0 .net "ex_mem_data", 31 0, L_0x564fade9ec30;  alias, 1 drivers
v0x564fade63a60_0 .net "ex_mem_to_reg", 0 0, v0x564fade67fe0_0;  alias, 1 drivers
v0x564fade63b00_0 .net "ex_neg_flag", 0 0, L_0x564fade9e930;  alias, 1 drivers
v0x564fade63c40_0 .net "ex_opcode", 3 0, v0x564fade68120_0;  alias, 1 drivers
v0x564fade63ce0_0 .net "ex_rd", 5 0, v0x564fade682f0_0;  alias, 1 drivers
v0x564fade63da0_0 .net "ex_reg_write", 0 0, v0x564fade684f0_0;  alias, 1 drivers
v0x564fade63e60_0 .net "ex_rt", 5 0, v0x564fade68630_0;  alias, 1 drivers
v0x564fade63f40_0 .net "ex_zero_flag", 0 0, L_0x564fade9e800;  alias, 1 drivers
v0x564fade63fe0_0 .net "rst", 0 0, o0x7f0277ee47a8;  alias, 0 drivers
v0x564fade640a0_0 .var "wb_alu_result", 31 0;
v0x564fade64180_0 .var "wb_mem_data", 31 0;
v0x564fade64260_0 .var "wb_mem_to_reg", 0 0;
v0x564fade64320_0 .var "wb_neg_flag", 0 0;
v0x564fade643e0_0 .var "wb_opcode", 3 0;
v0x564fade644c0_0 .var "wb_rd", 5 0;
v0x564fade646b0_0 .var "wb_reg_write", 0 0;
v0x564fade64770_0 .var "wb_rt", 5 0;
v0x564fade64850_0 .var "wb_zero_flag", 0 0;
E_0x564fade60d60 .event posedge, v0x564fade63820_0;
S_0x564fade64c40 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x564fade9cb60 .functor AND 1, L_0x564fade9ca30, v0x564fade646b0_0, C4<1>, C4<1>;
L_0x564fade9ce80 .functor AND 1, L_0x564fade9cb60, L_0x564fade9cd90, C4<1>, C4<1>;
L_0x564fade9d0f0 .functor AND 1, L_0x564fade9cf90, L_0x564fade9f220, C4<1>, C4<1>;
L_0x564fade9d3d0 .functor AND 1, L_0x564fade9d0f0, L_0x564fade9d290, C4<1>, C4<1>;
L_0x564fade9d910 .functor AND 1, L_0x564fade9d7e0, v0x564fade646b0_0, C4<1>, C4<1>;
L_0x564fade9db60 .functor AND 1, L_0x564fade9d910, L_0x564fade9da20, C4<1>, C4<1>;
L_0x564fade9dd80 .functor AND 1, L_0x564fade9dc70, L_0x564fade9f220, C4<1>, C4<1>;
L_0x564fade9dd10 .functor AND 1, L_0x564fade9dd80, L_0x564fade9df30, C4<1>, C4<1>;
v0x564fade64f50_0 .net *"_ivl_0", 0 0, L_0x564fade9ca30;  1 drivers
v0x564fade64ff0_0 .net *"_ivl_10", 0 0, L_0x564fade9cd90;  1 drivers
v0x564fade65090_0 .net *"_ivl_13", 0 0, L_0x564fade9ce80;  1 drivers
v0x564fade65130_0 .net *"_ivl_14", 0 0, L_0x564fade9cf90;  1 drivers
v0x564fade651f0_0 .net *"_ivl_17", 0 0, L_0x564fade9d0f0;  1 drivers
v0x564fade65300_0 .net *"_ivl_18", 31 0, L_0x564fade9d1f0;  1 drivers
L_0x7f0277bb75b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade653e0_0 .net *"_ivl_21", 25 0, L_0x7f0277bb75b8;  1 drivers
L_0x7f0277bb7600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade654c0_0 .net/2u *"_ivl_22", 31 0, L_0x7f0277bb7600;  1 drivers
v0x564fade655a0_0 .net *"_ivl_24", 0 0, L_0x564fade9d290;  1 drivers
v0x564fade65660_0 .net *"_ivl_27", 0 0, L_0x564fade9d3d0;  1 drivers
v0x564fade65720_0 .net *"_ivl_28", 31 0, L_0x564fade9d4e0;  1 drivers
v0x564fade65800_0 .net *"_ivl_3", 0 0, L_0x564fade9cb60;  1 drivers
v0x564fade658c0_0 .net *"_ivl_32", 0 0, L_0x564fade9d7e0;  1 drivers
v0x564fade65980_0 .net *"_ivl_35", 0 0, L_0x564fade9d910;  1 drivers
v0x564fade65a40_0 .net *"_ivl_36", 31 0, L_0x564fade9d980;  1 drivers
L_0x7f0277bb7648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade65b20_0 .net *"_ivl_39", 25 0, L_0x7f0277bb7648;  1 drivers
v0x564fade65c00_0 .net *"_ivl_4", 31 0, L_0x564fade9cc60;  1 drivers
L_0x7f0277bb7690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade65df0_0 .net/2u *"_ivl_40", 31 0, L_0x7f0277bb7690;  1 drivers
v0x564fade65ed0_0 .net *"_ivl_42", 0 0, L_0x564fade9da20;  1 drivers
v0x564fade65f90_0 .net *"_ivl_45", 0 0, L_0x564fade9db60;  1 drivers
v0x564fade66050_0 .net *"_ivl_46", 0 0, L_0x564fade9dc70;  1 drivers
v0x564fade66110_0 .net *"_ivl_49", 0 0, L_0x564fade9dd80;  1 drivers
v0x564fade661d0_0 .net *"_ivl_50", 31 0, L_0x564fade9de40;  1 drivers
L_0x7f0277bb76d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade662b0_0 .net *"_ivl_53", 25 0, L_0x7f0277bb76d8;  1 drivers
L_0x7f0277bb7720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade66390_0 .net/2u *"_ivl_54", 31 0, L_0x7f0277bb7720;  1 drivers
v0x564fade66470_0 .net *"_ivl_56", 0 0, L_0x564fade9df30;  1 drivers
v0x564fade66530_0 .net *"_ivl_59", 0 0, L_0x564fade9dd10;  1 drivers
v0x564fade665f0_0 .net *"_ivl_60", 31 0, L_0x564fade9e160;  1 drivers
L_0x7f0277bb7528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade666d0_0 .net *"_ivl_7", 25 0, L_0x7f0277bb7528;  1 drivers
L_0x7f0277bb7570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade667b0_0 .net/2u *"_ivl_8", 31 0, L_0x7f0277bb7570;  1 drivers
v0x564fade66890_0 .net "alu_input1", 31 0, L_0x564fade9d660;  alias, 1 drivers
v0x564fade66950_0 .net "alu_input2", 31 0, L_0x564fade9e250;  alias, 1 drivers
v0x564fade66a60_0 .net "ex_wb_alu_result", 31 0, v0x564fade640a0_0;  alias, 1 drivers
v0x564fade66d30_0 .net "ex_wb_rd", 5 0, v0x564fade644c0_0;  alias, 1 drivers
v0x564fade66dd0_0 .net "ex_wb_reg_write", 0 0, v0x564fade646b0_0;  alias, 1 drivers
v0x564fade66e70_0 .net "id_ex_reg_data1", 31 0, v0x564fade683b0_0;  alias, 1 drivers
v0x564fade66f10_0 .net "id_ex_reg_data2", 31 0, v0x564fade68450_0;  alias, 1 drivers
v0x564fade66ff0_0 .net "id_ex_rs", 5 0, v0x564fade68590_0;  alias, 1 drivers
v0x564fade670d0_0 .net "id_ex_rt", 5 0, v0x564fade68630_0;  alias, 1 drivers
v0x564fade67190_0 .net "mem_alu_result", 31 0, L_0x564fade9ef00;  alias, 1 drivers
v0x564fade67250_0 .net "mem_rd", 5 0, L_0x564fade9ef70;  alias, 1 drivers
v0x564fade67330_0 .net "mem_reg_write", 0 0, L_0x564fade9f220;  alias, 1 drivers
L_0x564fade9ca30 .cmp/eq 6, v0x564fade68590_0, v0x564fade644c0_0;
L_0x564fade9cc60 .concat [ 6 26 0 0], v0x564fade68590_0, L_0x7f0277bb7528;
L_0x564fade9cd90 .cmp/ne 32, L_0x564fade9cc60, L_0x7f0277bb7570;
L_0x564fade9cf90 .cmp/eq 6, v0x564fade68590_0, L_0x564fade9ef70;
L_0x564fade9d1f0 .concat [ 6 26 0 0], v0x564fade68590_0, L_0x7f0277bb75b8;
L_0x564fade9d290 .cmp/ne 32, L_0x564fade9d1f0, L_0x7f0277bb7600;
L_0x564fade9d4e0 .functor MUXZ 32, v0x564fade683b0_0, L_0x564fade9ef00, L_0x564fade9d3d0, C4<>;
L_0x564fade9d660 .functor MUXZ 32, L_0x564fade9d4e0, v0x564fade640a0_0, L_0x564fade9ce80, C4<>;
L_0x564fade9d7e0 .cmp/eq 6, v0x564fade68630_0, v0x564fade644c0_0;
L_0x564fade9d980 .concat [ 6 26 0 0], v0x564fade68630_0, L_0x7f0277bb7648;
L_0x564fade9da20 .cmp/ne 32, L_0x564fade9d980, L_0x7f0277bb7690;
L_0x564fade9dc70 .cmp/eq 6, v0x564fade68630_0, L_0x564fade9ef70;
L_0x564fade9de40 .concat [ 6 26 0 0], v0x564fade68630_0, L_0x7f0277bb76d8;
L_0x564fade9df30 .cmp/ne 32, L_0x564fade9de40, L_0x7f0277bb7720;
L_0x564fade9e160 .functor MUXZ 32, v0x564fade68450_0, L_0x564fade9ef00, L_0x564fade9dd10, C4<>;
L_0x564fade9e250 .functor MUXZ 32, L_0x564fade9e160, v0x564fade640a0_0, L_0x564fade9db60, C4<>;
S_0x564fade675e0 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x564fade67ad0_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade67b90_0 .var "ex_alu_op", 2 0;
v0x564fade67c80_0 .var "ex_alu_src", 0 0;
v0x564fade67d70_0 .var "ex_branch", 0 0;
v0x564fade67e10_0 .var "ex_imm", 31 0;
v0x564fade67f20_0 .var "ex_jump", 0 0;
v0x564fade67fe0_0 .var "ex_mem_to_reg", 0 0;
v0x564fade68080_0 .var "ex_mem_write", 0 0;
v0x564fade68120_0 .var "ex_opcode", 3 0;
v0x564fade681e0_0 .var "ex_pc", 31 0;
v0x564fade682f0_0 .var "ex_rd", 5 0;
v0x564fade683b0_0 .var "ex_reg_data1", 31 0;
v0x564fade68450_0 .var "ex_reg_data2", 31 0;
v0x564fade684f0_0 .var "ex_reg_write", 0 0;
v0x564fade68590_0 .var "ex_rs", 5 0;
v0x564fade68630_0 .var "ex_rt", 5 0;
v0x564fade68720_0 .net "id_alu_op", 2 0, v0x564fade6aa10_0;  alias, 1 drivers
v0x564fade688f0_0 .net "id_alu_src", 0 0, v0x564fade6aaf0_0;  alias, 1 drivers
v0x564fade689b0_0 .net "id_branch", 0 0, v0x564fade6ab90_0;  alias, 1 drivers
v0x564fade68a70_0 .net "id_imm", 31 0, v0x564fade6b360_0;  alias, 1 drivers
v0x564fade68b50_0 .net "id_jump", 0 0, v0x564fade6ac60_0;  alias, 1 drivers
v0x564fade68c10_0 .net "id_mem_to_reg", 0 0, v0x564fade6ad30_0;  alias, 1 drivers
v0x564fade68cd0_0 .net "id_mem_write", 0 0, v0x564fade6ae20_0;  alias, 1 drivers
v0x564fade68d90_0 .net "id_opcode", 3 0, L_0x564fade9bd20;  alias, 1 drivers
v0x564fade68e70_0 .net "id_pc", 31 0, L_0x564fade9bb30;  alias, 1 drivers
v0x564fade68f50_0 .net "id_rd", 5 0, L_0x564fade9bc80;  alias, 1 drivers
v0x564fade69030_0 .net "id_reg_data1", 31 0, L_0x564fade9c2a0;  alias, 1 drivers
v0x564fade69110_0 .net "id_reg_data2", 31 0, L_0x564fade9c780;  alias, 1 drivers
v0x564fade691f0_0 .net "id_reg_write", 0 0, v0x564fade6af90_0;  alias, 1 drivers
v0x564fade692b0_0 .net "id_rs", 5 0, L_0x564fade9bba0;  alias, 1 drivers
v0x564fade69390_0 .net "id_rt", 5 0, L_0x564fade9bc10;  alias, 1 drivers
v0x564fade69470_0 .net "rst", 0 0, o0x7f0277ee47a8;  alias, 0 drivers
S_0x564fade69a00 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x564fade9bb30 .functor BUFZ 32, v0x564fade6fc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564fade9bba0 .functor BUFZ 6, L_0x564fade9b810, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade9bc10 .functor BUFZ 6, L_0x564fade9b8b0, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade9bc80 .functor BUFZ 6, L_0x564fade9b950, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade9bd20 .functor BUFZ 4, L_0x564fade9b770, C4<0000>, C4<0000>, C4<0000>;
v0x564fade6dbd0_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade6dc90_0 .net "id_alu_op", 2 0, v0x564fade6aa10_0;  alias, 1 drivers
v0x564fade6dda0_0 .net "id_alu_src", 0 0, v0x564fade6aaf0_0;  alias, 1 drivers
v0x564fade6de90_0 .net "id_branch", 0 0, v0x564fade6ab90_0;  alias, 1 drivers
v0x564fade6df80_0 .net "id_imm", 31 0, v0x564fade6b360_0;  alias, 1 drivers
v0x564fade6e0c0_0 .net "id_jump", 0 0, v0x564fade6ac60_0;  alias, 1 drivers
v0x564fade6e1b0_0 .net "id_mem_to_reg", 0 0, v0x564fade6ad30_0;  alias, 1 drivers
v0x564fade6e2a0_0 .net "id_mem_write", 0 0, v0x564fade6ae20_0;  alias, 1 drivers
v0x564fade6e390_0 .net "id_opcode", 3 0, L_0x564fade9bd20;  alias, 1 drivers
v0x564fade6e450_0 .net "id_pc", 31 0, L_0x564fade9bb30;  alias, 1 drivers
v0x564fade6e4f0_0 .net "id_rd", 5 0, L_0x564fade9bc80;  alias, 1 drivers
v0x564fade6e590_0 .net "id_reg_data1", 31 0, L_0x564fade9c2a0;  alias, 1 drivers
v0x564fade6e630_0 .net "id_reg_data2", 31 0, L_0x564fade9c780;  alias, 1 drivers
v0x564fade6e740_0 .net "id_reg_write", 0 0, v0x564fade6af90_0;  alias, 1 drivers
v0x564fade6e830_0 .net "id_rs", 5 0, L_0x564fade9bba0;  alias, 1 drivers
v0x564fade6e8f0_0 .net "id_rt", 5 0, L_0x564fade9bc10;  alias, 1 drivers
v0x564fade6e990_0 .net "if_id_instr", 31 0, v0x564fade6fa80_0;  alias, 1 drivers
v0x564fade6eb40_0 .net "if_id_pc", 31 0, v0x564fade6fc70_0;  alias, 1 drivers
v0x564fade6ec00_0 .net "opcode", 3 0, L_0x564fade9b770;  1 drivers
v0x564fade6ecc0_0 .net "rd", 5 0, L_0x564fade9b950;  1 drivers
v0x564fade6ed80_0 .net "rs", 5 0, L_0x564fade9b810;  1 drivers
v0x564fade6ee40_0 .net "rst", 0 0, o0x7f0277ee47a8;  alias, 0 drivers
v0x564fade6eee0_0 .net "rt", 5 0, L_0x564fade9b8b0;  1 drivers
v0x564fade6ef80_0 .net "wb_reg_write", 0 0, L_0x564fade9f7c0;  alias, 1 drivers
v0x564fade6f020_0 .net "wb_write_data", 31 0, L_0x564fade9f600;  alias, 1 drivers
v0x564fade6f0c0_0 .net "wb_write_reg", 5 0, L_0x564fade9f480;  alias, 1 drivers
E_0x564fade69e50 .event anyedge, v0x564fade6aef0_0, v0x564fade6b470_0, v0x564fade6ecc0_0;
L_0x564fade9b770 .part v0x564fade6fa80_0, 0, 4;
L_0x564fade9b810 .part v0x564fade6fa80_0, 10, 6;
L_0x564fade9b8b0 .part v0x564fade6fa80_0, 4, 6;
L_0x564fade9b950 .part v0x564fade6fa80_0, 16, 6;
S_0x564fade69ed0 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x564fade69a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x564fade6a0d0 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x564fade6a110 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x564fade6a150 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x564fade6a190 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x564fade6a1d0 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x564fade6a210 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x564fade6a250 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x564fade6a290 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x564fade6a2d0 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x564fade6a310 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x564fade6a350 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x564fade6aa10_0 .var "alu_op", 2 0;
v0x564fade6aaf0_0 .var "alu_src", 0 0;
v0x564fade6ab90_0 .var "branch", 0 0;
v0x564fade6ac60_0 .var "jump", 0 0;
v0x564fade6ad30_0 .var "mem_to_reg", 0 0;
v0x564fade6ae20_0 .var "mem_write", 0 0;
v0x564fade6aef0_0 .net "opcode", 3 0, L_0x564fade9b770;  alias, 1 drivers
v0x564fade6af90_0 .var "reg_write", 0 0;
E_0x564fade6a9b0 .event anyedge, v0x564fade6aef0_0;
S_0x564fade6b0f0 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x564fade69a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x564fade6b360_0 .var "imm_out", 31 0;
v0x564fade6b470_0 .net "instruction", 31 0, v0x564fade6fa80_0;  alias, 1 drivers
E_0x564fade6b2e0 .event anyedge, v0x564fade6b470_0;
S_0x564fade6b590 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x564fade69a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x564fade9bf50 .functor AND 1, L_0x564fade9f7c0, L_0x564fade9bd90, C4<1>, C4<1>;
L_0x564fade9c580 .functor AND 1, L_0x564fade9f7c0, L_0x564fade9c450, C4<1>, C4<1>;
v0x564fade6cc90_1 .array/port v0x564fade6cc90, 1;
L_0x564fade9c950 .functor BUFZ 32, v0x564fade6cc90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564fade6cc90_2 .array/port v0x564fade6cc90, 2;
L_0x564fade9c9c0 .functor BUFZ 32, v0x564fade6cc90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564fade6bbc0_0 .net *"_ivl_0", 0 0, L_0x564fade9bd90;  1 drivers
v0x564fade6bca0_0 .net *"_ivl_12", 0 0, L_0x564fade9c450;  1 drivers
v0x564fade6bd60_0 .net *"_ivl_15", 0 0, L_0x564fade9c580;  1 drivers
v0x564fade6be30_0 .net *"_ivl_16", 31 0, L_0x564fade9c5f0;  1 drivers
v0x564fade6bf10_0 .net *"_ivl_18", 7 0, L_0x564fade9c690;  1 drivers
L_0x7f0277bb74e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fade6c040_0 .net *"_ivl_21", 1 0, L_0x7f0277bb74e0;  1 drivers
v0x564fade6c120_0 .net *"_ivl_3", 0 0, L_0x564fade9bf50;  1 drivers
v0x564fade6c1e0_0 .net *"_ivl_4", 31 0, L_0x564fade9c050;  1 drivers
v0x564fade6c2c0_0 .net *"_ivl_6", 7 0, L_0x564fade9c0f0;  1 drivers
L_0x7f0277bb7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fade6c3a0_0 .net *"_ivl_9", 1 0, L_0x7f0277bb7498;  1 drivers
v0x564fade6c480_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade6c520_0 .net "debug_r1", 31 0, L_0x564fade9c950;  1 drivers
v0x564fade6c600_0 .net "debug_r2", 31 0, L_0x564fade9c9c0;  1 drivers
v0x564fade6c6e0_0 .var/i "i", 31 0;
v0x564fade6c7c0_0 .net "read_data1", 31 0, L_0x564fade9c2a0;  alias, 1 drivers
v0x564fade6c880_0 .net "read_data2", 31 0, L_0x564fade9c780;  alias, 1 drivers
v0x564fade6c920_0 .net "read_reg1", 5 0, L_0x564fade9b810;  alias, 1 drivers
v0x564fade6caf0_0 .net "read_reg2", 5 0, L_0x564fade9b8b0;  alias, 1 drivers
v0x564fade6cbd0_0 .net "reg_write_en", 0 0, L_0x564fade9f7c0;  alias, 1 drivers
v0x564fade6cc90 .array "registers", 63 0, 31 0;
v0x564fade6d760_0 .net "rst", 0 0, o0x7f0277ee47a8;  alias, 0 drivers
v0x564fade6d850_0 .net "write_data", 31 0, L_0x564fade9f600;  alias, 1 drivers
v0x564fade6d930_0 .net "write_reg", 5 0, L_0x564fade9f480;  alias, 1 drivers
E_0x564fade6b7a0 .event posedge, v0x564fade63fe0_0, v0x564fade63820_0;
L_0x564fade9bd90 .cmp/eq 6, L_0x564fade9f480, L_0x564fade9b810;
L_0x564fade9c050 .array/port v0x564fade6cc90, L_0x564fade9c0f0;
L_0x564fade9c0f0 .concat [ 6 2 0 0], L_0x564fade9b810, L_0x7f0277bb7498;
L_0x564fade9c2a0 .functor MUXZ 32, L_0x564fade9c050, L_0x564fade9f600, L_0x564fade9bf50, C4<>;
L_0x564fade9c450 .cmp/eq 6, L_0x564fade9f480, L_0x564fade9b8b0;
L_0x564fade9c5f0 .array/port v0x564fade6cc90, L_0x564fade9c690;
L_0x564fade9c690 .concat [ 6 2 0 0], L_0x564fade9b8b0, L_0x7f0277bb74e0;
L_0x564fade9c780 .functor MUXZ 32, L_0x564fade9c5f0, L_0x564fade9f600, L_0x564fade9c580, C4<>;
S_0x564fade6b7e0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x564fade6b590;
 .timescale -9 -12;
v0x564fade6b9e0_0 .var "reg_index", 5 0;
v0x564fade6bae0_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x564fade6bae0_0;
    %load/vec4 v0x564fade6b9e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x564fade6cc90, 4, 0;
    %end;
S_0x564fade6f4d0 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x564fade6f810_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade6f8d0_0 .net "flush", 0 0, L_0x564fade9b540;  alias, 1 drivers
v0x564fade6f990_0 .net "instr_in", 31 0, v0x564fade70ac0_0;  alias, 1 drivers
v0x564fade6fa80_0 .var "instr_out", 31 0;
v0x564fade6fb40_0 .net "pc_in", 31 0, v0x564fade74f90_0;  alias, 1 drivers
v0x564fade6fc70_0 .var "pc_out", 31 0;
E_0x564fade6f790 .event negedge, v0x564fade63820_0;
S_0x564fade6fe10 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x564fade6fff0 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x564fade709b0_0 .net "address", 31 0, v0x564fade74f90_0;  alias, 1 drivers
v0x564fade70ac0_0 .var "instruction", 31 0;
v0x564fade70b90 .array "mem", 255 0, 31 0;
v0x564fade70b90_0 .array/port v0x564fade70b90, 0;
v0x564fade70b90_1 .array/port v0x564fade70b90, 1;
v0x564fade70b90_2 .array/port v0x564fade70b90, 2;
E_0x564fade70140/0 .event anyedge, v0x564fade6fb40_0, v0x564fade70b90_0, v0x564fade70b90_1, v0x564fade70b90_2;
v0x564fade70b90_3 .array/port v0x564fade70b90, 3;
v0x564fade70b90_4 .array/port v0x564fade70b90, 4;
v0x564fade70b90_5 .array/port v0x564fade70b90, 5;
v0x564fade70b90_6 .array/port v0x564fade70b90, 6;
E_0x564fade70140/1 .event anyedge, v0x564fade70b90_3, v0x564fade70b90_4, v0x564fade70b90_5, v0x564fade70b90_6;
v0x564fade70b90_7 .array/port v0x564fade70b90, 7;
v0x564fade70b90_8 .array/port v0x564fade70b90, 8;
v0x564fade70b90_9 .array/port v0x564fade70b90, 9;
v0x564fade70b90_10 .array/port v0x564fade70b90, 10;
E_0x564fade70140/2 .event anyedge, v0x564fade70b90_7, v0x564fade70b90_8, v0x564fade70b90_9, v0x564fade70b90_10;
v0x564fade70b90_11 .array/port v0x564fade70b90, 11;
v0x564fade70b90_12 .array/port v0x564fade70b90, 12;
v0x564fade70b90_13 .array/port v0x564fade70b90, 13;
v0x564fade70b90_14 .array/port v0x564fade70b90, 14;
E_0x564fade70140/3 .event anyedge, v0x564fade70b90_11, v0x564fade70b90_12, v0x564fade70b90_13, v0x564fade70b90_14;
v0x564fade70b90_15 .array/port v0x564fade70b90, 15;
v0x564fade70b90_16 .array/port v0x564fade70b90, 16;
v0x564fade70b90_17 .array/port v0x564fade70b90, 17;
v0x564fade70b90_18 .array/port v0x564fade70b90, 18;
E_0x564fade70140/4 .event anyedge, v0x564fade70b90_15, v0x564fade70b90_16, v0x564fade70b90_17, v0x564fade70b90_18;
v0x564fade70b90_19 .array/port v0x564fade70b90, 19;
v0x564fade70b90_20 .array/port v0x564fade70b90, 20;
v0x564fade70b90_21 .array/port v0x564fade70b90, 21;
v0x564fade70b90_22 .array/port v0x564fade70b90, 22;
E_0x564fade70140/5 .event anyedge, v0x564fade70b90_19, v0x564fade70b90_20, v0x564fade70b90_21, v0x564fade70b90_22;
v0x564fade70b90_23 .array/port v0x564fade70b90, 23;
v0x564fade70b90_24 .array/port v0x564fade70b90, 24;
v0x564fade70b90_25 .array/port v0x564fade70b90, 25;
v0x564fade70b90_26 .array/port v0x564fade70b90, 26;
E_0x564fade70140/6 .event anyedge, v0x564fade70b90_23, v0x564fade70b90_24, v0x564fade70b90_25, v0x564fade70b90_26;
v0x564fade70b90_27 .array/port v0x564fade70b90, 27;
v0x564fade70b90_28 .array/port v0x564fade70b90, 28;
v0x564fade70b90_29 .array/port v0x564fade70b90, 29;
v0x564fade70b90_30 .array/port v0x564fade70b90, 30;
E_0x564fade70140/7 .event anyedge, v0x564fade70b90_27, v0x564fade70b90_28, v0x564fade70b90_29, v0x564fade70b90_30;
v0x564fade70b90_31 .array/port v0x564fade70b90, 31;
v0x564fade70b90_32 .array/port v0x564fade70b90, 32;
v0x564fade70b90_33 .array/port v0x564fade70b90, 33;
v0x564fade70b90_34 .array/port v0x564fade70b90, 34;
E_0x564fade70140/8 .event anyedge, v0x564fade70b90_31, v0x564fade70b90_32, v0x564fade70b90_33, v0x564fade70b90_34;
v0x564fade70b90_35 .array/port v0x564fade70b90, 35;
v0x564fade70b90_36 .array/port v0x564fade70b90, 36;
v0x564fade70b90_37 .array/port v0x564fade70b90, 37;
v0x564fade70b90_38 .array/port v0x564fade70b90, 38;
E_0x564fade70140/9 .event anyedge, v0x564fade70b90_35, v0x564fade70b90_36, v0x564fade70b90_37, v0x564fade70b90_38;
v0x564fade70b90_39 .array/port v0x564fade70b90, 39;
v0x564fade70b90_40 .array/port v0x564fade70b90, 40;
v0x564fade70b90_41 .array/port v0x564fade70b90, 41;
v0x564fade70b90_42 .array/port v0x564fade70b90, 42;
E_0x564fade70140/10 .event anyedge, v0x564fade70b90_39, v0x564fade70b90_40, v0x564fade70b90_41, v0x564fade70b90_42;
v0x564fade70b90_43 .array/port v0x564fade70b90, 43;
v0x564fade70b90_44 .array/port v0x564fade70b90, 44;
v0x564fade70b90_45 .array/port v0x564fade70b90, 45;
v0x564fade70b90_46 .array/port v0x564fade70b90, 46;
E_0x564fade70140/11 .event anyedge, v0x564fade70b90_43, v0x564fade70b90_44, v0x564fade70b90_45, v0x564fade70b90_46;
v0x564fade70b90_47 .array/port v0x564fade70b90, 47;
v0x564fade70b90_48 .array/port v0x564fade70b90, 48;
v0x564fade70b90_49 .array/port v0x564fade70b90, 49;
v0x564fade70b90_50 .array/port v0x564fade70b90, 50;
E_0x564fade70140/12 .event anyedge, v0x564fade70b90_47, v0x564fade70b90_48, v0x564fade70b90_49, v0x564fade70b90_50;
v0x564fade70b90_51 .array/port v0x564fade70b90, 51;
v0x564fade70b90_52 .array/port v0x564fade70b90, 52;
v0x564fade70b90_53 .array/port v0x564fade70b90, 53;
v0x564fade70b90_54 .array/port v0x564fade70b90, 54;
E_0x564fade70140/13 .event anyedge, v0x564fade70b90_51, v0x564fade70b90_52, v0x564fade70b90_53, v0x564fade70b90_54;
v0x564fade70b90_55 .array/port v0x564fade70b90, 55;
v0x564fade70b90_56 .array/port v0x564fade70b90, 56;
v0x564fade70b90_57 .array/port v0x564fade70b90, 57;
v0x564fade70b90_58 .array/port v0x564fade70b90, 58;
E_0x564fade70140/14 .event anyedge, v0x564fade70b90_55, v0x564fade70b90_56, v0x564fade70b90_57, v0x564fade70b90_58;
v0x564fade70b90_59 .array/port v0x564fade70b90, 59;
v0x564fade70b90_60 .array/port v0x564fade70b90, 60;
v0x564fade70b90_61 .array/port v0x564fade70b90, 61;
v0x564fade70b90_62 .array/port v0x564fade70b90, 62;
E_0x564fade70140/15 .event anyedge, v0x564fade70b90_59, v0x564fade70b90_60, v0x564fade70b90_61, v0x564fade70b90_62;
v0x564fade70b90_63 .array/port v0x564fade70b90, 63;
v0x564fade70b90_64 .array/port v0x564fade70b90, 64;
v0x564fade70b90_65 .array/port v0x564fade70b90, 65;
v0x564fade70b90_66 .array/port v0x564fade70b90, 66;
E_0x564fade70140/16 .event anyedge, v0x564fade70b90_63, v0x564fade70b90_64, v0x564fade70b90_65, v0x564fade70b90_66;
v0x564fade70b90_67 .array/port v0x564fade70b90, 67;
v0x564fade70b90_68 .array/port v0x564fade70b90, 68;
v0x564fade70b90_69 .array/port v0x564fade70b90, 69;
v0x564fade70b90_70 .array/port v0x564fade70b90, 70;
E_0x564fade70140/17 .event anyedge, v0x564fade70b90_67, v0x564fade70b90_68, v0x564fade70b90_69, v0x564fade70b90_70;
v0x564fade70b90_71 .array/port v0x564fade70b90, 71;
v0x564fade70b90_72 .array/port v0x564fade70b90, 72;
v0x564fade70b90_73 .array/port v0x564fade70b90, 73;
v0x564fade70b90_74 .array/port v0x564fade70b90, 74;
E_0x564fade70140/18 .event anyedge, v0x564fade70b90_71, v0x564fade70b90_72, v0x564fade70b90_73, v0x564fade70b90_74;
v0x564fade70b90_75 .array/port v0x564fade70b90, 75;
v0x564fade70b90_76 .array/port v0x564fade70b90, 76;
v0x564fade70b90_77 .array/port v0x564fade70b90, 77;
v0x564fade70b90_78 .array/port v0x564fade70b90, 78;
E_0x564fade70140/19 .event anyedge, v0x564fade70b90_75, v0x564fade70b90_76, v0x564fade70b90_77, v0x564fade70b90_78;
v0x564fade70b90_79 .array/port v0x564fade70b90, 79;
v0x564fade70b90_80 .array/port v0x564fade70b90, 80;
v0x564fade70b90_81 .array/port v0x564fade70b90, 81;
v0x564fade70b90_82 .array/port v0x564fade70b90, 82;
E_0x564fade70140/20 .event anyedge, v0x564fade70b90_79, v0x564fade70b90_80, v0x564fade70b90_81, v0x564fade70b90_82;
v0x564fade70b90_83 .array/port v0x564fade70b90, 83;
v0x564fade70b90_84 .array/port v0x564fade70b90, 84;
v0x564fade70b90_85 .array/port v0x564fade70b90, 85;
v0x564fade70b90_86 .array/port v0x564fade70b90, 86;
E_0x564fade70140/21 .event anyedge, v0x564fade70b90_83, v0x564fade70b90_84, v0x564fade70b90_85, v0x564fade70b90_86;
v0x564fade70b90_87 .array/port v0x564fade70b90, 87;
v0x564fade70b90_88 .array/port v0x564fade70b90, 88;
v0x564fade70b90_89 .array/port v0x564fade70b90, 89;
v0x564fade70b90_90 .array/port v0x564fade70b90, 90;
E_0x564fade70140/22 .event anyedge, v0x564fade70b90_87, v0x564fade70b90_88, v0x564fade70b90_89, v0x564fade70b90_90;
v0x564fade70b90_91 .array/port v0x564fade70b90, 91;
v0x564fade70b90_92 .array/port v0x564fade70b90, 92;
v0x564fade70b90_93 .array/port v0x564fade70b90, 93;
v0x564fade70b90_94 .array/port v0x564fade70b90, 94;
E_0x564fade70140/23 .event anyedge, v0x564fade70b90_91, v0x564fade70b90_92, v0x564fade70b90_93, v0x564fade70b90_94;
v0x564fade70b90_95 .array/port v0x564fade70b90, 95;
v0x564fade70b90_96 .array/port v0x564fade70b90, 96;
v0x564fade70b90_97 .array/port v0x564fade70b90, 97;
v0x564fade70b90_98 .array/port v0x564fade70b90, 98;
E_0x564fade70140/24 .event anyedge, v0x564fade70b90_95, v0x564fade70b90_96, v0x564fade70b90_97, v0x564fade70b90_98;
v0x564fade70b90_99 .array/port v0x564fade70b90, 99;
v0x564fade70b90_100 .array/port v0x564fade70b90, 100;
v0x564fade70b90_101 .array/port v0x564fade70b90, 101;
v0x564fade70b90_102 .array/port v0x564fade70b90, 102;
E_0x564fade70140/25 .event anyedge, v0x564fade70b90_99, v0x564fade70b90_100, v0x564fade70b90_101, v0x564fade70b90_102;
v0x564fade70b90_103 .array/port v0x564fade70b90, 103;
v0x564fade70b90_104 .array/port v0x564fade70b90, 104;
v0x564fade70b90_105 .array/port v0x564fade70b90, 105;
v0x564fade70b90_106 .array/port v0x564fade70b90, 106;
E_0x564fade70140/26 .event anyedge, v0x564fade70b90_103, v0x564fade70b90_104, v0x564fade70b90_105, v0x564fade70b90_106;
v0x564fade70b90_107 .array/port v0x564fade70b90, 107;
v0x564fade70b90_108 .array/port v0x564fade70b90, 108;
v0x564fade70b90_109 .array/port v0x564fade70b90, 109;
v0x564fade70b90_110 .array/port v0x564fade70b90, 110;
E_0x564fade70140/27 .event anyedge, v0x564fade70b90_107, v0x564fade70b90_108, v0x564fade70b90_109, v0x564fade70b90_110;
v0x564fade70b90_111 .array/port v0x564fade70b90, 111;
v0x564fade70b90_112 .array/port v0x564fade70b90, 112;
v0x564fade70b90_113 .array/port v0x564fade70b90, 113;
v0x564fade70b90_114 .array/port v0x564fade70b90, 114;
E_0x564fade70140/28 .event anyedge, v0x564fade70b90_111, v0x564fade70b90_112, v0x564fade70b90_113, v0x564fade70b90_114;
v0x564fade70b90_115 .array/port v0x564fade70b90, 115;
v0x564fade70b90_116 .array/port v0x564fade70b90, 116;
v0x564fade70b90_117 .array/port v0x564fade70b90, 117;
v0x564fade70b90_118 .array/port v0x564fade70b90, 118;
E_0x564fade70140/29 .event anyedge, v0x564fade70b90_115, v0x564fade70b90_116, v0x564fade70b90_117, v0x564fade70b90_118;
v0x564fade70b90_119 .array/port v0x564fade70b90, 119;
v0x564fade70b90_120 .array/port v0x564fade70b90, 120;
v0x564fade70b90_121 .array/port v0x564fade70b90, 121;
v0x564fade70b90_122 .array/port v0x564fade70b90, 122;
E_0x564fade70140/30 .event anyedge, v0x564fade70b90_119, v0x564fade70b90_120, v0x564fade70b90_121, v0x564fade70b90_122;
v0x564fade70b90_123 .array/port v0x564fade70b90, 123;
v0x564fade70b90_124 .array/port v0x564fade70b90, 124;
v0x564fade70b90_125 .array/port v0x564fade70b90, 125;
v0x564fade70b90_126 .array/port v0x564fade70b90, 126;
E_0x564fade70140/31 .event anyedge, v0x564fade70b90_123, v0x564fade70b90_124, v0x564fade70b90_125, v0x564fade70b90_126;
v0x564fade70b90_127 .array/port v0x564fade70b90, 127;
v0x564fade70b90_128 .array/port v0x564fade70b90, 128;
v0x564fade70b90_129 .array/port v0x564fade70b90, 129;
v0x564fade70b90_130 .array/port v0x564fade70b90, 130;
E_0x564fade70140/32 .event anyedge, v0x564fade70b90_127, v0x564fade70b90_128, v0x564fade70b90_129, v0x564fade70b90_130;
v0x564fade70b90_131 .array/port v0x564fade70b90, 131;
v0x564fade70b90_132 .array/port v0x564fade70b90, 132;
v0x564fade70b90_133 .array/port v0x564fade70b90, 133;
v0x564fade70b90_134 .array/port v0x564fade70b90, 134;
E_0x564fade70140/33 .event anyedge, v0x564fade70b90_131, v0x564fade70b90_132, v0x564fade70b90_133, v0x564fade70b90_134;
v0x564fade70b90_135 .array/port v0x564fade70b90, 135;
v0x564fade70b90_136 .array/port v0x564fade70b90, 136;
v0x564fade70b90_137 .array/port v0x564fade70b90, 137;
v0x564fade70b90_138 .array/port v0x564fade70b90, 138;
E_0x564fade70140/34 .event anyedge, v0x564fade70b90_135, v0x564fade70b90_136, v0x564fade70b90_137, v0x564fade70b90_138;
v0x564fade70b90_139 .array/port v0x564fade70b90, 139;
v0x564fade70b90_140 .array/port v0x564fade70b90, 140;
v0x564fade70b90_141 .array/port v0x564fade70b90, 141;
v0x564fade70b90_142 .array/port v0x564fade70b90, 142;
E_0x564fade70140/35 .event anyedge, v0x564fade70b90_139, v0x564fade70b90_140, v0x564fade70b90_141, v0x564fade70b90_142;
v0x564fade70b90_143 .array/port v0x564fade70b90, 143;
v0x564fade70b90_144 .array/port v0x564fade70b90, 144;
v0x564fade70b90_145 .array/port v0x564fade70b90, 145;
v0x564fade70b90_146 .array/port v0x564fade70b90, 146;
E_0x564fade70140/36 .event anyedge, v0x564fade70b90_143, v0x564fade70b90_144, v0x564fade70b90_145, v0x564fade70b90_146;
v0x564fade70b90_147 .array/port v0x564fade70b90, 147;
v0x564fade70b90_148 .array/port v0x564fade70b90, 148;
v0x564fade70b90_149 .array/port v0x564fade70b90, 149;
v0x564fade70b90_150 .array/port v0x564fade70b90, 150;
E_0x564fade70140/37 .event anyedge, v0x564fade70b90_147, v0x564fade70b90_148, v0x564fade70b90_149, v0x564fade70b90_150;
v0x564fade70b90_151 .array/port v0x564fade70b90, 151;
v0x564fade70b90_152 .array/port v0x564fade70b90, 152;
v0x564fade70b90_153 .array/port v0x564fade70b90, 153;
v0x564fade70b90_154 .array/port v0x564fade70b90, 154;
E_0x564fade70140/38 .event anyedge, v0x564fade70b90_151, v0x564fade70b90_152, v0x564fade70b90_153, v0x564fade70b90_154;
v0x564fade70b90_155 .array/port v0x564fade70b90, 155;
v0x564fade70b90_156 .array/port v0x564fade70b90, 156;
v0x564fade70b90_157 .array/port v0x564fade70b90, 157;
v0x564fade70b90_158 .array/port v0x564fade70b90, 158;
E_0x564fade70140/39 .event anyedge, v0x564fade70b90_155, v0x564fade70b90_156, v0x564fade70b90_157, v0x564fade70b90_158;
v0x564fade70b90_159 .array/port v0x564fade70b90, 159;
v0x564fade70b90_160 .array/port v0x564fade70b90, 160;
v0x564fade70b90_161 .array/port v0x564fade70b90, 161;
v0x564fade70b90_162 .array/port v0x564fade70b90, 162;
E_0x564fade70140/40 .event anyedge, v0x564fade70b90_159, v0x564fade70b90_160, v0x564fade70b90_161, v0x564fade70b90_162;
v0x564fade70b90_163 .array/port v0x564fade70b90, 163;
v0x564fade70b90_164 .array/port v0x564fade70b90, 164;
v0x564fade70b90_165 .array/port v0x564fade70b90, 165;
v0x564fade70b90_166 .array/port v0x564fade70b90, 166;
E_0x564fade70140/41 .event anyedge, v0x564fade70b90_163, v0x564fade70b90_164, v0x564fade70b90_165, v0x564fade70b90_166;
v0x564fade70b90_167 .array/port v0x564fade70b90, 167;
v0x564fade70b90_168 .array/port v0x564fade70b90, 168;
v0x564fade70b90_169 .array/port v0x564fade70b90, 169;
v0x564fade70b90_170 .array/port v0x564fade70b90, 170;
E_0x564fade70140/42 .event anyedge, v0x564fade70b90_167, v0x564fade70b90_168, v0x564fade70b90_169, v0x564fade70b90_170;
v0x564fade70b90_171 .array/port v0x564fade70b90, 171;
v0x564fade70b90_172 .array/port v0x564fade70b90, 172;
v0x564fade70b90_173 .array/port v0x564fade70b90, 173;
v0x564fade70b90_174 .array/port v0x564fade70b90, 174;
E_0x564fade70140/43 .event anyedge, v0x564fade70b90_171, v0x564fade70b90_172, v0x564fade70b90_173, v0x564fade70b90_174;
v0x564fade70b90_175 .array/port v0x564fade70b90, 175;
v0x564fade70b90_176 .array/port v0x564fade70b90, 176;
v0x564fade70b90_177 .array/port v0x564fade70b90, 177;
v0x564fade70b90_178 .array/port v0x564fade70b90, 178;
E_0x564fade70140/44 .event anyedge, v0x564fade70b90_175, v0x564fade70b90_176, v0x564fade70b90_177, v0x564fade70b90_178;
v0x564fade70b90_179 .array/port v0x564fade70b90, 179;
v0x564fade70b90_180 .array/port v0x564fade70b90, 180;
v0x564fade70b90_181 .array/port v0x564fade70b90, 181;
v0x564fade70b90_182 .array/port v0x564fade70b90, 182;
E_0x564fade70140/45 .event anyedge, v0x564fade70b90_179, v0x564fade70b90_180, v0x564fade70b90_181, v0x564fade70b90_182;
v0x564fade70b90_183 .array/port v0x564fade70b90, 183;
v0x564fade70b90_184 .array/port v0x564fade70b90, 184;
v0x564fade70b90_185 .array/port v0x564fade70b90, 185;
v0x564fade70b90_186 .array/port v0x564fade70b90, 186;
E_0x564fade70140/46 .event anyedge, v0x564fade70b90_183, v0x564fade70b90_184, v0x564fade70b90_185, v0x564fade70b90_186;
v0x564fade70b90_187 .array/port v0x564fade70b90, 187;
v0x564fade70b90_188 .array/port v0x564fade70b90, 188;
v0x564fade70b90_189 .array/port v0x564fade70b90, 189;
v0x564fade70b90_190 .array/port v0x564fade70b90, 190;
E_0x564fade70140/47 .event anyedge, v0x564fade70b90_187, v0x564fade70b90_188, v0x564fade70b90_189, v0x564fade70b90_190;
v0x564fade70b90_191 .array/port v0x564fade70b90, 191;
v0x564fade70b90_192 .array/port v0x564fade70b90, 192;
v0x564fade70b90_193 .array/port v0x564fade70b90, 193;
v0x564fade70b90_194 .array/port v0x564fade70b90, 194;
E_0x564fade70140/48 .event anyedge, v0x564fade70b90_191, v0x564fade70b90_192, v0x564fade70b90_193, v0x564fade70b90_194;
v0x564fade70b90_195 .array/port v0x564fade70b90, 195;
v0x564fade70b90_196 .array/port v0x564fade70b90, 196;
v0x564fade70b90_197 .array/port v0x564fade70b90, 197;
v0x564fade70b90_198 .array/port v0x564fade70b90, 198;
E_0x564fade70140/49 .event anyedge, v0x564fade70b90_195, v0x564fade70b90_196, v0x564fade70b90_197, v0x564fade70b90_198;
v0x564fade70b90_199 .array/port v0x564fade70b90, 199;
v0x564fade70b90_200 .array/port v0x564fade70b90, 200;
v0x564fade70b90_201 .array/port v0x564fade70b90, 201;
v0x564fade70b90_202 .array/port v0x564fade70b90, 202;
E_0x564fade70140/50 .event anyedge, v0x564fade70b90_199, v0x564fade70b90_200, v0x564fade70b90_201, v0x564fade70b90_202;
v0x564fade70b90_203 .array/port v0x564fade70b90, 203;
v0x564fade70b90_204 .array/port v0x564fade70b90, 204;
v0x564fade70b90_205 .array/port v0x564fade70b90, 205;
v0x564fade70b90_206 .array/port v0x564fade70b90, 206;
E_0x564fade70140/51 .event anyedge, v0x564fade70b90_203, v0x564fade70b90_204, v0x564fade70b90_205, v0x564fade70b90_206;
v0x564fade70b90_207 .array/port v0x564fade70b90, 207;
v0x564fade70b90_208 .array/port v0x564fade70b90, 208;
v0x564fade70b90_209 .array/port v0x564fade70b90, 209;
v0x564fade70b90_210 .array/port v0x564fade70b90, 210;
E_0x564fade70140/52 .event anyedge, v0x564fade70b90_207, v0x564fade70b90_208, v0x564fade70b90_209, v0x564fade70b90_210;
v0x564fade70b90_211 .array/port v0x564fade70b90, 211;
v0x564fade70b90_212 .array/port v0x564fade70b90, 212;
v0x564fade70b90_213 .array/port v0x564fade70b90, 213;
v0x564fade70b90_214 .array/port v0x564fade70b90, 214;
E_0x564fade70140/53 .event anyedge, v0x564fade70b90_211, v0x564fade70b90_212, v0x564fade70b90_213, v0x564fade70b90_214;
v0x564fade70b90_215 .array/port v0x564fade70b90, 215;
v0x564fade70b90_216 .array/port v0x564fade70b90, 216;
v0x564fade70b90_217 .array/port v0x564fade70b90, 217;
v0x564fade70b90_218 .array/port v0x564fade70b90, 218;
E_0x564fade70140/54 .event anyedge, v0x564fade70b90_215, v0x564fade70b90_216, v0x564fade70b90_217, v0x564fade70b90_218;
v0x564fade70b90_219 .array/port v0x564fade70b90, 219;
v0x564fade70b90_220 .array/port v0x564fade70b90, 220;
v0x564fade70b90_221 .array/port v0x564fade70b90, 221;
v0x564fade70b90_222 .array/port v0x564fade70b90, 222;
E_0x564fade70140/55 .event anyedge, v0x564fade70b90_219, v0x564fade70b90_220, v0x564fade70b90_221, v0x564fade70b90_222;
v0x564fade70b90_223 .array/port v0x564fade70b90, 223;
v0x564fade70b90_224 .array/port v0x564fade70b90, 224;
v0x564fade70b90_225 .array/port v0x564fade70b90, 225;
v0x564fade70b90_226 .array/port v0x564fade70b90, 226;
E_0x564fade70140/56 .event anyedge, v0x564fade70b90_223, v0x564fade70b90_224, v0x564fade70b90_225, v0x564fade70b90_226;
v0x564fade70b90_227 .array/port v0x564fade70b90, 227;
v0x564fade70b90_228 .array/port v0x564fade70b90, 228;
v0x564fade70b90_229 .array/port v0x564fade70b90, 229;
v0x564fade70b90_230 .array/port v0x564fade70b90, 230;
E_0x564fade70140/57 .event anyedge, v0x564fade70b90_227, v0x564fade70b90_228, v0x564fade70b90_229, v0x564fade70b90_230;
v0x564fade70b90_231 .array/port v0x564fade70b90, 231;
v0x564fade70b90_232 .array/port v0x564fade70b90, 232;
v0x564fade70b90_233 .array/port v0x564fade70b90, 233;
v0x564fade70b90_234 .array/port v0x564fade70b90, 234;
E_0x564fade70140/58 .event anyedge, v0x564fade70b90_231, v0x564fade70b90_232, v0x564fade70b90_233, v0x564fade70b90_234;
v0x564fade70b90_235 .array/port v0x564fade70b90, 235;
v0x564fade70b90_236 .array/port v0x564fade70b90, 236;
v0x564fade70b90_237 .array/port v0x564fade70b90, 237;
v0x564fade70b90_238 .array/port v0x564fade70b90, 238;
E_0x564fade70140/59 .event anyedge, v0x564fade70b90_235, v0x564fade70b90_236, v0x564fade70b90_237, v0x564fade70b90_238;
v0x564fade70b90_239 .array/port v0x564fade70b90, 239;
v0x564fade70b90_240 .array/port v0x564fade70b90, 240;
v0x564fade70b90_241 .array/port v0x564fade70b90, 241;
v0x564fade70b90_242 .array/port v0x564fade70b90, 242;
E_0x564fade70140/60 .event anyedge, v0x564fade70b90_239, v0x564fade70b90_240, v0x564fade70b90_241, v0x564fade70b90_242;
v0x564fade70b90_243 .array/port v0x564fade70b90, 243;
v0x564fade70b90_244 .array/port v0x564fade70b90, 244;
v0x564fade70b90_245 .array/port v0x564fade70b90, 245;
v0x564fade70b90_246 .array/port v0x564fade70b90, 246;
E_0x564fade70140/61 .event anyedge, v0x564fade70b90_243, v0x564fade70b90_244, v0x564fade70b90_245, v0x564fade70b90_246;
v0x564fade70b90_247 .array/port v0x564fade70b90, 247;
v0x564fade70b90_248 .array/port v0x564fade70b90, 248;
v0x564fade70b90_249 .array/port v0x564fade70b90, 249;
v0x564fade70b90_250 .array/port v0x564fade70b90, 250;
E_0x564fade70140/62 .event anyedge, v0x564fade70b90_247, v0x564fade70b90_248, v0x564fade70b90_249, v0x564fade70b90_250;
v0x564fade70b90_251 .array/port v0x564fade70b90, 251;
v0x564fade70b90_252 .array/port v0x564fade70b90, 252;
v0x564fade70b90_253 .array/port v0x564fade70b90, 253;
v0x564fade70b90_254 .array/port v0x564fade70b90, 254;
E_0x564fade70140/63 .event anyedge, v0x564fade70b90_251, v0x564fade70b90_252, v0x564fade70b90_253, v0x564fade70b90_254;
v0x564fade70b90_255 .array/port v0x564fade70b90, 255;
E_0x564fade70140/64 .event anyedge, v0x564fade70b90_255;
E_0x564fade70140 .event/or E_0x564fade70140/0, E_0x564fade70140/1, E_0x564fade70140/2, E_0x564fade70140/3, E_0x564fade70140/4, E_0x564fade70140/5, E_0x564fade70140/6, E_0x564fade70140/7, E_0x564fade70140/8, E_0x564fade70140/9, E_0x564fade70140/10, E_0x564fade70140/11, E_0x564fade70140/12, E_0x564fade70140/13, E_0x564fade70140/14, E_0x564fade70140/15, E_0x564fade70140/16, E_0x564fade70140/17, E_0x564fade70140/18, E_0x564fade70140/19, E_0x564fade70140/20, E_0x564fade70140/21, E_0x564fade70140/22, E_0x564fade70140/23, E_0x564fade70140/24, E_0x564fade70140/25, E_0x564fade70140/26, E_0x564fade70140/27, E_0x564fade70140/28, E_0x564fade70140/29, E_0x564fade70140/30, E_0x564fade70140/31, E_0x564fade70140/32, E_0x564fade70140/33, E_0x564fade70140/34, E_0x564fade70140/35, E_0x564fade70140/36, E_0x564fade70140/37, E_0x564fade70140/38, E_0x564fade70140/39, E_0x564fade70140/40, E_0x564fade70140/41, E_0x564fade70140/42, E_0x564fade70140/43, E_0x564fade70140/44, E_0x564fade70140/45, E_0x564fade70140/46, E_0x564fade70140/47, E_0x564fade70140/48, E_0x564fade70140/49, E_0x564fade70140/50, E_0x564fade70140/51, E_0x564fade70140/52, E_0x564fade70140/53, E_0x564fade70140/54, E_0x564fade70140/55, E_0x564fade70140/56, E_0x564fade70140/57, E_0x564fade70140/58, E_0x564fade70140/59, E_0x564fade70140/60, E_0x564fade70140/61, E_0x564fade70140/62, E_0x564fade70140/63, E_0x564fade70140/64;
S_0x564fade734b0 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x564fade9b200 .functor AND 1, v0x564fade67d70_0, v0x564fade73ba0_0, C4<1>, C4<1>;
L_0x564fade9b270 .functor OR 1, v0x564fade67f20_0, L_0x564fade9b200, C4<0>, C4<0>;
L_0x564fade9b540 .functor BUFZ 1, L_0x564fade9b270, C4<0>, C4<0>, C4<0>;
v0x564fade75220_0 .net *"_ivl_2", 0 0, L_0x564fade9b200;  1 drivers
v0x564fade75320_0 .net "branch", 0 0, v0x564fade67d70_0;  alias, 1 drivers
v0x564fade753e0_0 .net "branch_taken", 0 0, v0x564fade73ba0_0;  1 drivers
v0x564fade754e0_0 .net "branch_target", 31 0, L_0x564fade9ee60;  alias, 1 drivers
v0x564fade75580_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade75620_0 .net "flush", 0 0, L_0x564fade9b540;  alias, 1 drivers
v0x564fade756c0_0 .net "id_opcode", 3 0, L_0x564fade9b640;  1 drivers
v0x564fade75790_0 .net "id_pc", 31 0, v0x564fade6fc70_0;  alias, 1 drivers
v0x564fade75880_0 .net "jump", 0 0, v0x564fade67f20_0;  alias, 1 drivers
v0x564fade759b0_0 .net "next_pc", 31 0, L_0x564fade9b380;  alias, 1 drivers
v0x564fade75a50_0 .net "pc_mux_sel", 0 0, L_0x564fade9b270;  1 drivers
v0x564fade75af0_0 .net "pc_out", 31 0, v0x564fade74f90_0;  alias, 1 drivers
v0x564fade75c20_0 .net "pc_plus_one", 31 0, L_0x564fade9b160;  1 drivers
v0x564fade75cc0_0 .net "prev_neg_flag", 0 0, v0x564fade64320_0;  alias, 1 drivers
v0x564fade75db0_0 .net "prev_zero_flag", 0 0, v0x564fade64850_0;  alias, 1 drivers
v0x564fade75ea0_0 .net "rst", 0 0, o0x7f0277ee47a8;  alias, 0 drivers
S_0x564fade737c0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x564fade734b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x564fade70090 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x564fade700d0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x564fade73ba0_0 .var "branch_taken", 0 0;
v0x564fade73c80_0 .net "neg_flag", 0 0, v0x564fade64320_0;  alias, 1 drivers
v0x564fade73d70_0 .net "opcode", 3 0, L_0x564fade9b640;  alias, 1 drivers
v0x564fade73e40_0 .net "zero_flag", 0 0, v0x564fade64850_0;  alias, 1 drivers
E_0x564fade73b40 .event anyedge, v0x564fade73d70_0, v0x564fade64850_0, v0x564fade64320_0;
S_0x564fade73f80 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x564fade734b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x564fade741d0_0 .net "a", 31 0, v0x564fade74f90_0;  alias, 1 drivers
L_0x7f0277bb7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564fade74300_0 .net "b", 31 0, L_0x7f0277bb7450;  1 drivers
v0x564fade743e0_0 .net "out", 31 0, L_0x564fade9b160;  alias, 1 drivers
L_0x564fade9b160 .arith/sum 32, v0x564fade74f90_0, L_0x7f0277bb7450;
S_0x564fade74520 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x564fade734b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x564fade747a0_0 .net "in0", 31 0, L_0x564fade9b160;  alias, 1 drivers
v0x564fade74870_0 .net "in1", 31 0, L_0x564fade9ee60;  alias, 1 drivers
v0x564fade74960_0 .net "out", 31 0, L_0x564fade9b380;  alias, 1 drivers
v0x564fade74a20_0 .net "sel", 0 0, L_0x564fade9b270;  alias, 1 drivers
L_0x564fade9b380 .functor MUXZ 32, L_0x564fade9b160, L_0x564fade9ee60, L_0x564fade9b270, C4<>;
S_0x564fade74b90 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x564fade734b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x564fade74de0_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade74ea0_0 .net "pc_in", 31 0, L_0x564fade9b380;  alias, 1 drivers
v0x564fade74f90_0 .var "pc_out", 31 0;
v0x564fade75060_0 .net "rst", 0 0, o0x7f0277ee47a8;  alias, 0 drivers
S_0x564fade760f0 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x564fade9ef00 .functor BUFZ 32, v0x564fade640a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564fade9ef70 .functor BUFZ 6, v0x564fade644c0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade9efe0 .functor BUFZ 6, v0x564fade64770_0, C4<000000>, C4<000000>, C4<000000>;
L_0x564fade9f050 .functor BUFZ 4, v0x564fade643e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x564fade9f0f0 .functor BUFZ 1, v0x564fade64850_0, C4<0>, C4<0>, C4<0>;
L_0x564fade9f160 .functor BUFZ 1, v0x564fade64320_0, C4<0>, C4<0>, C4<0>;
L_0x564fade9f220 .functor BUFZ 1, v0x564fade646b0_0, C4<0>, C4<0>, C4<0>;
L_0x564fade9f290 .functor BUFZ 1, v0x564fade64260_0, C4<0>, C4<0>, C4<0>;
v0x564fade7a000_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade7a1d0_0 .net "ex_alu_result", 31 0, v0x564fade640a0_0;  alias, 1 drivers
v0x564fade7a290_0 .net "ex_mem_to_reg", 0 0, v0x564fade64260_0;  alias, 1 drivers
v0x564fade7a360_0 .net "ex_mem_write", 0 0, v0x564fade68080_0;  alias, 1 drivers
v0x564fade7a450_0 .net "ex_neg_flag", 0 0, v0x564fade64320_0;  alias, 1 drivers
v0x564fade7a540_0 .net "ex_opcode", 3 0, v0x564fade643e0_0;  alias, 1 drivers
v0x564fade7a5e0_0 .net "ex_rd", 5 0, v0x564fade644c0_0;  alias, 1 drivers
v0x564fade7a6d0_0 .net "ex_reg_write", 0 0, v0x564fade646b0_0;  alias, 1 drivers
v0x564fade7a7c0_0 .net "ex_rt", 5 0, v0x564fade64770_0;  alias, 1 drivers
v0x564fade7a860_0 .net "ex_write_data", 31 0, v0x564fade64180_0;  alias, 1 drivers
v0x564fade7a900_0 .net "ex_zero_flag", 0 0, v0x564fade64850_0;  alias, 1 drivers
v0x564fade7a9a0_0 .net "mem_alu_result", 31 0, L_0x564fade9ef00;  alias, 1 drivers
v0x564fade7aa60_0 .net "mem_mem_to_reg", 0 0, L_0x564fade9f290;  alias, 1 drivers
v0x564fade7ab00_0 .net "mem_neg_flag", 0 0, L_0x564fade9f160;  alias, 1 drivers
v0x564fade7abc0_0 .net "mem_opcode", 3 0, L_0x564fade9f050;  alias, 1 drivers
v0x564fade7aca0_0 .net "mem_rd", 5 0, L_0x564fade9ef70;  alias, 1 drivers
v0x564fade7ad60_0 .net "mem_read_data", 31 0, v0x564fade79dd0_0;  alias, 1 drivers
v0x564fade7af10_0 .net "mem_reg_write", 0 0, L_0x564fade9f220;  alias, 1 drivers
v0x564fade7afe0_0 .net "mem_rt", 5 0, L_0x564fade9efe0;  alias, 1 drivers
v0x564fade7b080_0 .net "mem_zero_flag", 0 0, L_0x564fade9f0f0;  alias, 1 drivers
S_0x564fade76550 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x564fade760f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x564fade76700 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x564fade77180_0 .net "address", 31 0, v0x564fade640a0_0;  alias, 1 drivers
v0x564fade772b0_0 .net "clk", 0 0, o0x7f0277ee46b8;  alias, 0 drivers
v0x564fade77370_0 .var/i "i", 31 0;
v0x564fade77410 .array "mem", 255 0, 31 0;
v0x564fade79ce0_0 .net "mem_write", 0 0, v0x564fade68080_0;  alias, 1 drivers
v0x564fade79dd0_0 .var "read_data", 31 0;
v0x564fade79e90_0 .net "write_data", 31 0, v0x564fade64180_0;  alias, 1 drivers
E_0x564fade768b0 .event posedge, v0x564fade68080_0, v0x564fade63820_0;
v0x564fade77410_0 .array/port v0x564fade77410, 0;
v0x564fade77410_1 .array/port v0x564fade77410, 1;
v0x564fade77410_2 .array/port v0x564fade77410, 2;
E_0x564fade76930/0 .event anyedge, v0x564fade640a0_0, v0x564fade77410_0, v0x564fade77410_1, v0x564fade77410_2;
v0x564fade77410_3 .array/port v0x564fade77410, 3;
v0x564fade77410_4 .array/port v0x564fade77410, 4;
v0x564fade77410_5 .array/port v0x564fade77410, 5;
v0x564fade77410_6 .array/port v0x564fade77410, 6;
E_0x564fade76930/1 .event anyedge, v0x564fade77410_3, v0x564fade77410_4, v0x564fade77410_5, v0x564fade77410_6;
v0x564fade77410_7 .array/port v0x564fade77410, 7;
v0x564fade77410_8 .array/port v0x564fade77410, 8;
v0x564fade77410_9 .array/port v0x564fade77410, 9;
v0x564fade77410_10 .array/port v0x564fade77410, 10;
E_0x564fade76930/2 .event anyedge, v0x564fade77410_7, v0x564fade77410_8, v0x564fade77410_9, v0x564fade77410_10;
v0x564fade77410_11 .array/port v0x564fade77410, 11;
v0x564fade77410_12 .array/port v0x564fade77410, 12;
v0x564fade77410_13 .array/port v0x564fade77410, 13;
v0x564fade77410_14 .array/port v0x564fade77410, 14;
E_0x564fade76930/3 .event anyedge, v0x564fade77410_11, v0x564fade77410_12, v0x564fade77410_13, v0x564fade77410_14;
v0x564fade77410_15 .array/port v0x564fade77410, 15;
v0x564fade77410_16 .array/port v0x564fade77410, 16;
v0x564fade77410_17 .array/port v0x564fade77410, 17;
v0x564fade77410_18 .array/port v0x564fade77410, 18;
E_0x564fade76930/4 .event anyedge, v0x564fade77410_15, v0x564fade77410_16, v0x564fade77410_17, v0x564fade77410_18;
v0x564fade77410_19 .array/port v0x564fade77410, 19;
v0x564fade77410_20 .array/port v0x564fade77410, 20;
v0x564fade77410_21 .array/port v0x564fade77410, 21;
v0x564fade77410_22 .array/port v0x564fade77410, 22;
E_0x564fade76930/5 .event anyedge, v0x564fade77410_19, v0x564fade77410_20, v0x564fade77410_21, v0x564fade77410_22;
v0x564fade77410_23 .array/port v0x564fade77410, 23;
v0x564fade77410_24 .array/port v0x564fade77410, 24;
v0x564fade77410_25 .array/port v0x564fade77410, 25;
v0x564fade77410_26 .array/port v0x564fade77410, 26;
E_0x564fade76930/6 .event anyedge, v0x564fade77410_23, v0x564fade77410_24, v0x564fade77410_25, v0x564fade77410_26;
v0x564fade77410_27 .array/port v0x564fade77410, 27;
v0x564fade77410_28 .array/port v0x564fade77410, 28;
v0x564fade77410_29 .array/port v0x564fade77410, 29;
v0x564fade77410_30 .array/port v0x564fade77410, 30;
E_0x564fade76930/7 .event anyedge, v0x564fade77410_27, v0x564fade77410_28, v0x564fade77410_29, v0x564fade77410_30;
v0x564fade77410_31 .array/port v0x564fade77410, 31;
v0x564fade77410_32 .array/port v0x564fade77410, 32;
v0x564fade77410_33 .array/port v0x564fade77410, 33;
v0x564fade77410_34 .array/port v0x564fade77410, 34;
E_0x564fade76930/8 .event anyedge, v0x564fade77410_31, v0x564fade77410_32, v0x564fade77410_33, v0x564fade77410_34;
v0x564fade77410_35 .array/port v0x564fade77410, 35;
v0x564fade77410_36 .array/port v0x564fade77410, 36;
v0x564fade77410_37 .array/port v0x564fade77410, 37;
v0x564fade77410_38 .array/port v0x564fade77410, 38;
E_0x564fade76930/9 .event anyedge, v0x564fade77410_35, v0x564fade77410_36, v0x564fade77410_37, v0x564fade77410_38;
v0x564fade77410_39 .array/port v0x564fade77410, 39;
v0x564fade77410_40 .array/port v0x564fade77410, 40;
v0x564fade77410_41 .array/port v0x564fade77410, 41;
v0x564fade77410_42 .array/port v0x564fade77410, 42;
E_0x564fade76930/10 .event anyedge, v0x564fade77410_39, v0x564fade77410_40, v0x564fade77410_41, v0x564fade77410_42;
v0x564fade77410_43 .array/port v0x564fade77410, 43;
v0x564fade77410_44 .array/port v0x564fade77410, 44;
v0x564fade77410_45 .array/port v0x564fade77410, 45;
v0x564fade77410_46 .array/port v0x564fade77410, 46;
E_0x564fade76930/11 .event anyedge, v0x564fade77410_43, v0x564fade77410_44, v0x564fade77410_45, v0x564fade77410_46;
v0x564fade77410_47 .array/port v0x564fade77410, 47;
v0x564fade77410_48 .array/port v0x564fade77410, 48;
v0x564fade77410_49 .array/port v0x564fade77410, 49;
v0x564fade77410_50 .array/port v0x564fade77410, 50;
E_0x564fade76930/12 .event anyedge, v0x564fade77410_47, v0x564fade77410_48, v0x564fade77410_49, v0x564fade77410_50;
v0x564fade77410_51 .array/port v0x564fade77410, 51;
v0x564fade77410_52 .array/port v0x564fade77410, 52;
v0x564fade77410_53 .array/port v0x564fade77410, 53;
v0x564fade77410_54 .array/port v0x564fade77410, 54;
E_0x564fade76930/13 .event anyedge, v0x564fade77410_51, v0x564fade77410_52, v0x564fade77410_53, v0x564fade77410_54;
v0x564fade77410_55 .array/port v0x564fade77410, 55;
v0x564fade77410_56 .array/port v0x564fade77410, 56;
v0x564fade77410_57 .array/port v0x564fade77410, 57;
v0x564fade77410_58 .array/port v0x564fade77410, 58;
E_0x564fade76930/14 .event anyedge, v0x564fade77410_55, v0x564fade77410_56, v0x564fade77410_57, v0x564fade77410_58;
v0x564fade77410_59 .array/port v0x564fade77410, 59;
v0x564fade77410_60 .array/port v0x564fade77410, 60;
v0x564fade77410_61 .array/port v0x564fade77410, 61;
v0x564fade77410_62 .array/port v0x564fade77410, 62;
E_0x564fade76930/15 .event anyedge, v0x564fade77410_59, v0x564fade77410_60, v0x564fade77410_61, v0x564fade77410_62;
v0x564fade77410_63 .array/port v0x564fade77410, 63;
v0x564fade77410_64 .array/port v0x564fade77410, 64;
v0x564fade77410_65 .array/port v0x564fade77410, 65;
v0x564fade77410_66 .array/port v0x564fade77410, 66;
E_0x564fade76930/16 .event anyedge, v0x564fade77410_63, v0x564fade77410_64, v0x564fade77410_65, v0x564fade77410_66;
v0x564fade77410_67 .array/port v0x564fade77410, 67;
v0x564fade77410_68 .array/port v0x564fade77410, 68;
v0x564fade77410_69 .array/port v0x564fade77410, 69;
v0x564fade77410_70 .array/port v0x564fade77410, 70;
E_0x564fade76930/17 .event anyedge, v0x564fade77410_67, v0x564fade77410_68, v0x564fade77410_69, v0x564fade77410_70;
v0x564fade77410_71 .array/port v0x564fade77410, 71;
v0x564fade77410_72 .array/port v0x564fade77410, 72;
v0x564fade77410_73 .array/port v0x564fade77410, 73;
v0x564fade77410_74 .array/port v0x564fade77410, 74;
E_0x564fade76930/18 .event anyedge, v0x564fade77410_71, v0x564fade77410_72, v0x564fade77410_73, v0x564fade77410_74;
v0x564fade77410_75 .array/port v0x564fade77410, 75;
v0x564fade77410_76 .array/port v0x564fade77410, 76;
v0x564fade77410_77 .array/port v0x564fade77410, 77;
v0x564fade77410_78 .array/port v0x564fade77410, 78;
E_0x564fade76930/19 .event anyedge, v0x564fade77410_75, v0x564fade77410_76, v0x564fade77410_77, v0x564fade77410_78;
v0x564fade77410_79 .array/port v0x564fade77410, 79;
v0x564fade77410_80 .array/port v0x564fade77410, 80;
v0x564fade77410_81 .array/port v0x564fade77410, 81;
v0x564fade77410_82 .array/port v0x564fade77410, 82;
E_0x564fade76930/20 .event anyedge, v0x564fade77410_79, v0x564fade77410_80, v0x564fade77410_81, v0x564fade77410_82;
v0x564fade77410_83 .array/port v0x564fade77410, 83;
v0x564fade77410_84 .array/port v0x564fade77410, 84;
v0x564fade77410_85 .array/port v0x564fade77410, 85;
v0x564fade77410_86 .array/port v0x564fade77410, 86;
E_0x564fade76930/21 .event anyedge, v0x564fade77410_83, v0x564fade77410_84, v0x564fade77410_85, v0x564fade77410_86;
v0x564fade77410_87 .array/port v0x564fade77410, 87;
v0x564fade77410_88 .array/port v0x564fade77410, 88;
v0x564fade77410_89 .array/port v0x564fade77410, 89;
v0x564fade77410_90 .array/port v0x564fade77410, 90;
E_0x564fade76930/22 .event anyedge, v0x564fade77410_87, v0x564fade77410_88, v0x564fade77410_89, v0x564fade77410_90;
v0x564fade77410_91 .array/port v0x564fade77410, 91;
v0x564fade77410_92 .array/port v0x564fade77410, 92;
v0x564fade77410_93 .array/port v0x564fade77410, 93;
v0x564fade77410_94 .array/port v0x564fade77410, 94;
E_0x564fade76930/23 .event anyedge, v0x564fade77410_91, v0x564fade77410_92, v0x564fade77410_93, v0x564fade77410_94;
v0x564fade77410_95 .array/port v0x564fade77410, 95;
v0x564fade77410_96 .array/port v0x564fade77410, 96;
v0x564fade77410_97 .array/port v0x564fade77410, 97;
v0x564fade77410_98 .array/port v0x564fade77410, 98;
E_0x564fade76930/24 .event anyedge, v0x564fade77410_95, v0x564fade77410_96, v0x564fade77410_97, v0x564fade77410_98;
v0x564fade77410_99 .array/port v0x564fade77410, 99;
v0x564fade77410_100 .array/port v0x564fade77410, 100;
v0x564fade77410_101 .array/port v0x564fade77410, 101;
v0x564fade77410_102 .array/port v0x564fade77410, 102;
E_0x564fade76930/25 .event anyedge, v0x564fade77410_99, v0x564fade77410_100, v0x564fade77410_101, v0x564fade77410_102;
v0x564fade77410_103 .array/port v0x564fade77410, 103;
v0x564fade77410_104 .array/port v0x564fade77410, 104;
v0x564fade77410_105 .array/port v0x564fade77410, 105;
v0x564fade77410_106 .array/port v0x564fade77410, 106;
E_0x564fade76930/26 .event anyedge, v0x564fade77410_103, v0x564fade77410_104, v0x564fade77410_105, v0x564fade77410_106;
v0x564fade77410_107 .array/port v0x564fade77410, 107;
v0x564fade77410_108 .array/port v0x564fade77410, 108;
v0x564fade77410_109 .array/port v0x564fade77410, 109;
v0x564fade77410_110 .array/port v0x564fade77410, 110;
E_0x564fade76930/27 .event anyedge, v0x564fade77410_107, v0x564fade77410_108, v0x564fade77410_109, v0x564fade77410_110;
v0x564fade77410_111 .array/port v0x564fade77410, 111;
v0x564fade77410_112 .array/port v0x564fade77410, 112;
v0x564fade77410_113 .array/port v0x564fade77410, 113;
v0x564fade77410_114 .array/port v0x564fade77410, 114;
E_0x564fade76930/28 .event anyedge, v0x564fade77410_111, v0x564fade77410_112, v0x564fade77410_113, v0x564fade77410_114;
v0x564fade77410_115 .array/port v0x564fade77410, 115;
v0x564fade77410_116 .array/port v0x564fade77410, 116;
v0x564fade77410_117 .array/port v0x564fade77410, 117;
v0x564fade77410_118 .array/port v0x564fade77410, 118;
E_0x564fade76930/29 .event anyedge, v0x564fade77410_115, v0x564fade77410_116, v0x564fade77410_117, v0x564fade77410_118;
v0x564fade77410_119 .array/port v0x564fade77410, 119;
v0x564fade77410_120 .array/port v0x564fade77410, 120;
v0x564fade77410_121 .array/port v0x564fade77410, 121;
v0x564fade77410_122 .array/port v0x564fade77410, 122;
E_0x564fade76930/30 .event anyedge, v0x564fade77410_119, v0x564fade77410_120, v0x564fade77410_121, v0x564fade77410_122;
v0x564fade77410_123 .array/port v0x564fade77410, 123;
v0x564fade77410_124 .array/port v0x564fade77410, 124;
v0x564fade77410_125 .array/port v0x564fade77410, 125;
v0x564fade77410_126 .array/port v0x564fade77410, 126;
E_0x564fade76930/31 .event anyedge, v0x564fade77410_123, v0x564fade77410_124, v0x564fade77410_125, v0x564fade77410_126;
v0x564fade77410_127 .array/port v0x564fade77410, 127;
v0x564fade77410_128 .array/port v0x564fade77410, 128;
v0x564fade77410_129 .array/port v0x564fade77410, 129;
v0x564fade77410_130 .array/port v0x564fade77410, 130;
E_0x564fade76930/32 .event anyedge, v0x564fade77410_127, v0x564fade77410_128, v0x564fade77410_129, v0x564fade77410_130;
v0x564fade77410_131 .array/port v0x564fade77410, 131;
v0x564fade77410_132 .array/port v0x564fade77410, 132;
v0x564fade77410_133 .array/port v0x564fade77410, 133;
v0x564fade77410_134 .array/port v0x564fade77410, 134;
E_0x564fade76930/33 .event anyedge, v0x564fade77410_131, v0x564fade77410_132, v0x564fade77410_133, v0x564fade77410_134;
v0x564fade77410_135 .array/port v0x564fade77410, 135;
v0x564fade77410_136 .array/port v0x564fade77410, 136;
v0x564fade77410_137 .array/port v0x564fade77410, 137;
v0x564fade77410_138 .array/port v0x564fade77410, 138;
E_0x564fade76930/34 .event anyedge, v0x564fade77410_135, v0x564fade77410_136, v0x564fade77410_137, v0x564fade77410_138;
v0x564fade77410_139 .array/port v0x564fade77410, 139;
v0x564fade77410_140 .array/port v0x564fade77410, 140;
v0x564fade77410_141 .array/port v0x564fade77410, 141;
v0x564fade77410_142 .array/port v0x564fade77410, 142;
E_0x564fade76930/35 .event anyedge, v0x564fade77410_139, v0x564fade77410_140, v0x564fade77410_141, v0x564fade77410_142;
v0x564fade77410_143 .array/port v0x564fade77410, 143;
v0x564fade77410_144 .array/port v0x564fade77410, 144;
v0x564fade77410_145 .array/port v0x564fade77410, 145;
v0x564fade77410_146 .array/port v0x564fade77410, 146;
E_0x564fade76930/36 .event anyedge, v0x564fade77410_143, v0x564fade77410_144, v0x564fade77410_145, v0x564fade77410_146;
v0x564fade77410_147 .array/port v0x564fade77410, 147;
v0x564fade77410_148 .array/port v0x564fade77410, 148;
v0x564fade77410_149 .array/port v0x564fade77410, 149;
v0x564fade77410_150 .array/port v0x564fade77410, 150;
E_0x564fade76930/37 .event anyedge, v0x564fade77410_147, v0x564fade77410_148, v0x564fade77410_149, v0x564fade77410_150;
v0x564fade77410_151 .array/port v0x564fade77410, 151;
v0x564fade77410_152 .array/port v0x564fade77410, 152;
v0x564fade77410_153 .array/port v0x564fade77410, 153;
v0x564fade77410_154 .array/port v0x564fade77410, 154;
E_0x564fade76930/38 .event anyedge, v0x564fade77410_151, v0x564fade77410_152, v0x564fade77410_153, v0x564fade77410_154;
v0x564fade77410_155 .array/port v0x564fade77410, 155;
v0x564fade77410_156 .array/port v0x564fade77410, 156;
v0x564fade77410_157 .array/port v0x564fade77410, 157;
v0x564fade77410_158 .array/port v0x564fade77410, 158;
E_0x564fade76930/39 .event anyedge, v0x564fade77410_155, v0x564fade77410_156, v0x564fade77410_157, v0x564fade77410_158;
v0x564fade77410_159 .array/port v0x564fade77410, 159;
v0x564fade77410_160 .array/port v0x564fade77410, 160;
v0x564fade77410_161 .array/port v0x564fade77410, 161;
v0x564fade77410_162 .array/port v0x564fade77410, 162;
E_0x564fade76930/40 .event anyedge, v0x564fade77410_159, v0x564fade77410_160, v0x564fade77410_161, v0x564fade77410_162;
v0x564fade77410_163 .array/port v0x564fade77410, 163;
v0x564fade77410_164 .array/port v0x564fade77410, 164;
v0x564fade77410_165 .array/port v0x564fade77410, 165;
v0x564fade77410_166 .array/port v0x564fade77410, 166;
E_0x564fade76930/41 .event anyedge, v0x564fade77410_163, v0x564fade77410_164, v0x564fade77410_165, v0x564fade77410_166;
v0x564fade77410_167 .array/port v0x564fade77410, 167;
v0x564fade77410_168 .array/port v0x564fade77410, 168;
v0x564fade77410_169 .array/port v0x564fade77410, 169;
v0x564fade77410_170 .array/port v0x564fade77410, 170;
E_0x564fade76930/42 .event anyedge, v0x564fade77410_167, v0x564fade77410_168, v0x564fade77410_169, v0x564fade77410_170;
v0x564fade77410_171 .array/port v0x564fade77410, 171;
v0x564fade77410_172 .array/port v0x564fade77410, 172;
v0x564fade77410_173 .array/port v0x564fade77410, 173;
v0x564fade77410_174 .array/port v0x564fade77410, 174;
E_0x564fade76930/43 .event anyedge, v0x564fade77410_171, v0x564fade77410_172, v0x564fade77410_173, v0x564fade77410_174;
v0x564fade77410_175 .array/port v0x564fade77410, 175;
v0x564fade77410_176 .array/port v0x564fade77410, 176;
v0x564fade77410_177 .array/port v0x564fade77410, 177;
v0x564fade77410_178 .array/port v0x564fade77410, 178;
E_0x564fade76930/44 .event anyedge, v0x564fade77410_175, v0x564fade77410_176, v0x564fade77410_177, v0x564fade77410_178;
v0x564fade77410_179 .array/port v0x564fade77410, 179;
v0x564fade77410_180 .array/port v0x564fade77410, 180;
v0x564fade77410_181 .array/port v0x564fade77410, 181;
v0x564fade77410_182 .array/port v0x564fade77410, 182;
E_0x564fade76930/45 .event anyedge, v0x564fade77410_179, v0x564fade77410_180, v0x564fade77410_181, v0x564fade77410_182;
v0x564fade77410_183 .array/port v0x564fade77410, 183;
v0x564fade77410_184 .array/port v0x564fade77410, 184;
v0x564fade77410_185 .array/port v0x564fade77410, 185;
v0x564fade77410_186 .array/port v0x564fade77410, 186;
E_0x564fade76930/46 .event anyedge, v0x564fade77410_183, v0x564fade77410_184, v0x564fade77410_185, v0x564fade77410_186;
v0x564fade77410_187 .array/port v0x564fade77410, 187;
v0x564fade77410_188 .array/port v0x564fade77410, 188;
v0x564fade77410_189 .array/port v0x564fade77410, 189;
v0x564fade77410_190 .array/port v0x564fade77410, 190;
E_0x564fade76930/47 .event anyedge, v0x564fade77410_187, v0x564fade77410_188, v0x564fade77410_189, v0x564fade77410_190;
v0x564fade77410_191 .array/port v0x564fade77410, 191;
v0x564fade77410_192 .array/port v0x564fade77410, 192;
v0x564fade77410_193 .array/port v0x564fade77410, 193;
v0x564fade77410_194 .array/port v0x564fade77410, 194;
E_0x564fade76930/48 .event anyedge, v0x564fade77410_191, v0x564fade77410_192, v0x564fade77410_193, v0x564fade77410_194;
v0x564fade77410_195 .array/port v0x564fade77410, 195;
v0x564fade77410_196 .array/port v0x564fade77410, 196;
v0x564fade77410_197 .array/port v0x564fade77410, 197;
v0x564fade77410_198 .array/port v0x564fade77410, 198;
E_0x564fade76930/49 .event anyedge, v0x564fade77410_195, v0x564fade77410_196, v0x564fade77410_197, v0x564fade77410_198;
v0x564fade77410_199 .array/port v0x564fade77410, 199;
v0x564fade77410_200 .array/port v0x564fade77410, 200;
v0x564fade77410_201 .array/port v0x564fade77410, 201;
v0x564fade77410_202 .array/port v0x564fade77410, 202;
E_0x564fade76930/50 .event anyedge, v0x564fade77410_199, v0x564fade77410_200, v0x564fade77410_201, v0x564fade77410_202;
v0x564fade77410_203 .array/port v0x564fade77410, 203;
v0x564fade77410_204 .array/port v0x564fade77410, 204;
v0x564fade77410_205 .array/port v0x564fade77410, 205;
v0x564fade77410_206 .array/port v0x564fade77410, 206;
E_0x564fade76930/51 .event anyedge, v0x564fade77410_203, v0x564fade77410_204, v0x564fade77410_205, v0x564fade77410_206;
v0x564fade77410_207 .array/port v0x564fade77410, 207;
v0x564fade77410_208 .array/port v0x564fade77410, 208;
v0x564fade77410_209 .array/port v0x564fade77410, 209;
v0x564fade77410_210 .array/port v0x564fade77410, 210;
E_0x564fade76930/52 .event anyedge, v0x564fade77410_207, v0x564fade77410_208, v0x564fade77410_209, v0x564fade77410_210;
v0x564fade77410_211 .array/port v0x564fade77410, 211;
v0x564fade77410_212 .array/port v0x564fade77410, 212;
v0x564fade77410_213 .array/port v0x564fade77410, 213;
v0x564fade77410_214 .array/port v0x564fade77410, 214;
E_0x564fade76930/53 .event anyedge, v0x564fade77410_211, v0x564fade77410_212, v0x564fade77410_213, v0x564fade77410_214;
v0x564fade77410_215 .array/port v0x564fade77410, 215;
v0x564fade77410_216 .array/port v0x564fade77410, 216;
v0x564fade77410_217 .array/port v0x564fade77410, 217;
v0x564fade77410_218 .array/port v0x564fade77410, 218;
E_0x564fade76930/54 .event anyedge, v0x564fade77410_215, v0x564fade77410_216, v0x564fade77410_217, v0x564fade77410_218;
v0x564fade77410_219 .array/port v0x564fade77410, 219;
v0x564fade77410_220 .array/port v0x564fade77410, 220;
v0x564fade77410_221 .array/port v0x564fade77410, 221;
v0x564fade77410_222 .array/port v0x564fade77410, 222;
E_0x564fade76930/55 .event anyedge, v0x564fade77410_219, v0x564fade77410_220, v0x564fade77410_221, v0x564fade77410_222;
v0x564fade77410_223 .array/port v0x564fade77410, 223;
v0x564fade77410_224 .array/port v0x564fade77410, 224;
v0x564fade77410_225 .array/port v0x564fade77410, 225;
v0x564fade77410_226 .array/port v0x564fade77410, 226;
E_0x564fade76930/56 .event anyedge, v0x564fade77410_223, v0x564fade77410_224, v0x564fade77410_225, v0x564fade77410_226;
v0x564fade77410_227 .array/port v0x564fade77410, 227;
v0x564fade77410_228 .array/port v0x564fade77410, 228;
v0x564fade77410_229 .array/port v0x564fade77410, 229;
v0x564fade77410_230 .array/port v0x564fade77410, 230;
E_0x564fade76930/57 .event anyedge, v0x564fade77410_227, v0x564fade77410_228, v0x564fade77410_229, v0x564fade77410_230;
v0x564fade77410_231 .array/port v0x564fade77410, 231;
v0x564fade77410_232 .array/port v0x564fade77410, 232;
v0x564fade77410_233 .array/port v0x564fade77410, 233;
v0x564fade77410_234 .array/port v0x564fade77410, 234;
E_0x564fade76930/58 .event anyedge, v0x564fade77410_231, v0x564fade77410_232, v0x564fade77410_233, v0x564fade77410_234;
v0x564fade77410_235 .array/port v0x564fade77410, 235;
v0x564fade77410_236 .array/port v0x564fade77410, 236;
v0x564fade77410_237 .array/port v0x564fade77410, 237;
v0x564fade77410_238 .array/port v0x564fade77410, 238;
E_0x564fade76930/59 .event anyedge, v0x564fade77410_235, v0x564fade77410_236, v0x564fade77410_237, v0x564fade77410_238;
v0x564fade77410_239 .array/port v0x564fade77410, 239;
v0x564fade77410_240 .array/port v0x564fade77410, 240;
v0x564fade77410_241 .array/port v0x564fade77410, 241;
v0x564fade77410_242 .array/port v0x564fade77410, 242;
E_0x564fade76930/60 .event anyedge, v0x564fade77410_239, v0x564fade77410_240, v0x564fade77410_241, v0x564fade77410_242;
v0x564fade77410_243 .array/port v0x564fade77410, 243;
v0x564fade77410_244 .array/port v0x564fade77410, 244;
v0x564fade77410_245 .array/port v0x564fade77410, 245;
v0x564fade77410_246 .array/port v0x564fade77410, 246;
E_0x564fade76930/61 .event anyedge, v0x564fade77410_243, v0x564fade77410_244, v0x564fade77410_245, v0x564fade77410_246;
v0x564fade77410_247 .array/port v0x564fade77410, 247;
v0x564fade77410_248 .array/port v0x564fade77410, 248;
v0x564fade77410_249 .array/port v0x564fade77410, 249;
v0x564fade77410_250 .array/port v0x564fade77410, 250;
E_0x564fade76930/62 .event anyedge, v0x564fade77410_247, v0x564fade77410_248, v0x564fade77410_249, v0x564fade77410_250;
v0x564fade77410_251 .array/port v0x564fade77410, 251;
v0x564fade77410_252 .array/port v0x564fade77410, 252;
v0x564fade77410_253 .array/port v0x564fade77410, 253;
v0x564fade77410_254 .array/port v0x564fade77410, 254;
E_0x564fade76930/63 .event anyedge, v0x564fade77410_251, v0x564fade77410_252, v0x564fade77410_253, v0x564fade77410_254;
v0x564fade77410_255 .array/port v0x564fade77410, 255;
E_0x564fade76930/64 .event anyedge, v0x564fade77410_255;
E_0x564fade76930 .event/or E_0x564fade76930/0, E_0x564fade76930/1, E_0x564fade76930/2, E_0x564fade76930/3, E_0x564fade76930/4, E_0x564fade76930/5, E_0x564fade76930/6, E_0x564fade76930/7, E_0x564fade76930/8, E_0x564fade76930/9, E_0x564fade76930/10, E_0x564fade76930/11, E_0x564fade76930/12, E_0x564fade76930/13, E_0x564fade76930/14, E_0x564fade76930/15, E_0x564fade76930/16, E_0x564fade76930/17, E_0x564fade76930/18, E_0x564fade76930/19, E_0x564fade76930/20, E_0x564fade76930/21, E_0x564fade76930/22, E_0x564fade76930/23, E_0x564fade76930/24, E_0x564fade76930/25, E_0x564fade76930/26, E_0x564fade76930/27, E_0x564fade76930/28, E_0x564fade76930/29, E_0x564fade76930/30, E_0x564fade76930/31, E_0x564fade76930/32, E_0x564fade76930/33, E_0x564fade76930/34, E_0x564fade76930/35, E_0x564fade76930/36, E_0x564fade76930/37, E_0x564fade76930/38, E_0x564fade76930/39, E_0x564fade76930/40, E_0x564fade76930/41, E_0x564fade76930/42, E_0x564fade76930/43, E_0x564fade76930/44, E_0x564fade76930/45, E_0x564fade76930/46, E_0x564fade76930/47, E_0x564fade76930/48, E_0x564fade76930/49, E_0x564fade76930/50, E_0x564fade76930/51, E_0x564fade76930/52, E_0x564fade76930/53, E_0x564fade76930/54, E_0x564fade76930/55, E_0x564fade76930/56, E_0x564fade76930/57, E_0x564fade76930/58, E_0x564fade76930/59, E_0x564fade76930/60, E_0x564fade76930/61, E_0x564fade76930/62, E_0x564fade76930/63, E_0x564fade76930/64;
S_0x564fade7b470 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x564fadd59060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x564fade7b650 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x564fade9f7c0 .functor BUFZ 1, L_0x564fade9f220, C4<0>, C4<0>, C4<0>;
L_0x7f0277bb7840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564fade7b830_0 .net/2u *"_ivl_0", 3 0, L_0x7f0277bb7840;  1 drivers
v0x564fade7b910_0 .net *"_ivl_2", 0 0, L_0x564fade9f350;  1 drivers
v0x564fade7b9d0_0 .net "wb_alu_result", 31 0, L_0x564fade9ef00;  alias, 1 drivers
v0x564fade7baf0_0 .net "wb_mem_data", 31 0, v0x564fade79dd0_0;  alias, 1 drivers
v0x564fade7bc00_0 .net "wb_mem_to_reg", 0 0, L_0x564fade9f290;  alias, 1 drivers
v0x564fade7bcf0_0 .net "wb_opcode", 3 0, L_0x564fade9f050;  alias, 1 drivers
v0x564fade7bd90_0 .net "wb_rd", 5 0, L_0x564fade9ef70;  alias, 1 drivers
v0x564fade7be80_0 .net "wb_reg_write", 0 0, L_0x564fade9f220;  alias, 1 drivers
v0x564fade7bf70_0 .net "wb_rt", 5 0, L_0x564fade9efe0;  alias, 1 drivers
v0x564fade7c030_0 .net "wb_write_data", 31 0, L_0x564fade9f600;  alias, 1 drivers
v0x564fade7c0d0_0 .net "wb_write_en", 0 0, L_0x564fade9f7c0;  alias, 1 drivers
v0x564fade7c1c0_0 .net "wb_write_reg", 5 0, L_0x564fade9f480;  alias, 1 drivers
L_0x564fade9f350 .cmp/eq 4, L_0x564fade9f050, L_0x7f0277bb7840;
L_0x564fade9f480 .functor MUXZ 6, L_0x564fade9ef70, L_0x564fade9efe0, L_0x564fade9f350, C4<>;
L_0x564fade9f600 .functor MUXZ 32, L_0x564fade9ef00, v0x564fade79dd0_0, L_0x564fade9f290, C4<>;
S_0x564fade27230 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x564fadcbe610 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7f0277eee978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x564fade808a0_0 .net "address", 31 0, o0x7f0277eee978;  0 drivers
v0x564fade80940_0 .var "instruction", 31 0;
v0x564fade809e0 .array "mem", 255 0, 31 0;
v0x564fade809e0_0 .array/port v0x564fade809e0, 0;
v0x564fade809e0_1 .array/port v0x564fade809e0, 1;
v0x564fade809e0_2 .array/port v0x564fade809e0, 2;
E_0x564fade7fdd0/0 .event anyedge, v0x564fade808a0_0, v0x564fade809e0_0, v0x564fade809e0_1, v0x564fade809e0_2;
v0x564fade809e0_3 .array/port v0x564fade809e0, 3;
v0x564fade809e0_4 .array/port v0x564fade809e0, 4;
v0x564fade809e0_5 .array/port v0x564fade809e0, 5;
v0x564fade809e0_6 .array/port v0x564fade809e0, 6;
E_0x564fade7fdd0/1 .event anyedge, v0x564fade809e0_3, v0x564fade809e0_4, v0x564fade809e0_5, v0x564fade809e0_6;
v0x564fade809e0_7 .array/port v0x564fade809e0, 7;
v0x564fade809e0_8 .array/port v0x564fade809e0, 8;
v0x564fade809e0_9 .array/port v0x564fade809e0, 9;
v0x564fade809e0_10 .array/port v0x564fade809e0, 10;
E_0x564fade7fdd0/2 .event anyedge, v0x564fade809e0_7, v0x564fade809e0_8, v0x564fade809e0_9, v0x564fade809e0_10;
v0x564fade809e0_11 .array/port v0x564fade809e0, 11;
v0x564fade809e0_12 .array/port v0x564fade809e0, 12;
v0x564fade809e0_13 .array/port v0x564fade809e0, 13;
v0x564fade809e0_14 .array/port v0x564fade809e0, 14;
E_0x564fade7fdd0/3 .event anyedge, v0x564fade809e0_11, v0x564fade809e0_12, v0x564fade809e0_13, v0x564fade809e0_14;
v0x564fade809e0_15 .array/port v0x564fade809e0, 15;
v0x564fade809e0_16 .array/port v0x564fade809e0, 16;
v0x564fade809e0_17 .array/port v0x564fade809e0, 17;
v0x564fade809e0_18 .array/port v0x564fade809e0, 18;
E_0x564fade7fdd0/4 .event anyedge, v0x564fade809e0_15, v0x564fade809e0_16, v0x564fade809e0_17, v0x564fade809e0_18;
v0x564fade809e0_19 .array/port v0x564fade809e0, 19;
v0x564fade809e0_20 .array/port v0x564fade809e0, 20;
v0x564fade809e0_21 .array/port v0x564fade809e0, 21;
v0x564fade809e0_22 .array/port v0x564fade809e0, 22;
E_0x564fade7fdd0/5 .event anyedge, v0x564fade809e0_19, v0x564fade809e0_20, v0x564fade809e0_21, v0x564fade809e0_22;
v0x564fade809e0_23 .array/port v0x564fade809e0, 23;
v0x564fade809e0_24 .array/port v0x564fade809e0, 24;
v0x564fade809e0_25 .array/port v0x564fade809e0, 25;
v0x564fade809e0_26 .array/port v0x564fade809e0, 26;
E_0x564fade7fdd0/6 .event anyedge, v0x564fade809e0_23, v0x564fade809e0_24, v0x564fade809e0_25, v0x564fade809e0_26;
v0x564fade809e0_27 .array/port v0x564fade809e0, 27;
v0x564fade809e0_28 .array/port v0x564fade809e0, 28;
v0x564fade809e0_29 .array/port v0x564fade809e0, 29;
v0x564fade809e0_30 .array/port v0x564fade809e0, 30;
E_0x564fade7fdd0/7 .event anyedge, v0x564fade809e0_27, v0x564fade809e0_28, v0x564fade809e0_29, v0x564fade809e0_30;
v0x564fade809e0_31 .array/port v0x564fade809e0, 31;
v0x564fade809e0_32 .array/port v0x564fade809e0, 32;
v0x564fade809e0_33 .array/port v0x564fade809e0, 33;
v0x564fade809e0_34 .array/port v0x564fade809e0, 34;
E_0x564fade7fdd0/8 .event anyedge, v0x564fade809e0_31, v0x564fade809e0_32, v0x564fade809e0_33, v0x564fade809e0_34;
v0x564fade809e0_35 .array/port v0x564fade809e0, 35;
v0x564fade809e0_36 .array/port v0x564fade809e0, 36;
v0x564fade809e0_37 .array/port v0x564fade809e0, 37;
v0x564fade809e0_38 .array/port v0x564fade809e0, 38;
E_0x564fade7fdd0/9 .event anyedge, v0x564fade809e0_35, v0x564fade809e0_36, v0x564fade809e0_37, v0x564fade809e0_38;
v0x564fade809e0_39 .array/port v0x564fade809e0, 39;
v0x564fade809e0_40 .array/port v0x564fade809e0, 40;
v0x564fade809e0_41 .array/port v0x564fade809e0, 41;
v0x564fade809e0_42 .array/port v0x564fade809e0, 42;
E_0x564fade7fdd0/10 .event anyedge, v0x564fade809e0_39, v0x564fade809e0_40, v0x564fade809e0_41, v0x564fade809e0_42;
v0x564fade809e0_43 .array/port v0x564fade809e0, 43;
v0x564fade809e0_44 .array/port v0x564fade809e0, 44;
v0x564fade809e0_45 .array/port v0x564fade809e0, 45;
v0x564fade809e0_46 .array/port v0x564fade809e0, 46;
E_0x564fade7fdd0/11 .event anyedge, v0x564fade809e0_43, v0x564fade809e0_44, v0x564fade809e0_45, v0x564fade809e0_46;
v0x564fade809e0_47 .array/port v0x564fade809e0, 47;
v0x564fade809e0_48 .array/port v0x564fade809e0, 48;
v0x564fade809e0_49 .array/port v0x564fade809e0, 49;
v0x564fade809e0_50 .array/port v0x564fade809e0, 50;
E_0x564fade7fdd0/12 .event anyedge, v0x564fade809e0_47, v0x564fade809e0_48, v0x564fade809e0_49, v0x564fade809e0_50;
v0x564fade809e0_51 .array/port v0x564fade809e0, 51;
v0x564fade809e0_52 .array/port v0x564fade809e0, 52;
v0x564fade809e0_53 .array/port v0x564fade809e0, 53;
v0x564fade809e0_54 .array/port v0x564fade809e0, 54;
E_0x564fade7fdd0/13 .event anyedge, v0x564fade809e0_51, v0x564fade809e0_52, v0x564fade809e0_53, v0x564fade809e0_54;
v0x564fade809e0_55 .array/port v0x564fade809e0, 55;
v0x564fade809e0_56 .array/port v0x564fade809e0, 56;
v0x564fade809e0_57 .array/port v0x564fade809e0, 57;
v0x564fade809e0_58 .array/port v0x564fade809e0, 58;
E_0x564fade7fdd0/14 .event anyedge, v0x564fade809e0_55, v0x564fade809e0_56, v0x564fade809e0_57, v0x564fade809e0_58;
v0x564fade809e0_59 .array/port v0x564fade809e0, 59;
v0x564fade809e0_60 .array/port v0x564fade809e0, 60;
v0x564fade809e0_61 .array/port v0x564fade809e0, 61;
v0x564fade809e0_62 .array/port v0x564fade809e0, 62;
E_0x564fade7fdd0/15 .event anyedge, v0x564fade809e0_59, v0x564fade809e0_60, v0x564fade809e0_61, v0x564fade809e0_62;
v0x564fade809e0_63 .array/port v0x564fade809e0, 63;
v0x564fade809e0_64 .array/port v0x564fade809e0, 64;
v0x564fade809e0_65 .array/port v0x564fade809e0, 65;
v0x564fade809e0_66 .array/port v0x564fade809e0, 66;
E_0x564fade7fdd0/16 .event anyedge, v0x564fade809e0_63, v0x564fade809e0_64, v0x564fade809e0_65, v0x564fade809e0_66;
v0x564fade809e0_67 .array/port v0x564fade809e0, 67;
v0x564fade809e0_68 .array/port v0x564fade809e0, 68;
v0x564fade809e0_69 .array/port v0x564fade809e0, 69;
v0x564fade809e0_70 .array/port v0x564fade809e0, 70;
E_0x564fade7fdd0/17 .event anyedge, v0x564fade809e0_67, v0x564fade809e0_68, v0x564fade809e0_69, v0x564fade809e0_70;
v0x564fade809e0_71 .array/port v0x564fade809e0, 71;
v0x564fade809e0_72 .array/port v0x564fade809e0, 72;
v0x564fade809e0_73 .array/port v0x564fade809e0, 73;
v0x564fade809e0_74 .array/port v0x564fade809e0, 74;
E_0x564fade7fdd0/18 .event anyedge, v0x564fade809e0_71, v0x564fade809e0_72, v0x564fade809e0_73, v0x564fade809e0_74;
v0x564fade809e0_75 .array/port v0x564fade809e0, 75;
v0x564fade809e0_76 .array/port v0x564fade809e0, 76;
v0x564fade809e0_77 .array/port v0x564fade809e0, 77;
v0x564fade809e0_78 .array/port v0x564fade809e0, 78;
E_0x564fade7fdd0/19 .event anyedge, v0x564fade809e0_75, v0x564fade809e0_76, v0x564fade809e0_77, v0x564fade809e0_78;
v0x564fade809e0_79 .array/port v0x564fade809e0, 79;
v0x564fade809e0_80 .array/port v0x564fade809e0, 80;
v0x564fade809e0_81 .array/port v0x564fade809e0, 81;
v0x564fade809e0_82 .array/port v0x564fade809e0, 82;
E_0x564fade7fdd0/20 .event anyedge, v0x564fade809e0_79, v0x564fade809e0_80, v0x564fade809e0_81, v0x564fade809e0_82;
v0x564fade809e0_83 .array/port v0x564fade809e0, 83;
v0x564fade809e0_84 .array/port v0x564fade809e0, 84;
v0x564fade809e0_85 .array/port v0x564fade809e0, 85;
v0x564fade809e0_86 .array/port v0x564fade809e0, 86;
E_0x564fade7fdd0/21 .event anyedge, v0x564fade809e0_83, v0x564fade809e0_84, v0x564fade809e0_85, v0x564fade809e0_86;
v0x564fade809e0_87 .array/port v0x564fade809e0, 87;
v0x564fade809e0_88 .array/port v0x564fade809e0, 88;
v0x564fade809e0_89 .array/port v0x564fade809e0, 89;
v0x564fade809e0_90 .array/port v0x564fade809e0, 90;
E_0x564fade7fdd0/22 .event anyedge, v0x564fade809e0_87, v0x564fade809e0_88, v0x564fade809e0_89, v0x564fade809e0_90;
v0x564fade809e0_91 .array/port v0x564fade809e0, 91;
v0x564fade809e0_92 .array/port v0x564fade809e0, 92;
v0x564fade809e0_93 .array/port v0x564fade809e0, 93;
v0x564fade809e0_94 .array/port v0x564fade809e0, 94;
E_0x564fade7fdd0/23 .event anyedge, v0x564fade809e0_91, v0x564fade809e0_92, v0x564fade809e0_93, v0x564fade809e0_94;
v0x564fade809e0_95 .array/port v0x564fade809e0, 95;
v0x564fade809e0_96 .array/port v0x564fade809e0, 96;
v0x564fade809e0_97 .array/port v0x564fade809e0, 97;
v0x564fade809e0_98 .array/port v0x564fade809e0, 98;
E_0x564fade7fdd0/24 .event anyedge, v0x564fade809e0_95, v0x564fade809e0_96, v0x564fade809e0_97, v0x564fade809e0_98;
v0x564fade809e0_99 .array/port v0x564fade809e0, 99;
v0x564fade809e0_100 .array/port v0x564fade809e0, 100;
v0x564fade809e0_101 .array/port v0x564fade809e0, 101;
v0x564fade809e0_102 .array/port v0x564fade809e0, 102;
E_0x564fade7fdd0/25 .event anyedge, v0x564fade809e0_99, v0x564fade809e0_100, v0x564fade809e0_101, v0x564fade809e0_102;
v0x564fade809e0_103 .array/port v0x564fade809e0, 103;
v0x564fade809e0_104 .array/port v0x564fade809e0, 104;
v0x564fade809e0_105 .array/port v0x564fade809e0, 105;
v0x564fade809e0_106 .array/port v0x564fade809e0, 106;
E_0x564fade7fdd0/26 .event anyedge, v0x564fade809e0_103, v0x564fade809e0_104, v0x564fade809e0_105, v0x564fade809e0_106;
v0x564fade809e0_107 .array/port v0x564fade809e0, 107;
v0x564fade809e0_108 .array/port v0x564fade809e0, 108;
v0x564fade809e0_109 .array/port v0x564fade809e0, 109;
v0x564fade809e0_110 .array/port v0x564fade809e0, 110;
E_0x564fade7fdd0/27 .event anyedge, v0x564fade809e0_107, v0x564fade809e0_108, v0x564fade809e0_109, v0x564fade809e0_110;
v0x564fade809e0_111 .array/port v0x564fade809e0, 111;
v0x564fade809e0_112 .array/port v0x564fade809e0, 112;
v0x564fade809e0_113 .array/port v0x564fade809e0, 113;
v0x564fade809e0_114 .array/port v0x564fade809e0, 114;
E_0x564fade7fdd0/28 .event anyedge, v0x564fade809e0_111, v0x564fade809e0_112, v0x564fade809e0_113, v0x564fade809e0_114;
v0x564fade809e0_115 .array/port v0x564fade809e0, 115;
v0x564fade809e0_116 .array/port v0x564fade809e0, 116;
v0x564fade809e0_117 .array/port v0x564fade809e0, 117;
v0x564fade809e0_118 .array/port v0x564fade809e0, 118;
E_0x564fade7fdd0/29 .event anyedge, v0x564fade809e0_115, v0x564fade809e0_116, v0x564fade809e0_117, v0x564fade809e0_118;
v0x564fade809e0_119 .array/port v0x564fade809e0, 119;
v0x564fade809e0_120 .array/port v0x564fade809e0, 120;
v0x564fade809e0_121 .array/port v0x564fade809e0, 121;
v0x564fade809e0_122 .array/port v0x564fade809e0, 122;
E_0x564fade7fdd0/30 .event anyedge, v0x564fade809e0_119, v0x564fade809e0_120, v0x564fade809e0_121, v0x564fade809e0_122;
v0x564fade809e0_123 .array/port v0x564fade809e0, 123;
v0x564fade809e0_124 .array/port v0x564fade809e0, 124;
v0x564fade809e0_125 .array/port v0x564fade809e0, 125;
v0x564fade809e0_126 .array/port v0x564fade809e0, 126;
E_0x564fade7fdd0/31 .event anyedge, v0x564fade809e0_123, v0x564fade809e0_124, v0x564fade809e0_125, v0x564fade809e0_126;
v0x564fade809e0_127 .array/port v0x564fade809e0, 127;
v0x564fade809e0_128 .array/port v0x564fade809e0, 128;
v0x564fade809e0_129 .array/port v0x564fade809e0, 129;
v0x564fade809e0_130 .array/port v0x564fade809e0, 130;
E_0x564fade7fdd0/32 .event anyedge, v0x564fade809e0_127, v0x564fade809e0_128, v0x564fade809e0_129, v0x564fade809e0_130;
v0x564fade809e0_131 .array/port v0x564fade809e0, 131;
v0x564fade809e0_132 .array/port v0x564fade809e0, 132;
v0x564fade809e0_133 .array/port v0x564fade809e0, 133;
v0x564fade809e0_134 .array/port v0x564fade809e0, 134;
E_0x564fade7fdd0/33 .event anyedge, v0x564fade809e0_131, v0x564fade809e0_132, v0x564fade809e0_133, v0x564fade809e0_134;
v0x564fade809e0_135 .array/port v0x564fade809e0, 135;
v0x564fade809e0_136 .array/port v0x564fade809e0, 136;
v0x564fade809e0_137 .array/port v0x564fade809e0, 137;
v0x564fade809e0_138 .array/port v0x564fade809e0, 138;
E_0x564fade7fdd0/34 .event anyedge, v0x564fade809e0_135, v0x564fade809e0_136, v0x564fade809e0_137, v0x564fade809e0_138;
v0x564fade809e0_139 .array/port v0x564fade809e0, 139;
v0x564fade809e0_140 .array/port v0x564fade809e0, 140;
v0x564fade809e0_141 .array/port v0x564fade809e0, 141;
v0x564fade809e0_142 .array/port v0x564fade809e0, 142;
E_0x564fade7fdd0/35 .event anyedge, v0x564fade809e0_139, v0x564fade809e0_140, v0x564fade809e0_141, v0x564fade809e0_142;
v0x564fade809e0_143 .array/port v0x564fade809e0, 143;
v0x564fade809e0_144 .array/port v0x564fade809e0, 144;
v0x564fade809e0_145 .array/port v0x564fade809e0, 145;
v0x564fade809e0_146 .array/port v0x564fade809e0, 146;
E_0x564fade7fdd0/36 .event anyedge, v0x564fade809e0_143, v0x564fade809e0_144, v0x564fade809e0_145, v0x564fade809e0_146;
v0x564fade809e0_147 .array/port v0x564fade809e0, 147;
v0x564fade809e0_148 .array/port v0x564fade809e0, 148;
v0x564fade809e0_149 .array/port v0x564fade809e0, 149;
v0x564fade809e0_150 .array/port v0x564fade809e0, 150;
E_0x564fade7fdd0/37 .event anyedge, v0x564fade809e0_147, v0x564fade809e0_148, v0x564fade809e0_149, v0x564fade809e0_150;
v0x564fade809e0_151 .array/port v0x564fade809e0, 151;
v0x564fade809e0_152 .array/port v0x564fade809e0, 152;
v0x564fade809e0_153 .array/port v0x564fade809e0, 153;
v0x564fade809e0_154 .array/port v0x564fade809e0, 154;
E_0x564fade7fdd0/38 .event anyedge, v0x564fade809e0_151, v0x564fade809e0_152, v0x564fade809e0_153, v0x564fade809e0_154;
v0x564fade809e0_155 .array/port v0x564fade809e0, 155;
v0x564fade809e0_156 .array/port v0x564fade809e0, 156;
v0x564fade809e0_157 .array/port v0x564fade809e0, 157;
v0x564fade809e0_158 .array/port v0x564fade809e0, 158;
E_0x564fade7fdd0/39 .event anyedge, v0x564fade809e0_155, v0x564fade809e0_156, v0x564fade809e0_157, v0x564fade809e0_158;
v0x564fade809e0_159 .array/port v0x564fade809e0, 159;
v0x564fade809e0_160 .array/port v0x564fade809e0, 160;
v0x564fade809e0_161 .array/port v0x564fade809e0, 161;
v0x564fade809e0_162 .array/port v0x564fade809e0, 162;
E_0x564fade7fdd0/40 .event anyedge, v0x564fade809e0_159, v0x564fade809e0_160, v0x564fade809e0_161, v0x564fade809e0_162;
v0x564fade809e0_163 .array/port v0x564fade809e0, 163;
v0x564fade809e0_164 .array/port v0x564fade809e0, 164;
v0x564fade809e0_165 .array/port v0x564fade809e0, 165;
v0x564fade809e0_166 .array/port v0x564fade809e0, 166;
E_0x564fade7fdd0/41 .event anyedge, v0x564fade809e0_163, v0x564fade809e0_164, v0x564fade809e0_165, v0x564fade809e0_166;
v0x564fade809e0_167 .array/port v0x564fade809e0, 167;
v0x564fade809e0_168 .array/port v0x564fade809e0, 168;
v0x564fade809e0_169 .array/port v0x564fade809e0, 169;
v0x564fade809e0_170 .array/port v0x564fade809e0, 170;
E_0x564fade7fdd0/42 .event anyedge, v0x564fade809e0_167, v0x564fade809e0_168, v0x564fade809e0_169, v0x564fade809e0_170;
v0x564fade809e0_171 .array/port v0x564fade809e0, 171;
v0x564fade809e0_172 .array/port v0x564fade809e0, 172;
v0x564fade809e0_173 .array/port v0x564fade809e0, 173;
v0x564fade809e0_174 .array/port v0x564fade809e0, 174;
E_0x564fade7fdd0/43 .event anyedge, v0x564fade809e0_171, v0x564fade809e0_172, v0x564fade809e0_173, v0x564fade809e0_174;
v0x564fade809e0_175 .array/port v0x564fade809e0, 175;
v0x564fade809e0_176 .array/port v0x564fade809e0, 176;
v0x564fade809e0_177 .array/port v0x564fade809e0, 177;
v0x564fade809e0_178 .array/port v0x564fade809e0, 178;
E_0x564fade7fdd0/44 .event anyedge, v0x564fade809e0_175, v0x564fade809e0_176, v0x564fade809e0_177, v0x564fade809e0_178;
v0x564fade809e0_179 .array/port v0x564fade809e0, 179;
v0x564fade809e0_180 .array/port v0x564fade809e0, 180;
v0x564fade809e0_181 .array/port v0x564fade809e0, 181;
v0x564fade809e0_182 .array/port v0x564fade809e0, 182;
E_0x564fade7fdd0/45 .event anyedge, v0x564fade809e0_179, v0x564fade809e0_180, v0x564fade809e0_181, v0x564fade809e0_182;
v0x564fade809e0_183 .array/port v0x564fade809e0, 183;
v0x564fade809e0_184 .array/port v0x564fade809e0, 184;
v0x564fade809e0_185 .array/port v0x564fade809e0, 185;
v0x564fade809e0_186 .array/port v0x564fade809e0, 186;
E_0x564fade7fdd0/46 .event anyedge, v0x564fade809e0_183, v0x564fade809e0_184, v0x564fade809e0_185, v0x564fade809e0_186;
v0x564fade809e0_187 .array/port v0x564fade809e0, 187;
v0x564fade809e0_188 .array/port v0x564fade809e0, 188;
v0x564fade809e0_189 .array/port v0x564fade809e0, 189;
v0x564fade809e0_190 .array/port v0x564fade809e0, 190;
E_0x564fade7fdd0/47 .event anyedge, v0x564fade809e0_187, v0x564fade809e0_188, v0x564fade809e0_189, v0x564fade809e0_190;
v0x564fade809e0_191 .array/port v0x564fade809e0, 191;
v0x564fade809e0_192 .array/port v0x564fade809e0, 192;
v0x564fade809e0_193 .array/port v0x564fade809e0, 193;
v0x564fade809e0_194 .array/port v0x564fade809e0, 194;
E_0x564fade7fdd0/48 .event anyedge, v0x564fade809e0_191, v0x564fade809e0_192, v0x564fade809e0_193, v0x564fade809e0_194;
v0x564fade809e0_195 .array/port v0x564fade809e0, 195;
v0x564fade809e0_196 .array/port v0x564fade809e0, 196;
v0x564fade809e0_197 .array/port v0x564fade809e0, 197;
v0x564fade809e0_198 .array/port v0x564fade809e0, 198;
E_0x564fade7fdd0/49 .event anyedge, v0x564fade809e0_195, v0x564fade809e0_196, v0x564fade809e0_197, v0x564fade809e0_198;
v0x564fade809e0_199 .array/port v0x564fade809e0, 199;
v0x564fade809e0_200 .array/port v0x564fade809e0, 200;
v0x564fade809e0_201 .array/port v0x564fade809e0, 201;
v0x564fade809e0_202 .array/port v0x564fade809e0, 202;
E_0x564fade7fdd0/50 .event anyedge, v0x564fade809e0_199, v0x564fade809e0_200, v0x564fade809e0_201, v0x564fade809e0_202;
v0x564fade809e0_203 .array/port v0x564fade809e0, 203;
v0x564fade809e0_204 .array/port v0x564fade809e0, 204;
v0x564fade809e0_205 .array/port v0x564fade809e0, 205;
v0x564fade809e0_206 .array/port v0x564fade809e0, 206;
E_0x564fade7fdd0/51 .event anyedge, v0x564fade809e0_203, v0x564fade809e0_204, v0x564fade809e0_205, v0x564fade809e0_206;
v0x564fade809e0_207 .array/port v0x564fade809e0, 207;
v0x564fade809e0_208 .array/port v0x564fade809e0, 208;
v0x564fade809e0_209 .array/port v0x564fade809e0, 209;
v0x564fade809e0_210 .array/port v0x564fade809e0, 210;
E_0x564fade7fdd0/52 .event anyedge, v0x564fade809e0_207, v0x564fade809e0_208, v0x564fade809e0_209, v0x564fade809e0_210;
v0x564fade809e0_211 .array/port v0x564fade809e0, 211;
v0x564fade809e0_212 .array/port v0x564fade809e0, 212;
v0x564fade809e0_213 .array/port v0x564fade809e0, 213;
v0x564fade809e0_214 .array/port v0x564fade809e0, 214;
E_0x564fade7fdd0/53 .event anyedge, v0x564fade809e0_211, v0x564fade809e0_212, v0x564fade809e0_213, v0x564fade809e0_214;
v0x564fade809e0_215 .array/port v0x564fade809e0, 215;
v0x564fade809e0_216 .array/port v0x564fade809e0, 216;
v0x564fade809e0_217 .array/port v0x564fade809e0, 217;
v0x564fade809e0_218 .array/port v0x564fade809e0, 218;
E_0x564fade7fdd0/54 .event anyedge, v0x564fade809e0_215, v0x564fade809e0_216, v0x564fade809e0_217, v0x564fade809e0_218;
v0x564fade809e0_219 .array/port v0x564fade809e0, 219;
v0x564fade809e0_220 .array/port v0x564fade809e0, 220;
v0x564fade809e0_221 .array/port v0x564fade809e0, 221;
v0x564fade809e0_222 .array/port v0x564fade809e0, 222;
E_0x564fade7fdd0/55 .event anyedge, v0x564fade809e0_219, v0x564fade809e0_220, v0x564fade809e0_221, v0x564fade809e0_222;
v0x564fade809e0_223 .array/port v0x564fade809e0, 223;
v0x564fade809e0_224 .array/port v0x564fade809e0, 224;
v0x564fade809e0_225 .array/port v0x564fade809e0, 225;
v0x564fade809e0_226 .array/port v0x564fade809e0, 226;
E_0x564fade7fdd0/56 .event anyedge, v0x564fade809e0_223, v0x564fade809e0_224, v0x564fade809e0_225, v0x564fade809e0_226;
v0x564fade809e0_227 .array/port v0x564fade809e0, 227;
v0x564fade809e0_228 .array/port v0x564fade809e0, 228;
v0x564fade809e0_229 .array/port v0x564fade809e0, 229;
v0x564fade809e0_230 .array/port v0x564fade809e0, 230;
E_0x564fade7fdd0/57 .event anyedge, v0x564fade809e0_227, v0x564fade809e0_228, v0x564fade809e0_229, v0x564fade809e0_230;
v0x564fade809e0_231 .array/port v0x564fade809e0, 231;
v0x564fade809e0_232 .array/port v0x564fade809e0, 232;
v0x564fade809e0_233 .array/port v0x564fade809e0, 233;
v0x564fade809e0_234 .array/port v0x564fade809e0, 234;
E_0x564fade7fdd0/58 .event anyedge, v0x564fade809e0_231, v0x564fade809e0_232, v0x564fade809e0_233, v0x564fade809e0_234;
v0x564fade809e0_235 .array/port v0x564fade809e0, 235;
v0x564fade809e0_236 .array/port v0x564fade809e0, 236;
v0x564fade809e0_237 .array/port v0x564fade809e0, 237;
v0x564fade809e0_238 .array/port v0x564fade809e0, 238;
E_0x564fade7fdd0/59 .event anyedge, v0x564fade809e0_235, v0x564fade809e0_236, v0x564fade809e0_237, v0x564fade809e0_238;
v0x564fade809e0_239 .array/port v0x564fade809e0, 239;
v0x564fade809e0_240 .array/port v0x564fade809e0, 240;
v0x564fade809e0_241 .array/port v0x564fade809e0, 241;
v0x564fade809e0_242 .array/port v0x564fade809e0, 242;
E_0x564fade7fdd0/60 .event anyedge, v0x564fade809e0_239, v0x564fade809e0_240, v0x564fade809e0_241, v0x564fade809e0_242;
v0x564fade809e0_243 .array/port v0x564fade809e0, 243;
v0x564fade809e0_244 .array/port v0x564fade809e0, 244;
v0x564fade809e0_245 .array/port v0x564fade809e0, 245;
v0x564fade809e0_246 .array/port v0x564fade809e0, 246;
E_0x564fade7fdd0/61 .event anyedge, v0x564fade809e0_243, v0x564fade809e0_244, v0x564fade809e0_245, v0x564fade809e0_246;
v0x564fade809e0_247 .array/port v0x564fade809e0, 247;
v0x564fade809e0_248 .array/port v0x564fade809e0, 248;
v0x564fade809e0_249 .array/port v0x564fade809e0, 249;
v0x564fade809e0_250 .array/port v0x564fade809e0, 250;
E_0x564fade7fdd0/62 .event anyedge, v0x564fade809e0_247, v0x564fade809e0_248, v0x564fade809e0_249, v0x564fade809e0_250;
v0x564fade809e0_251 .array/port v0x564fade809e0, 251;
v0x564fade809e0_252 .array/port v0x564fade809e0, 252;
v0x564fade809e0_253 .array/port v0x564fade809e0, 253;
v0x564fade809e0_254 .array/port v0x564fade809e0, 254;
E_0x564fade7fdd0/63 .event anyedge, v0x564fade809e0_251, v0x564fade809e0_252, v0x564fade809e0_253, v0x564fade809e0_254;
v0x564fade809e0_255 .array/port v0x564fade809e0, 255;
E_0x564fade7fdd0/64 .event anyedge, v0x564fade809e0_255;
E_0x564fade7fdd0 .event/or E_0x564fade7fdd0/0, E_0x564fade7fdd0/1, E_0x564fade7fdd0/2, E_0x564fade7fdd0/3, E_0x564fade7fdd0/4, E_0x564fade7fdd0/5, E_0x564fade7fdd0/6, E_0x564fade7fdd0/7, E_0x564fade7fdd0/8, E_0x564fade7fdd0/9, E_0x564fade7fdd0/10, E_0x564fade7fdd0/11, E_0x564fade7fdd0/12, E_0x564fade7fdd0/13, E_0x564fade7fdd0/14, E_0x564fade7fdd0/15, E_0x564fade7fdd0/16, E_0x564fade7fdd0/17, E_0x564fade7fdd0/18, E_0x564fade7fdd0/19, E_0x564fade7fdd0/20, E_0x564fade7fdd0/21, E_0x564fade7fdd0/22, E_0x564fade7fdd0/23, E_0x564fade7fdd0/24, E_0x564fade7fdd0/25, E_0x564fade7fdd0/26, E_0x564fade7fdd0/27, E_0x564fade7fdd0/28, E_0x564fade7fdd0/29, E_0x564fade7fdd0/30, E_0x564fade7fdd0/31, E_0x564fade7fdd0/32, E_0x564fade7fdd0/33, E_0x564fade7fdd0/34, E_0x564fade7fdd0/35, E_0x564fade7fdd0/36, E_0x564fade7fdd0/37, E_0x564fade7fdd0/38, E_0x564fade7fdd0/39, E_0x564fade7fdd0/40, E_0x564fade7fdd0/41, E_0x564fade7fdd0/42, E_0x564fade7fdd0/43, E_0x564fade7fdd0/44, E_0x564fade7fdd0/45, E_0x564fade7fdd0/46, E_0x564fade7fdd0/47, E_0x564fade7fdd0/48, E_0x564fade7fdd0/49, E_0x564fade7fdd0/50, E_0x564fade7fdd0/51, E_0x564fade7fdd0/52, E_0x564fade7fdd0/53, E_0x564fade7fdd0/54, E_0x564fade7fdd0/55, E_0x564fade7fdd0/56, E_0x564fade7fdd0/57, E_0x564fade7fdd0/58, E_0x564fade7fdd0/59, E_0x564fade7fdd0/60, E_0x564fade7fdd0/61, E_0x564fade7fdd0/62, E_0x564fade7fdd0/63, E_0x564fade7fdd0/64;
S_0x564fade80620 .scope begin, "$unm_blk_65" "$unm_blk_65" 25 17, 25 17 0, S_0x564fade27230;
 .timescale -9 -12;
v0x564fade80800_0 .var/i "i", 31 0;
S_0x564fade26f40 .scope module, "tb_ex_stage" "tb_ex_stage" 26 7;
 .timescale -9 -12;
v0x564fade85ec0_0 .var "alu_op", 2 0;
v0x564fade85ff0_0 .var "alu_src", 0 0;
v0x564fade86100_0 .net "ex_alu_result", 31 0, L_0x564fade9fef0;  1 drivers
v0x564fade861a0_0 .net "ex_branch_target", 31 0, L_0x564fadea0070;  1 drivers
v0x564fade86290_0 .net "ex_write_data", 31 0, L_0x564fade9fe50;  1 drivers
v0x564fade86380_0 .var "id_ex_imm", 31 0;
v0x564fade86420_0 .var "id_ex_pc", 31 0;
v0x564fade86530_0 .var "id_ex_reg_data1", 31 0;
v0x564fade86640_0 .var "id_ex_reg_data2", 31 0;
v0x564fade86700_0 .net "neg_flag", 0 0, L_0x564fade9fc70;  1 drivers
v0x564fade867f0_0 .net "zero_flag", 0 0, L_0x564fade9fbd0;  1 drivers
S_0x564fade831d0 .scope module, "UUT" "ex_stage" 26 17, 4 24 0, S_0x564fade26f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x564fade833b0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x564fade9fe50 .functor BUFZ 32, v0x564fade86640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f0277bb78d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564fade84d00_0 .net/2u *"_ivl_0", 3 0, L_0x7f0277bb78d0;  1 drivers
v0x564fade84de0_0 .net *"_ivl_2", 0 0, L_0x564fade9fd10;  1 drivers
L_0x7f0277bb7918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564fade84ea0_0 .net/2u *"_ivl_4", 31 0, L_0x7f0277bb7918;  1 drivers
v0x564fade84f60_0 .net *"_ivl_6", 31 0, L_0x564fade9fdb0;  1 drivers
v0x564fade85040_0 .net "alu_op", 2 0, v0x564fade85ec0_0;  1 drivers
v0x564fade85150_0 .net "alu_operand_b", 31 0, L_0x564fade9f830;  1 drivers
v0x564fade85240_0 .net "alu_result_wire", 31 0, v0x564fade83f20_0;  1 drivers
v0x564fade85300_0 .net "alu_src", 0 0, v0x564fade85ff0_0;  1 drivers
v0x564fade853d0_0 .net "ex_alu_result", 31 0, L_0x564fade9fef0;  alias, 1 drivers
v0x564fade85500_0 .net "ex_branch_target", 31 0, L_0x564fadea0070;  alias, 1 drivers
v0x564fade855f0_0 .net "ex_write_data", 31 0, L_0x564fade9fe50;  alias, 1 drivers
v0x564fade856b0_0 .net "id_ex_imm", 31 0, v0x564fade86380_0;  1 drivers
o0x7f0277ef2098 .functor BUFZ 1, C4<z>; HiZ drive
v0x564fade85770_0 .net "id_ex_mem_write", 0 0, o0x7f0277ef2098;  0 drivers
o0x7f0277ef20c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564fade85830_0 .net "id_ex_opcode", 3 0, o0x7f0277ef20c8;  0 drivers
v0x564fade85910_0 .net "id_ex_pc", 31 0, v0x564fade86420_0;  1 drivers
v0x564fade859d0_0 .net "id_ex_reg_data1", 31 0, v0x564fade86530_0;  1 drivers
v0x564fade85aa0_0 .net "id_ex_reg_data2", 31 0, v0x564fade86640_0;  1 drivers
v0x564fade85b70_0 .net "neg_flag", 0 0, L_0x564fade9fc70;  alias, 1 drivers
v0x564fade85c40_0 .net "zero_flag", 0 0, L_0x564fade9fbd0;  alias, 1 drivers
E_0x564fade83490 .event anyedge, v0x564fade84a20_0, v0x564fade85770_0;
L_0x564fade9fd10 .cmp/eq 4, o0x7f0277ef20c8, L_0x7f0277bb78d0;
L_0x564fade9fdb0 .arith/sum 32, v0x564fade86420_0, L_0x7f0277bb7918;
L_0x564fade9fef0 .functor MUXZ 32, v0x564fade83f20_0, L_0x564fade9fdb0, L_0x564fade9fd10, C4<>;
S_0x564fade834f0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x564fade831d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7f0277bb7888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564fade83850_0 .net/2u *"_ivl_6", 31 0, L_0x7f0277bb7888;  1 drivers
v0x564fade83950_0 .net "a", 31 0, v0x564fade86530_0;  alias, 1 drivers
v0x564fade83a30_0 .net "alu_control", 2 0, v0x564fade85ec0_0;  alias, 1 drivers
v0x564fade83af0_0 .net "b", 31 0, L_0x564fade9f830;  alias, 1 drivers
v0x564fade83bd0_0 .net "cmd_add", 0 0, L_0x564fade9f960;  1 drivers
v0x564fade83ce0_0 .net "cmd_neg", 0 0, L_0x564fade9fa00;  1 drivers
v0x564fade83da0_0 .net "cmd_sub", 0 0, L_0x564fade9fb30;  1 drivers
v0x564fade83e60_0 .net "negative", 0 0, L_0x564fade9fc70;  alias, 1 drivers
v0x564fade83f20_0 .var "result", 31 0;
v0x564fade84090_0 .net "zero", 0 0, L_0x564fade9fbd0;  alias, 1 drivers
E_0x564fade837d0 .event anyedge, v0x564fade83a30_0, v0x564fade83950_0, v0x564fade83af0_0;
L_0x564fade9f960 .part v0x564fade85ec0_0, 2, 1;
L_0x564fade9fa00 .part v0x564fade85ec0_0, 1, 1;
L_0x564fade9fb30 .part v0x564fade85ec0_0, 0, 1;
L_0x564fade9fbd0 .cmp/eq 32, v0x564fade83f20_0, L_0x7f0277bb7888;
L_0x564fade9fc70 .part v0x564fade83f20_0, 31, 1;
S_0x564fade84250 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x564fade831d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x564fade84470_0 .net "in0", 31 0, v0x564fade86640_0;  alias, 1 drivers
v0x564fade84550_0 .net "in1", 31 0, v0x564fade86380_0;  alias, 1 drivers
v0x564fade84630_0 .net "out", 31 0, L_0x564fade9f830;  alias, 1 drivers
v0x564fade846d0_0 .net "sel", 0 0, v0x564fade85ff0_0;  alias, 1 drivers
L_0x564fade9f830 .functor MUXZ 32, v0x564fade86640_0, v0x564fade86380_0, v0x564fade85ff0_0, C4<>;
S_0x564fade847f0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x564fade831d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x564fade84a20_0 .net "a", 31 0, v0x564fade86420_0;  alias, 1 drivers
v0x564fade84b20_0 .net "b", 31 0, v0x564fade86380_0;  alias, 1 drivers
v0x564fade84be0_0 .net "out", 31 0, L_0x564fadea0070;  alias, 1 drivers
L_0x564fadea0070 .arith/sum 32, v0x564fade86420_0, v0x564fade86380_0;
    .scope S_0x564fade547a0;
T_2 ;
    %wait E_0x564fade54ab0;
    %load/vec4 v0x564fade54ce0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade54b10_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x564fade54db0_0;
    %inv;
    %store/vec4 v0x564fade54b10_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x564fade54bf0_0;
    %store/vec4 v0x564fade54b10_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564fade55a90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade55e20_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x564fade55a90;
T_4 ;
    %wait E_0x564fadcb7f60;
    %load/vec4 v0x564fade55ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade55e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x564fade55d30_0;
    %assign/vec4 v0x564fade55e20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564fade50d10;
T_5 ;
    %wait E_0x564fade51040;
    %load/vec4 v0x564fade518b0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x564fade518b0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x564fade518b0_0;
    %load/vec4a v0x564fade51b80, 4;
    %store/vec4 v0x564fade51a80_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade51a80_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564fade50d10;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade519c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x564fade519c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564fade519c0_0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %load/vec4 v0x564fade519c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564fade519c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade51b80, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x564fade503d0;
T_7 ;
    %wait E_0x564fade50690;
    %load/vec4 v0x564fade507d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade50980_0, 0;
    %load/vec4 v0x564fade50a40_0;
    %assign/vec4 v0x564fade50b70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x564fade50890_0;
    %assign/vec4 v0x564fade50980_0, 0;
    %load/vec4 v0x564fade50a40_0;
    %assign/vec4 v0x564fade50b70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564fade4ae80;
T_8 ;
    %wait E_0x564fade4b960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade4bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade4be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade4baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade4bb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade4bc70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %load/vec4 v0x564fade4bf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4baa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4baa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4be30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4baa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4baa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade4b9c0_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bc70_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bb70_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade4bb70_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x564fade4c5a0;
T_9 ;
    %wait E_0x564fade4c7b0;
    %load/vec4 v0x564fade4e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade4d6f0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x564fade4d6f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x564fade4d6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fade4dca0, 0, 4;
    %load/vec4 v0x564fade4d6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564fade4d6f0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564fade4dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x564fade4e860_0;
    %load/vec4 v0x564fade4e940_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fade4dca0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x564fade4e940_0, v0x564fade4e860_0, $time, v0x564fade4dbe0_0, v0x564fade4d930_0, v0x564fade4db00_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564fade4c100;
T_10 ;
    %wait E_0x564fade4c2f0;
    %load/vec4 v0x564fade4c480_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x564fade4c480_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564fade4c370_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x564fade4c480_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564fade4c370_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x564fade4a9b0;
T_11 ;
    %wait E_0x564fade4ae00;
    %load/vec4 v0x564fade4fbf0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x564fade4f980_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x564fade4f980_0, v0x564fade4fcb0_0, S<0,vec4,s10>, &PV<v0x564fade4f980_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564fade4a9b0;
T_12 ;
    %wait E_0x564fadcb7f60;
    %load/vec4 v0x564fade4fe30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x564fade4ef30_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x564fade4fb30_0, v0x564fade4f980_0, v0x564fade4fbf0_0, v0x564fade4fd70_0, v0x564fade4fed0_0, v0x564fade4fcb0_0, S<0,vec4,s32>, v0x564fade4ef30_0, v0x564fade4f250_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564fade48520;
T_13 ;
    %wait E_0x564fadcb7f60;
    %load/vec4 v0x564fade4a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade49130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade492b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade49380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade48d80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade491f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade49520_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade495f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade49450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade48f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade48ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade48bf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564fade48b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade48ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade48e90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x564fade49df0_0;
    %assign/vec4 v0x564fade49130_0, 0;
    %load/vec4 v0x564fade49fb0_0;
    %assign/vec4 v0x564fade492b0_0, 0;
    %load/vec4 v0x564fade4a090_0;
    %assign/vec4 v0x564fade49380_0, 0;
    %load/vec4 v0x564fade499f0_0;
    %assign/vec4 v0x564fade48d80_0, 0;
    %load/vec4 v0x564fade49ed0_0;
    %assign/vec4 v0x564fade491f0_0, 0;
    %load/vec4 v0x564fade4a230_0;
    %assign/vec4 v0x564fade49520_0, 0;
    %load/vec4 v0x564fade4a310_0;
    %assign/vec4 v0x564fade495f0_0, 0;
    %load/vec4 v0x564fade4a170_0;
    %assign/vec4 v0x564fade49450_0, 0;
    %load/vec4 v0x564fade49b90_0;
    %assign/vec4 v0x564fade48f50_0, 0;
    %load/vec4 v0x564fade49c50_0;
    %assign/vec4 v0x564fade48ff0_0, 0;
    %load/vec4 v0x564fade49870_0;
    %assign/vec4 v0x564fade48bf0_0, 0;
    %load/vec4 v0x564fade496c0_0;
    %assign/vec4 v0x564fade48b00_0, 0;
    %load/vec4 v0x564fade49930_0;
    %assign/vec4 v0x564fade48ce0_0, 0;
    %load/vec4 v0x564fade49ad0_0;
    %assign/vec4 v0x564fade48e90_0, 0;
    %load/vec4 v0x564fade49d10_0;
    %assign/vec4 v0x564fade49090_0, 0;
    %load/vec4 v0x564fade499f0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x564fade49df0_0, v0x564fade49ed0_0, v0x564fade4a230_0, v0x564fade4a310_0, S<0,vec4,s32>, v0x564fade499f0_0, v0x564fade49d10_0, v0x564fade4a170_0, v0x564fade49b90_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x564fade27810;
T_14 ;
    %wait E_0x564fadc99a00;
    %load/vec4 v0x564fadde94a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade428f0_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x564fade085b0_0;
    %load/vec4 v0x564fadda3530_0;
    %add;
    %store/vec4 v0x564fade428f0_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x564fade085b0_0;
    %load/vec4 v0x564fadda3530_0;
    %sub;
    %store/vec4 v0x564fade428f0_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x564fade085b0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564fade428f0_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x564fade085b0_0;
    %store/vec4 v0x564fade428f0_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x564fade27b00;
T_15 ;
    %wait E_0x564fadcb7af0;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x564fade44240_0, v0x564fade440a0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x564fade44780;
T_16 ;
    %wait E_0x564fadcb7f60;
    %load/vec4 v0x564fade453f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade454b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade45590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade458d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade45a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564fade457f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade45b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade45730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade459b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade45670_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x564fade44c70_0;
    %assign/vec4 v0x564fade454b0_0, 0;
    %load/vec4 v0x564fade44d60_0;
    %assign/vec4 v0x564fade45590_0, 0;
    %load/vec4 v0x564fade450d0_0;
    %assign/vec4 v0x564fade458d0_0, 0;
    %load/vec4 v0x564fade45270_0;
    %assign/vec4 v0x564fade45a70_0, 0;
    %load/vec4 v0x564fade44ff0_0;
    %assign/vec4 v0x564fade457f0_0, 0;
    %load/vec4 v0x564fade45350_0;
    %assign/vec4 v0x564fade45b50_0, 0;
    %load/vec4 v0x564fade44f00_0;
    %assign/vec4 v0x564fade45730_0, 0;
    %load/vec4 v0x564fade451b0_0;
    %assign/vec4 v0x564fade459b0_0, 0;
    %load/vec4 v0x564fade44e60_0;
    %assign/vec4 v0x564fade45670_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x564fade44c70_0, v0x564fade44d60_0, v0x564fade450d0_0, v0x564fade45270_0, v0x564fade44ff0_0, v0x564fade451b0_0, v0x564fade44e60_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x564fade573e0;
T_17 ;
    %wait E_0x564fade577c0;
    %load/vec4 v0x564fade58010_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x564fade58010_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x564fade58010_0;
    %load/vec4a v0x564fade582a0, 4;
    %store/vec4 v0x564fade5acb0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade5acb0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x564fade573e0;
T_18 ;
    %wait E_0x564fade57740;
    %load/vec4 v0x564fade5ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x564fade58010_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x564fade58010_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x564fade5ad90_0;
    %ix/getv 3, v0x564fade58010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fade582a0, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x564fade573e0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade58200_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x564fade58200_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564fade58200_0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %load/vec4 v0x564fade58200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564fade58200_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade582a0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x564fade56f80;
T_20 ;
    %wait E_0x564fadcb7f60;
    %load/vec4 v0x564fade5b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x564fade5b0a0_0, v0x564fade5b710_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x564fade737c0;
T_21 ;
    %wait E_0x564fade73b40;
    %load/vec4 v0x564fade73d70_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade73ba0_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x564fade73e40_0;
    %inv;
    %store/vec4 v0x564fade73ba0_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x564fade73c80_0;
    %store/vec4 v0x564fade73ba0_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x564fade74b90;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade74f90_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x564fade74b90;
T_23 ;
    %wait E_0x564fade60d60;
    %load/vec4 v0x564fade75060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade74f90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x564fade74ea0_0;
    %assign/vec4 v0x564fade74f90_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x564fade6fe10;
T_24 ;
    %wait E_0x564fade70140;
    %load/vec4 v0x564fade709b0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x564fade709b0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0x564fade709b0_0;
    %load/vec4a v0x564fade70b90, 4;
    %store/vec4 v0x564fade70ac0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade70ac0_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x564fade6fe10;
T_25 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade70b90, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade70b90, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade70b90, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade70b90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade70b90, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x564fade70b90, 0>, &A<v0x564fade70b90, 1>, &A<v0x564fade70b90, 2>, &A<v0x564fade70b90, 3>, &A<v0x564fade70b90, 4> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x564fade6f4d0;
T_26 ;
    %wait E_0x564fade6f790;
    %load/vec4 v0x564fade6f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade6fa80_0, 0;
    %load/vec4 v0x564fade6fb40_0;
    %assign/vec4 v0x564fade6fc70_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x564fade6f990_0;
    %assign/vec4 v0x564fade6fa80_0, 0;
    %load/vec4 v0x564fade6fb40_0;
    %assign/vec4 v0x564fade6fc70_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x564fade69ed0;
T_27 ;
    %wait E_0x564fade6a9b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade6ad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade6ae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade6aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade6ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade6ac60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %load/vec4 v0x564fade6aef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.0 ;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6ad30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6ae20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6af90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6aaf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade6aa10_0, 0, 3;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6ac60_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6ab90_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade6ab90_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x564fade6b590;
T_28 ;
    %wait E_0x564fade6b7a0;
    %load/vec4 v0x564fade6d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade6c6e0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x564fade6c6e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x564fade6c6e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fade6cc90, 0, 4;
    %load/vec4 v0x564fade6c6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564fade6c6e0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x564fade6cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x564fade6d850_0;
    %load/vec4 v0x564fade6d930_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fade6cc90, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x564fade6d930_0, v0x564fade6d850_0, $time, v0x564fade6cbd0_0, v0x564fade6c920_0, v0x564fade6caf0_0 {0 0 0};
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x564fade6b0f0;
T_29 ;
    %wait E_0x564fade6b2e0;
    %load/vec4 v0x564fade6b470_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x564fade6b470_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564fade6b360_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x564fade6b470_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564fade6b360_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x564fade69a00;
T_30 ;
    %wait E_0x564fade69e50;
    %load/vec4 v0x564fade6ec00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x564fade6e990_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x564fade6e990_0, v0x564fade6ecc0_0, S<0,vec4,s10>, &PV<v0x564fade6e990_0, 22, 10> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x564fade69a00;
T_31 ;
    %wait E_0x564fade60d60;
    %load/vec4 v0x564fade6ee40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x564fade6df80_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x564fade6eb40_0, v0x564fade6e990_0, v0x564fade6ec00_0, v0x564fade6ed80_0, v0x564fade6eee0_0, v0x564fade6ecc0_0, S<0,vec4,s32>, v0x564fade6df80_0, v0x564fade6e2a0_0 {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x564fade675e0;
T_32 ;
    %wait E_0x564fade60d60;
    %load/vec4 v0x564fade69470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade681e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade683b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade68450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade67e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade682f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade68590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade68630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade684f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade67fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade68080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade67c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564fade67b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade67d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade67f20_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x564fade68e70_0;
    %assign/vec4 v0x564fade681e0_0, 0;
    %load/vec4 v0x564fade69030_0;
    %assign/vec4 v0x564fade683b0_0, 0;
    %load/vec4 v0x564fade69110_0;
    %assign/vec4 v0x564fade68450_0, 0;
    %load/vec4 v0x564fade68a70_0;
    %assign/vec4 v0x564fade67e10_0, 0;
    %load/vec4 v0x564fade68f50_0;
    %assign/vec4 v0x564fade682f0_0, 0;
    %load/vec4 v0x564fade692b0_0;
    %assign/vec4 v0x564fade68590_0, 0;
    %load/vec4 v0x564fade69390_0;
    %assign/vec4 v0x564fade68630_0, 0;
    %load/vec4 v0x564fade691f0_0;
    %assign/vec4 v0x564fade684f0_0, 0;
    %load/vec4 v0x564fade68c10_0;
    %assign/vec4 v0x564fade67fe0_0, 0;
    %load/vec4 v0x564fade68cd0_0;
    %assign/vec4 v0x564fade68080_0, 0;
    %load/vec4 v0x564fade688f0_0;
    %assign/vec4 v0x564fade67c80_0, 0;
    %load/vec4 v0x564fade68720_0;
    %assign/vec4 v0x564fade67b90_0, 0;
    %load/vec4 v0x564fade689b0_0;
    %assign/vec4 v0x564fade67d70_0, 0;
    %load/vec4 v0x564fade68b50_0;
    %assign/vec4 v0x564fade67f20_0, 0;
    %load/vec4 v0x564fade68d90_0;
    %assign/vec4 v0x564fade68120_0, 0;
    %load/vec4 v0x564fade68a70_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x564fade68e70_0, v0x564fade68f50_0, v0x564fade692b0_0, v0x564fade69390_0, S<0,vec4,s32>, v0x564fade68a70_0, v0x564fade68d90_0, v0x564fade691f0_0, v0x564fade68c10_0 {1 0 0};
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x564fade60b60;
T_33 ;
    %wait E_0x564fade60e40;
    %load/vec4 v0x564fade610a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade61590_0, 0, 32;
    %jmp T_33.5;
T_33.0 ;
    %load/vec4 v0x564fade60fc0_0;
    %load/vec4 v0x564fade61160_0;
    %add;
    %store/vec4 v0x564fade61590_0, 0, 32;
    %jmp T_33.5;
T_33.1 ;
    %load/vec4 v0x564fade60fc0_0;
    %load/vec4 v0x564fade61160_0;
    %sub;
    %store/vec4 v0x564fade61590_0, 0, 32;
    %jmp T_33.5;
T_33.2 ;
    %load/vec4 v0x564fade60fc0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564fade61590_0, 0, 32;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v0x564fade60fc0_0;
    %store/vec4 v0x564fade61590_0, 0, 32;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x564fade60840;
T_34 ;
    %wait E_0x564fade60b00;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x564fade62f20_0, v0x564fade62d80_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x564fade63410;
T_35 ;
    %wait E_0x564fade60d60;
    %load/vec4 v0x564fade63fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade640a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564fade64180_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade644c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564fade64770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564fade643e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade64850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade64320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade646b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564fade64260_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x564fade63900_0;
    %assign/vec4 v0x564fade640a0_0, 0;
    %load/vec4 v0x564fade639c0_0;
    %assign/vec4 v0x564fade64180_0, 0;
    %load/vec4 v0x564fade63ce0_0;
    %assign/vec4 v0x564fade644c0_0, 0;
    %load/vec4 v0x564fade63e60_0;
    %assign/vec4 v0x564fade64770_0, 0;
    %load/vec4 v0x564fade63c40_0;
    %assign/vec4 v0x564fade643e0_0, 0;
    %load/vec4 v0x564fade63f40_0;
    %assign/vec4 v0x564fade64850_0, 0;
    %load/vec4 v0x564fade63b00_0;
    %assign/vec4 v0x564fade64320_0, 0;
    %load/vec4 v0x564fade63da0_0;
    %assign/vec4 v0x564fade646b0_0, 0;
    %load/vec4 v0x564fade63a60_0;
    %assign/vec4 v0x564fade64260_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x564fade63900_0, v0x564fade639c0_0, v0x564fade63ce0_0, v0x564fade63e60_0, v0x564fade63c40_0, v0x564fade63da0_0, v0x564fade63a60_0 {0 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x564fade76550;
T_36 ;
    %wait E_0x564fade76930;
    %load/vec4 v0x564fade77180_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_36.2, 5;
    %load/vec4 v0x564fade77180_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %ix/getv 4, v0x564fade77180_0;
    %load/vec4a v0x564fade77410, 4;
    %store/vec4 v0x564fade79dd0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade79dd0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x564fade76550;
T_37 ;
    %wait E_0x564fade768b0;
    %load/vec4 v0x564fade79ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x564fade77180_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.4, 5;
    %load/vec4 v0x564fade77180_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x564fade79e90_0;
    %ix/getv 3, v0x564fade77180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564fade77410, 0, 4;
T_37.2 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x564fade76550;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade77370_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x564fade77370_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564fade77370_0;
    %store/vec4a v0x564fade77410, 4, 0;
    %load/vec4 v0x564fade77370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564fade77370_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade77410, 4, 0;
    %end;
    .thread T_38;
    .scope S_0x564fade760f0;
T_39 ;
    %wait E_0x564fade60d60;
    %load/vec4 v0x564fade7a360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x564fade7a1d0_0, v0x564fade7a860_0 {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x564fade27230;
T_40 ;
    %wait E_0x564fade7fdd0;
    %load/vec4 v0x564fade808a0_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %ix/getv 4, v0x564fade808a0_0;
    %load/vec4a v0x564fade809e0, 4;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x564fade80940_0, 0, 32;
    %load/vec4 v0x564fade808a0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x564fade808a0_0, v0x564fade808a0_0, &A<v0x564fade809e0, v0x564fade808a0_0 > {0 0 0};
T_40.2 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x564fade27230;
T_41 ;
    %fork t_1, S_0x564fade80620;
    %jmp t_0;
    .scope S_0x564fade80620;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade80800_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x564fade80800_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x564fade80800_0;
    %store/vec4a v0x564fade809e0, 4, 0;
    %load/vec4 v0x564fade80800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564fade80800_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade809e0, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fade809e0, 4, 0;
    %end;
    .scope S_0x564fade27230;
t_0 %join;
    %end;
    .thread T_41;
    .scope S_0x564fade834f0;
T_42 ;
    %wait E_0x564fade837d0;
    %load/vec4 v0x564fade83a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade83f20_0, 0, 32;
    %jmp T_42.5;
T_42.0 ;
    %load/vec4 v0x564fade83950_0;
    %load/vec4 v0x564fade83af0_0;
    %add;
    %store/vec4 v0x564fade83f20_0, 0, 32;
    %jmp T_42.5;
T_42.1 ;
    %load/vec4 v0x564fade83950_0;
    %load/vec4 v0x564fade83af0_0;
    %sub;
    %store/vec4 v0x564fade83f20_0, 0, 32;
    %jmp T_42.5;
T_42.2 ;
    %load/vec4 v0x564fade83950_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564fade83f20_0, 0, 32;
    %jmp T_42.5;
T_42.3 ;
    %load/vec4 v0x564fade83950_0;
    %store/vec4 v0x564fade83f20_0, 0, 32;
    %jmp T_42.5;
T_42.5 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x564fade831d0;
T_43 ;
    %wait E_0x564fade83490;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x564fade85910_0, v0x564fade85770_0 {0 0 0};
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x564fade26f40;
T_44 ;
    %vpi_call/w 26 32 "$display", "========== EXECUTE STAGE TESTBENCH ==========\012" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x564fade86420_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x564fade86530_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x564fade86640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564fade86380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade85ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade85ec0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x564fade86100_0;
    %cmpi/e 150, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.2, 4;
    %load/vec4 v0x564fade867f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.2;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %vpi_call/w 26 42 "$display", "Test 1 - ADD 100+50: result=%d (Expected 150), flags z=%b n=%b %s", v0x564fade86100_0, v0x564fade867f0_0, v0x564fade86700_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x564fade86530_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x564fade86380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fade85ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade85ec0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x564fade86100_0;
    %cmpi/e 105, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.3, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.4, 8;
T_44.3 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.4, 8;
 ; End of false expr.
    %blend;
T_44.4;
    %vpi_call/w 26 52 "$display", "Test 2 - INC 100+5: result=%d (Expected 105) %s", v0x564fade86100_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x564fade86530_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x564fade86640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fade85ff0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564fade85ec0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x564fade86100_0;
    %cmpi/e 70, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.5, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.6, 8;
T_44.5 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.6, 8;
 ; End of false expr.
    %blend;
T_44.6;
    %vpi_call/w 26 61 "$display", "Test 3 - SUB 100-30: result=%d (Expected 70) %s", v0x564fade86100_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x564fade86530_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x564fade85ec0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x564fade86100_0;
    %load/vec4 v0x564fade86100_0;
    %cmpi/e 4294967246, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.9, 4;
    %load/vec4 v0x564fade86700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.9;
    %flag_set/vec4 8;
    %jmp/0 T_44.7, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.8, 8;
T_44.7 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.8, 8;
 ; End of false expr.
    %blend;
T_44.8;
    %vpi_call/w 26 68 "$display", "Test 4 - NEG 50: result=%d (Expected -50, n=1) n=%b %s", S<1,vec4,s32>, v0x564fade86700_0, S<0,vec4,u32> {2 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x564fade86530_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x564fade86640_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564fade85ec0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x564fade86100_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.12, 4;
    %load/vec4 v0x564fade867f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.12;
    %flag_set/vec4 8;
    %jmp/0 T_44.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.11, 8;
T_44.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.11, 8;
 ; End of false expr.
    %blend;
T_44.11;
    %vpi_call/w 26 77 "$display", "Test 5 - SUB 100-100: result=%d (Expected 0, z=1) z=%b %s", v0x564fade86100_0, v0x564fade867f0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x564fade86420_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x564fade86380_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fade85ec0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x564fade861a0_0;
    %cmpi/e 120, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.13, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.14, 8;
T_44.13 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.14, 8;
 ; End of false expr.
    %blend;
T_44.14;
    %vpi_call/w 26 86 "$display", "Test 6 - Branch target PC+imm 100+20: target=%d (Expected 120) %s", v0x564fade861a0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v0x564fade86640_0, 0, 32;
    %delay 5000, 0;
    %load/vec4 v0x564fade86290_0;
    %cmpi/e 2864434397, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.15, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.16, 8;
T_44.15 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.16, 8;
 ; End of false expr.
    %blend;
T_44.16;
    %vpi_call/w 26 92 "$display", "Test 7 - Write data pass-through: write_data=%h (Expected AABB_CCDD) %s", v0x564fade86290_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 95 "$display", "\012========== TEST COMPLETE ==========\012" {0 0 0};
    %vpi_call/w 26 96 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_ex_stage.v";
