// Seed: 3986967226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    input  tri1  id_0,
    output uwire id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_3 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3
);
  uwire   id_5 = 1;
  supply1 id_6;
  module_0(
      id_5, id_6, id_6, id_6
  );
  wire id_7 = id_5;
  assign id_6 = id_7;
endmodule
