# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_4.srcs/sources_1/new/Decoder_RF.vhd" \
"../../../../Lab_4.srcs/sources_1/new/Mux_RF.vhd" \
"../../../../Lab_4.srcs/sources_1/new/reg.vhd" \
"../../../../Lab_4.srcs/sources_1/new/RegisterFile.vhd" \

# Do not sort compile order
nosort
