{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541634751605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mpatrol EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"mpatrol\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541634751743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541634751784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541634751784 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[0\] 24 335 0 0 " "Implementing clock multiplication of 24, clock division of 335, and phase shift of 0 degrees (0 ps) for Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10790 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1541634751845 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[2\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10792 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1541634751845 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10793 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1541634751845 ""}  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10790 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1541634751845 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a0 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a7 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a0 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a7 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a1 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a6 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a1 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a6 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a2 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a5 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a2 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a5 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a3 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a4 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_b682:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:0:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_b682:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a3 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a4 " "Atom \"PACE:pace_inst\|platform:platform_inst\|dprom_2r:\\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst\|altsyncram:altsyncram_component\|altsyncram_c682:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1541634751847 "|mpatrol|PACE:pace_inst|platform:platform_inst|dprom_2r:\BLK_GFX_ROMS:GEN_SPRITE_ROMS:1:sprite_rom_inst|altsyncram:altsyncram_component|altsyncram_c682:auto_generated|ram_block1a4"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1541634751847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541634752692 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541634752709 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541634753045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541634753045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541634753045 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541634753045 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541634753075 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541634753075 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541634753075 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541634753075 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541634753079 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541634753120 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1541634755675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mpatrol.sdc " "Synopsys Design Constraints File file not found: 'mpatrol.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541634755692 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541634755693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541634755785 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1541634755934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1541634755935 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541634755937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756671 ""}  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10790 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756671 ""}  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10790 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node Clock:Clock_inst\|altpll:altpll_component\|Clock_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756671 ""}  } { { "db/clock_altpll.v" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/db/clock_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock:Clock_inst|altpll:altpll_component|Clock_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10790 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[1\]  " "Automatically promoted node moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[1\]~0 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[1\]~0" {  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 135 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|clock_div[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 24429 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|wram_we~0 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|wram_we~0" {  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 56 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|wram_we~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 26767 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|adpcm_0_di\[0\]~1 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|adpcm_0_di\[0\]~1" {  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 226 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|adpcm_0_di[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 29409 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1541634756672 ""}  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 135 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|clock_div[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10589 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[0\]  " "Automatically promoted node moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[1\]~0 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[1\]~0" {  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 135 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|clock_div[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 24429 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[0\]~1 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|clock_div\[0\]~1" {  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 135 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|clock_div[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 33547 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1541634756672 ""}  } { { "src/moon_patrol_sound_board.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/moon_patrol_sound_board.vhd" 135 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|clock_div[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10599 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_reset  " "Automatically promoted node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[0\]~4 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[0\]~4" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15141 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[1\]~6 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[1\]~6" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15144 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[2\]~8 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[2\]~8" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[2]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15147 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[3\]~10 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[3\]~10" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[3]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15150 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[4\]~2 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_vol\[4\]~2" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_vol[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15138 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_inc~2 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_1\|env_inc~2" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 124 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_inc~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756672 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1541634756672 ""}  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 112 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_1|env_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 9985 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_reset  " "Automatically promoted node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[0\]~4 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[0\]~4" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15125 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[1\]~6 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[1\]~6" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[2\]~8 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[2\]~8" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[2]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15131 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[3\]~10 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[3\]~10" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[3]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15134 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[4\]~2 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_vol\[4\]~2" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 396 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_vol[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_inc~2 " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|YM2149:ay_3_8910_2\|env_inc~2" {  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 124 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_inc~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 15154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1541634756673 ""}  } { { "src/YM2149_linmix_sep.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/YM2149_linmix_sep.vhd" 112 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|YM2149:ay_3_8910_2|env_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10882 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\GEN_RESETS:0:rst_r\[2\]  " "Automatically promoted node \\GEN_RESETS:0:rst_r\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PACE:pace_inst\|platform:platform_inst\|\\BLK_BGCONTROL:popcount\[2\]~0 " "Destination node PACE:pace_inst\|platform:platform_inst\|\\BLK_BGCONTROL:popcount\[2\]~0" {  } { { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PACE:pace_inst|platform:platform_inst|\BLK_BGCONTROL:popcount[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 30808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1541634756674 ""}  } { { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \GEN_RESETS:0:rst_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10816 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756674 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init  " "Automatically promoted node init " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|nmi_req " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|nmi_req" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 156 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|nmi_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10434 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.jmp_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.jmp_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.jmp_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10420 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.branch_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.branch_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.branch_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10425 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.int_wai_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.int_wai_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.int_wai_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10485 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.int_mask_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.int_mask_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.int_mask_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10486 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.jsr_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.jsr_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.jsr_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10421 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.int_pcl_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.int_pcl_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.int_pcl_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10430 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.rti_cc_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.rti_cc_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.rti_cc_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10488 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.write8_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.write8_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.write8_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10380 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.write16_state " "Destination node moon_patrol_sound_board:moon_patrol_sound_board\|cpu68:main_cpu\|state.write16_state" {  } { { "src/cpu68.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/cpu68.vhd" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moon_patrol_sound_board:moon_patrol_sound_board|cpu68:main_cpu|state.write16_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10381 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1541634756674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1541634756674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1541634756674 ""}  } { { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 55 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 10837 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541634756674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541634758910 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541634758933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541634758934 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541634758958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541634758992 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541634759016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541634759016 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541634759038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541634759978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1541634760003 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541634760003 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541634760963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541634763745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541634780188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541634780309 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541634833440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541634833440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541634837144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541634858061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541634858061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541634883267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541634883271 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541634883271 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "30.64 " "Total time spent on timing analysis during the Fitter is 30.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541634883766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541634883847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541634886392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541634886461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541634889698 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541634892581 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_kbd_clk 3.3-V LVTTL E7 " "Pin ps2_kbd_clk uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ps2_kbd_clk } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_kbd_clk" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 26 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_kbd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_kbd_data 3.3-V LVTTL F1 " "Pin ps2_kbd_data uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ps2_kbd_data } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_kbd_data" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 27 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_kbd_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL E1 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 13 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick1_up 3.3-V LVTTL N8 " "Pin joystick1_up uses I/O standard 3.3-V LVTTL at N8" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick1_up } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick1_up" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 29 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick1_up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick2_up 3.3-V LVTTL R4 " "Pin joystick2_up uses I/O standard 3.3-V LVTTL at R4" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick2_up } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick2_up" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 36 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick2_up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick1_fire2 3.3-V LVTTL P11 " "Pin joystick1_fire2 uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick1_fire2 } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick1_fire2" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 34 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick1_fire2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick2_fire2 3.3-V LVTTL T3 " "Pin joystick2_fire2 uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick2_fire2 } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick2_fire2" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 41 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick2_fire2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick1_right 3.3-V LVTTL N11 " "Pin joystick1_right uses I/O standard 3.3-V LVTTL at N11" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick1_right } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick1_right" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 32 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick1_right } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick2_right 3.3-V LVTTL P3 " "Pin joystick2_right uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick2_right } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick2_right" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 39 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick2_right } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick1_down 3.3-V LVTTL P9 " "Pin joystick1_down uses I/O standard 3.3-V LVTTL at P9" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick1_down } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick1_down" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 30 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick1_down } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick2_down 3.3-V LVTTL R3 " "Pin joystick2_down uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick2_down } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick2_down" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 37 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick2_down } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick1_left 3.3-V LVTTL T10 " "Pin joystick1_left uses I/O standard 3.3-V LVTTL at T10" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick1_left } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick1_left" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 31 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick1_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick2_left 3.3-V LVTTL N5 " "Pin joystick2_left uses I/O standard 3.3-V LVTTL at N5" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick2_left } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick2_left" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 38 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick2_left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick1_fire1 3.3-V LVTTL P8 " "Pin joystick1_fire1 uses I/O standard 3.3-V LVTTL at P8" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick1_fire1 } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick1_fire1" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 33 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick1_fire1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joystick2_fire1 3.3-V LVTTL N3 " "Pin joystick2_fire1 uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { joystick2_fire1 } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joystick2_fire1" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 40 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joystick2_fire1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1541634894003 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541634894003 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_kbd_clk a permanently disabled " "Pin ps2_kbd_clk has a permanently disabled output enable" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ps2_kbd_clk } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_kbd_clk" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 26 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_kbd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1541634894005 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_kbd_data a permanently disabled " "Pin ps2_kbd_data has a permanently disabled output enable" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ps2_kbd_data } } } { "e:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_kbd_data" } } } } { "src/mpatrol.vhd" "" { Text "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/src/mpatrol.vhd" 27 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_kbd_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1541634894005 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1541634894005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/Output/mpatrol.fit.smsg " "Generated suppressed messages file E:/G/Electronica/AmiFPGA/Cores/Arcades/trunk/Arcade_MiST/IremM52 Hardware/MoonPatrol_MIST/Output/mpatrol.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541634895339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5143 " "Peak virtual memory: 5143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541634898780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 00:54:58 2018 " "Processing ended: Thu Nov 08 00:54:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541634898780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541634898780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541634898780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541634898780 ""}
