DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
]
instances [
(Instance
name "U_1"
duLibraryName "tripole_lib"
duName "tri_pulse_tester"
elements [
]
mwi 0
uid 128,0
)
(Instance
name "U_0"
duLibraryName "tripole_lib"
duName "tri_pulse"
archName "struct"
archFileType 1
elements [
]
mwi 0
uid 525,0
)
(Instance
name "U_2"
duLibraryName "tripole_lib"
duName "tri_period"
elements [
]
mwi 0
uid 587,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_pulse_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_pulse_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_pulse_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_pulse_tb"
)
(vvPair
variable "date"
value "08/ 9/2016"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "tri_pulse_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "08/09/16"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "15:03:41"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tripole_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/tripole_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tripole_lib/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "tri_pulse_tb"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_pulse_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_pulse_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "tripole"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:04:47"
)
(vvPair
variable "unit"
value "tri_pulse_tb"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 271,0
optionalChildren [
*1 (Net
uid 64,0
decl (Decl
n "clk_100MHz"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 65,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,38000,10200"
st "SIGNAL clk_100MHz : std_logic
"
)
)
*2 (Net
uid 72,0
decl (Decl
n "ExpReset"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 73,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,38000,4600"
st "SIGNAL ExpReset   : std_logic
"
)
)
*3 (Net
uid 80,0
decl (Decl
n "HiPerEn"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 81,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,38000,5400"
st "SIGNAL HiPerEn    : std_logic
"
)
)
*4 (Net
uid 88,0
decl (Decl
n "PhaseEn"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 89,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,38000,7000"
st "SIGNAL PhaseEn    : std_logic
"
)
)
*5 (Net
uid 104,0
decl (Decl
n "tri_start"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 105,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,38000,11800"
st "SIGNAL tri_start  : std_logic
"
)
)
*6 (Net
uid 112,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 113,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,48500,8600"
st "SIGNAL WData      : std_logic_vector(15 DOWNTO 0)
"
)
)
*7 (Net
uid 120,0
decl (Decl
n "WrEn"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 121,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,38000,9400"
st "SIGNAL WrEn       : std_logic
"
)
)
*8 (Blk
uid 128,0
shape (Rectangle
uid 129,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "41000,12000,49000,25000"
)
ttg (MlTextGroup
uid 130,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*9 (Text
uid 131,0
va (VaSet
font "Arial,8,1"
)
xt "41750,17000,46250,18000"
st "tripole_lib"
blo "41750,17800"
tm "BdLibraryNameMgr"
)
*10 (Text
uid 132,0
va (VaSet
font "Arial,8,1"
)
xt "41750,18000,48250,19000"
st "tri_pulse_tester"
blo "41750,18800"
tm "BlkNameMgr"
)
*11 (Text
uid 133,0
va (VaSet
font "Arial,8,1"
)
xt "41750,19000,43550,20000"
st "U_1"
blo "41750,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 134,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 135,0
text (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "42750,27000,42750,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 137,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "41250,23250,42750,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*12 (Grouping
uid 210,0
optionalChildren [
*13 (CommentText
uid 212,0
shape (Rectangle
uid 213,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 214,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,40000,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 215,0
shape (Rectangle
uid 216,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 217,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 218,0
shape (Rectangle
uid 219,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 220,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 221,0
shape (Rectangle
uid 222,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 223,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 224,0
shape (Rectangle
uid 225,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 226,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,57400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 227,0
shape (Rectangle
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 229,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,54700,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 230,0
shape (Rectangle
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 232,0
va (VaSet
fg "32768,0,0"
)
xt "34150,46500,40850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 233,0
shape (Rectangle
uid 234,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 235,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 236,0
shape (Rectangle
uid 237,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 238,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 239,0
shape (Rectangle
uid 240,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 241,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,41900,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 211,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*23 (Net
uid 436,0
decl (Decl
n "CtrlEn"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,38000,3800"
st "SIGNAL CtrlEn     : std_logic
"
)
)
*24 (Net
uid 444,0
decl (Decl
n "PerEn"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 445,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,38000,6200"
st "SIGNAL PerEn      : std_logic
"
)
)
*25 (Net
uid 484,0
decl (Decl
n "pulse"
t "std_logic"
o 1
suid 14,0
)
declText (MLText
uid 485,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,38000,11000"
st "SIGNAL pulse      : std_logic
"
)
)
*26 (SaComponent
uid 525,0
optionalChildren [
*27 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,20625,15000,21375"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "16000,20500,21000,21500"
st "clk_100MHz"
blo "16000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 7
suid 19,0
)
)
)
*28 (CptPort
uid 492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,19625,15000,20375"
)
tg (CPTG
uid 494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 495,0
va (VaSet
)
xt "16000,19500,19600,20500"
st "ExpReset"
blo "16000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
suid 20,0
)
)
)
*29 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
)
xt "16000,17500,19300,18500"
st "HiPerEn"
blo "16000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
suid 21,0
)
)
)
*30 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "16000,18500,19400,19500"
st "PhaseEn"
blo "16000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
suid 22,0
)
)
)
*31 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "16000,14500,17800,15500"
st "Run"
blo "16000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 4
suid 23,0
)
)
)
*32 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "16000,13500,19000,14500"
st "tri_start"
blo "16000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 8
suid 25,0
)
)
)
*33 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "16000,12500,18700,13500"
st "WData"
blo "16000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 26,0
)
)
)
*34 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "16000,15500,18300,16500"
st "WrEn"
blo "16000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 6
suid 27,0
)
)
)
*35 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,16625,25750,17375"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
)
xt "21800,16500,24000,17500"
st "pulse"
ju 2
blo "24000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 9
suid 28,0
)
)
)
]
shape (Rectangle
uid 526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,12000,25000,25000"
)
oxt "15000,6000,25000,19000"
ttg (MlTextGroup
uid 527,0
optionalChildren [
*36 (Text
uid 524,0
va (VaSet
font "Arial,8,1"
)
xt "18750,24500,21350,25500"
st "struct"
blo "18750,25300"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 528,0
va (VaSet
font "Arial,8,1"
)
xt "18750,21500,23250,22500"
st "tripole_lib"
blo "18750,22300"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 529,0
va (VaSet
font "Arial,8,1"
)
xt "18750,22500,22350,23500"
st "tri_pulse"
blo "18750,23300"
tm "CptNameMgr"
)
*39 (Text
uid 530,0
va (VaSet
font "Arial,8,1"
)
xt "18750,23500,20550,24500"
st "U_0"
blo "18750,24300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 532,0
text (MLText
uid 533,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,14500,-5000,14500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,23250,16750,24750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archName "struct"
archType 2
archFileType "BLOCK_DIAGRAM"
)
*40 (SaComponent
uid 587,0
optionalChildren [
*41 (CptPort
uid 555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 557,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 558,0
va (VaSet
)
xt "16000,36500,17300,37500"
st "clk"
blo "16000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 5
suid 9,0
)
)
)
*42 (CptPort
uid 559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 562,0
va (VaSet
)
xt "16000,34500,18600,35500"
st "CtrlEn"
blo "16000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "CtrlEn"
t "std_logic"
o 1
suid 10,0
)
)
)
*43 (CptPort
uid 563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 566,0
va (VaSet
)
xt "16000,35500,18500,36500"
st "PerEn"
blo "16000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "PerEn"
t "std_logic"
o 2
suid 12,0
)
)
)
*44 (CptPort
uid 567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,36625,24750,37375"
)
tg (CPTG
uid 569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 570,0
va (VaSet
)
xt "20000,36500,23000,37500"
st "tri_start"
ju 2
blo "23000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_start"
t "std_logic"
o 8
suid 14,0
)
)
)
*45 (CptPort
uid 571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
)
xt "16000,29500,18700,30500"
st "WData"
blo "16000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 15,0
)
)
)
*46 (CptPort
uid 575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 578,0
va (VaSet
)
xt "16000,32500,18300,33500"
st "WrEn"
blo "16000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 4
suid 16,0
)
)
)
*47 (CptPort
uid 579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 582,0
va (VaSet
)
xt "16000,37500,17300,38500"
st "rst"
blo "16000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 17,0
)
)
)
*48 (CptPort
uid 583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,37625,24750,38375"
)
tg (CPTG
uid 585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "20000,37500,23000,38500"
st "RunOut"
ju 2
blo "23000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RunOut"
t "std_logic"
o 7
suid 18,0
)
)
)
]
shape (Rectangle
uid 588,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,29000,24000,40000"
)
oxt "15000,6000,24000,17000"
ttg (MlTextGroup
uid 589,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 590,0
va (VaSet
font "Arial,8,1"
)
xt "19750,30000,24250,31000"
st "tripole_lib"
blo "19750,30800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 591,0
va (VaSet
font "Arial,8,1"
)
xt "19750,31000,24150,32000"
st "tri_period"
blo "19750,31800"
tm "CptNameMgr"
)
*51 (Text
uid 592,0
va (VaSet
font "Arial,8,1"
)
xt "19750,32000,21550,33000"
st "U_2"
blo "19750,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 593,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 594,0
text (MLText
uid 595,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,30000,-6000,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 596,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,38250,16750,39750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*52 (Net
uid 597,0
decl (Decl
n "RunOut"
t "std_logic"
o 6
suid 17,0
)
declText (MLText
uid 598,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,38000,7800"
st "SIGNAL RunOut     : std_logic
"
)
)
*53 (Wire
uid 58,0
shape (OrthoPolyLine
uid 59,0
va (VaSet
vasetType 3
)
xt "25750,17000,30000,17000"
pts [
"25750,17000"
"30000,17000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 62,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63,0
va (VaSet
)
xt "27000,16000,29200,17000"
st "pulse"
blo "27000,16800"
tm "WireNameMgr"
)
)
on &25
)
*54 (Wire
uid 66,0
optionalChildren [
*55 (BdJunction
uid 456,0
ps "OnConnectorStrategy"
shape (Circle
uid 457,0
va (VaSet
vasetType 1
)
xt "8600,20600,9400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 67,0
va (VaSet
vasetType 3
)
xt "7000,21000,14250,21000"
pts [
"7000,21000"
"14250,21000"
]
)
end &27
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 70,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 71,0
va (VaSet
)
xt "8000,20000,13000,21000"
st "clk_100MHz"
blo "8000,20800"
tm "WireNameMgr"
)
)
on &1
)
*56 (Wire
uid 74,0
optionalChildren [
*57 (BdJunction
uid 462,0
ps "OnConnectorStrategy"
shape (Circle
uid 463,0
va (VaSet
vasetType 1
)
xt "7600,19600,8400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 75,0
va (VaSet
vasetType 3
)
xt "7000,20000,14250,20000"
pts [
"7000,20000"
"14250,20000"
]
)
end &28
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 78,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "8000,19000,11600,20000"
st "ExpReset"
blo "8000,19800"
tm "WireNameMgr"
)
)
on &2
)
*58 (Wire
uid 82,0
shape (OrthoPolyLine
uid 83,0
va (VaSet
vasetType 3
)
xt "7000,18000,14250,18000"
pts [
"7000,18000"
"14250,18000"
]
)
end &29
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 86,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 87,0
va (VaSet
)
xt "8000,17000,11300,18000"
st "HiPerEn"
blo "8000,17800"
tm "WireNameMgr"
)
)
on &3
)
*59 (Wire
uid 90,0
shape (OrthoPolyLine
uid 91,0
va (VaSet
vasetType 3
)
xt "7000,19000,14250,19000"
pts [
"7000,19000"
"14250,19000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 94,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 95,0
va (VaSet
)
xt "8000,18000,11400,19000"
st "PhaseEn"
blo "8000,18800"
tm "WireNameMgr"
)
)
on &4
)
*60 (Wire
uid 98,0
shape (OrthoPolyLine
uid 99,0
va (VaSet
vasetType 3
)
xt "7000,15000,14250,15000"
pts [
"7000,15000"
"14250,15000"
]
)
end &31
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 103,0
va (VaSet
)
xt "8000,14000,11000,15000"
st "RunOut"
blo "8000,14800"
tm "WireNameMgr"
)
)
on &52
)
*61 (Wire
uid 106,0
shape (OrthoPolyLine
uid 107,0
va (VaSet
vasetType 3
)
xt "7000,14000,14250,14000"
pts [
"7000,14000"
"14250,14000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 111,0
va (VaSet
)
xt "8000,13000,11000,14000"
st "tri_start"
blo "8000,13800"
tm "WireNameMgr"
)
)
on &5
)
*62 (Wire
uid 114,0
optionalChildren [
*63 (BdJunction
uid 428,0
ps "OnConnectorStrategy"
shape (Circle
uid 429,0
va (VaSet
vasetType 1
)
xt "10600,12600,11400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 115,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,13000,14250,13000"
pts [
"7000,13000"
"14250,13000"
]
)
end &33
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 119,0
va (VaSet
)
xt "8000,12000,10700,13000"
st "WData"
blo "8000,12800"
tm "WireNameMgr"
)
)
on &6
)
*64 (Wire
uid 122,0
optionalChildren [
*65 (BdJunction
uid 434,0
ps "OnConnectorStrategy"
shape (Circle
uid 435,0
va (VaSet
vasetType 1
)
xt "9600,15600,10400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 123,0
va (VaSet
vasetType 3
)
xt "7000,16000,14250,16000"
pts [
"7000,16000"
"14250,16000"
]
)
end &34
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 127,0
va (VaSet
)
xt "8000,15000,10300,16000"
st "WrEn"
blo "8000,15800"
tm "WireNameMgr"
)
)
on &7
)
*66 (Wire
uid 138,0
shape (OrthoPolyLine
uid 139,0
va (VaSet
vasetType 3
)
xt "49000,16000,55000,16000"
pts [
"49000,16000"
"55000,16000"
]
)
start &8
sat 1
eat 16
stc 0
st 0
si 0
tg (WTG
uid 144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 145,0
va (VaSet
)
xt "51000,15000,53200,16000"
st "pulse"
blo "51000,15800"
tm "WireNameMgr"
)
)
on &25
)
*67 (Wire
uid 146,0
shape (OrthoPolyLine
uid 147,0
va (VaSet
vasetType 3
)
xt "33000,21000,41000,21000"
pts [
"33000,21000"
"41000,21000"
]
)
end &8
sat 16
eat 2
stc 0
st 0
si 0
tg (WTG
uid 152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153,0
va (VaSet
)
xt "34000,20000,39000,21000"
st "clk_100MHz"
blo "34000,20800"
tm "WireNameMgr"
)
)
on &1
)
*68 (Wire
uid 154,0
shape (OrthoPolyLine
uid 155,0
va (VaSet
vasetType 3
)
xt "33000,20000,41000,20000"
pts [
"33000,20000"
"41000,20000"
]
)
end &8
sat 16
eat 2
stc 0
st 0
si 0
tg (WTG
uid 160,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 161,0
va (VaSet
)
xt "34000,19000,37600,20000"
st "ExpReset"
blo "34000,19800"
tm "WireNameMgr"
)
)
on &2
)
*69 (Wire
uid 162,0
shape (OrthoPolyLine
uid 163,0
va (VaSet
vasetType 3
)
xt "33000,18000,41000,18000"
pts [
"33000,18000"
"41000,18000"
]
)
end &8
sat 16
eat 2
stc 0
st 0
si 0
tg (WTG
uid 168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 169,0
va (VaSet
)
xt "34000,17000,37300,18000"
st "HiPerEn"
blo "34000,17800"
tm "WireNameMgr"
)
)
on &3
)
*70 (Wire
uid 170,0
shape (OrthoPolyLine
uid 171,0
va (VaSet
vasetType 3
)
xt "33000,19000,41000,19000"
pts [
"33000,19000"
"41000,19000"
]
)
end &8
sat 16
eat 2
stc 0
st 0
si 0
tg (WTG
uid 176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 177,0
va (VaSet
)
xt "34000,18000,37400,19000"
st "PhaseEn"
blo "34000,18800"
tm "WireNameMgr"
)
)
on &4
)
*71 (Wire
uid 194,0
shape (OrthoPolyLine
uid 195,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,13000,41000,13000"
pts [
"33000,13000"
"41000,13000"
]
)
end &8
sat 16
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "34000,12000,36700,13000"
st "WData"
blo "34000,12800"
tm "WireNameMgr"
)
)
on &6
)
*72 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "33000,16000,41000,16000"
pts [
"33000,16000"
"41000,16000"
]
)
end &8
sat 16
eat 2
stc 0
st 0
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "34000,15000,36300,16000"
st "WrEn"
blo "34000,15800"
tm "WireNameMgr"
)
)
on &7
)
*73 (Wire
uid 424,0
shape (OrthoPolyLine
uid 425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,13000,14250,30000"
pts [
"11000,13000"
"11000,30000"
"14250,30000"
]
)
start &63
end &45
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 427,0
va (VaSet
)
xt "10250,29000,12950,30000"
st "WData"
blo "10250,29800"
tm "WireNameMgr"
)
)
on &6
)
*74 (Wire
uid 430,0
shape (OrthoPolyLine
uid 431,0
va (VaSet
vasetType 3
)
xt "10000,16000,14250,33000"
pts [
"10000,16000"
"10000,33000"
"14250,33000"
]
)
start &65
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "11250,32000,13550,33000"
st "WrEn"
blo "11250,32800"
tm "WireNameMgr"
)
)
on &7
)
*75 (Wire
uid 438,0
shape (OrthoPolyLine
uid 439,0
va (VaSet
vasetType 3
)
xt "6000,35000,14250,35000"
pts [
"14250,35000"
"6000,35000"
]
)
start &42
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
)
xt "11000,34000,13600,35000"
st "CtrlEn"
blo "11000,34800"
tm "WireNameMgr"
)
)
on &23
)
*76 (Wire
uid 446,0
shape (OrthoPolyLine
uid 447,0
va (VaSet
vasetType 3
)
xt "6000,36000,14250,36000"
pts [
"14250,36000"
"6000,36000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 451,0
va (VaSet
)
xt "11000,35000,13500,36000"
st "PerEn"
blo "11000,35800"
tm "WireNameMgr"
)
)
on &24
)
*77 (Wire
uid 452,0
shape (OrthoPolyLine
uid 453,0
va (VaSet
vasetType 3
)
xt "9000,21000,14250,37000"
pts [
"9000,21000"
"9000,37000"
"14250,37000"
]
)
start &55
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 455,0
va (VaSet
)
xt "8250,36000,13250,37000"
st "clk_100MHz"
blo "8250,36800"
tm "WireNameMgr"
)
)
on &1
)
*78 (Wire
uid 458,0
shape (OrthoPolyLine
uid 459,0
va (VaSet
vasetType 3
)
xt "8000,20000,14250,38000"
pts [
"8000,20000"
"8000,38000"
"14250,38000"
]
)
start &57
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "9250,37000,12850,38000"
st "ExpReset"
blo "9250,37800"
tm "WireNameMgr"
)
)
on &2
)
*79 (Wire
uid 466,0
shape (OrthoPolyLine
uid 467,0
va (VaSet
vasetType 3
)
xt "24750,37000,31000,37000"
pts [
"24750,37000"
"31000,37000"
]
)
start &44
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 471,0
va (VaSet
)
xt "26750,36000,29750,37000"
st "tri_start"
blo "26750,36800"
tm "WireNameMgr"
)
)
on &5
)
*80 (Wire
uid 474,0
shape (OrthoPolyLine
uid 475,0
va (VaSet
vasetType 3
)
xt "24750,38000,31000,38000"
pts [
"24750,38000"
"31000,38000"
]
)
start &48
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 479,0
va (VaSet
)
xt "27000,37000,30000,38000"
st "RunOut"
blo "27000,37800"
tm "WireNameMgr"
)
)
on &52
)
*81 (Wire
uid 537,0
shape (OrthoPolyLine
uid 538,0
va (VaSet
vasetType 3
)
xt "33000,22000,41000,22000"
pts [
"41000,22000"
"33000,22000"
]
)
start &8
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
)
xt "34000,21000,36500,22000"
st "PerEn"
blo "34000,21800"
tm "WireNameMgr"
)
)
on &24
)
*82 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
)
xt "33000,23000,41000,23000"
pts [
"41000,23000"
"33000,23000"
]
)
start &8
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "34000,22000,36600,23000"
st "CtrlEn"
blo "34000,22800"
tm "WireNameMgr"
)
)
on &23
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *83 (PackageList
uid 260,0
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 261,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*85 (MLText
uid 262,0
va (VaSet
)
xt "0,1000,12900,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 263,0
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 264,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*87 (Text
uid 265,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*88 (MLText
uid 266,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*89 (Text
uid 267,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*90 (MLText
uid 268,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*91 (Text
uid 269,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*92 (MLText
uid 270,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1463,343,2621,1129"
viewArea "800,10700,54740,45790"
cachedDiagramExtent "0,0,68000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 693,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*111 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*113 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 17,0
usingSuid 1
emptyRow *114 (LEmptyRow
)
uid 273,0
optionalChildren [
*115 (RefLabelRowHdr
)
*116 (TitleRowHdr
)
*117 (FilterRowHdr
)
*118 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*119 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*120 (GroupColHdr
tm "GroupColHdrMgr"
)
*121 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*122 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*123 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*124 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*125 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*126 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_100MHz"
t "std_logic"
o 2
suid 2,0
)
)
uid 244,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpReset"
t "std_logic"
o 3
suid 3,0
)
)
uid 246,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HiPerEn"
t "std_logic"
o 4
suid 4,0
)
)
uid 248,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PhaseEn"
t "std_logic"
o 5
suid 5,0
)
)
uid 250,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tri_start"
t "std_logic"
o 7
suid 7,0
)
)
uid 254,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 256,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic"
o 9
suid 9,0
)
)
uid 258,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrlEn"
t "std_logic"
o 10
suid 10,0
)
)
uid 480,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PerEn"
t "std_logic"
o 11
suid 11,0
)
)
uid 482,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pulse"
t "std_logic"
o 1
suid 14,0
)
)
uid 486,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RunOut"
t "std_logic"
o 6
suid 17,0
)
)
uid 599,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 286,0
optionalChildren [
*138 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *139 (MRCItem
litem &114
pos 11
dimension 20
)
uid 288,0
optionalChildren [
*140 (MRCItem
litem &115
pos 0
dimension 20
uid 289,0
)
*141 (MRCItem
litem &116
pos 1
dimension 23
uid 290,0
)
*142 (MRCItem
litem &117
pos 2
hidden 1
dimension 20
uid 291,0
)
*143 (MRCItem
litem &127
pos 0
dimension 20
uid 245,0
)
*144 (MRCItem
litem &128
pos 1
dimension 20
uid 247,0
)
*145 (MRCItem
litem &129
pos 2
dimension 20
uid 249,0
)
*146 (MRCItem
litem &130
pos 3
dimension 20
uid 251,0
)
*147 (MRCItem
litem &131
pos 4
dimension 20
uid 255,0
)
*148 (MRCItem
litem &132
pos 5
dimension 20
uid 257,0
)
*149 (MRCItem
litem &133
pos 6
dimension 20
uid 259,0
)
*150 (MRCItem
litem &134
pos 7
dimension 20
uid 481,0
)
*151 (MRCItem
litem &135
pos 8
dimension 20
uid 483,0
)
*152 (MRCItem
litem &136
pos 9
dimension 20
uid 487,0
)
*153 (MRCItem
litem &137
pos 10
dimension 20
uid 600,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 292,0
optionalChildren [
*154 (MRCItem
litem &118
pos 0
dimension 20
uid 293,0
)
*155 (MRCItem
litem &120
pos 1
dimension 50
uid 294,0
)
*156 (MRCItem
litem &121
pos 2
dimension 100
uid 295,0
)
*157 (MRCItem
litem &122
pos 3
dimension 50
uid 296,0
)
*158 (MRCItem
litem &123
pos 4
dimension 100
uid 297,0
)
*159 (MRCItem
litem &124
pos 5
dimension 100
uid 298,0
)
*160 (MRCItem
litem &125
pos 6
dimension 50
uid 299,0
)
*161 (MRCItem
litem &126
pos 7
dimension 80
uid 300,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 287,0
vaOverrides [
]
)
]
)
uid 272,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *162 (LEmptyRow
)
uid 302,0
optionalChildren [
*163 (RefLabelRowHdr
)
*164 (TitleRowHdr
)
*165 (FilterRowHdr
)
*166 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*167 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*168 (GroupColHdr
tm "GroupColHdrMgr"
)
*169 (NameColHdr
tm "GenericNameColHdrMgr"
)
*170 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*171 (InitColHdr
tm "GenericValueColHdrMgr"
)
*172 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*173 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 314,0
optionalChildren [
*174 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *175 (MRCItem
litem &162
pos 0
dimension 20
)
uid 316,0
optionalChildren [
*176 (MRCItem
litem &163
pos 0
dimension 20
uid 317,0
)
*177 (MRCItem
litem &164
pos 1
dimension 23
uid 318,0
)
*178 (MRCItem
litem &165
pos 2
hidden 1
dimension 20
uid 319,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 320,0
optionalChildren [
*179 (MRCItem
litem &166
pos 0
dimension 20
uid 321,0
)
*180 (MRCItem
litem &168
pos 1
dimension 50
uid 322,0
)
*181 (MRCItem
litem &169
pos 2
dimension 100
uid 323,0
)
*182 (MRCItem
litem &170
pos 3
dimension 100
uid 324,0
)
*183 (MRCItem
litem &171
pos 4
dimension 50
uid 325,0
)
*184 (MRCItem
litem &172
pos 5
dimension 50
uid 326,0
)
*185 (MRCItem
litem &173
pos 6
dimension 80
uid 327,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 315,0
vaOverrides [
]
)
]
)
uid 301,0
type 1
)
activeModelName "BlockDiag"
)
