
*** Running vivado
    with args -log Basys3_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_Top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Basys3_Top.tcl -notrace
Command: synth_design -top Basys3_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 377.707 ; gain = 98.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/Basys3_Top.v:17]
INFO: [Synth 8-6157] synthesizing module 'miniMIPS_Top' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/PC.v:17]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/PC.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'PC' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:116]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/IF_ID.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (2#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/IF_ID.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'IF_ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:132]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/ID.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/ID.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/ID.v:137]
INFO: [Synth 8-6155] done synthesizing module 'ID' (3#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/ID.v:20]
INFO: [Synth 8-6157] synthesizing module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/CTRL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CTRL' (4#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/CTRL.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'CTRL' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:171]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/RegFile.v:16]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (6#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/ID_EX.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'ID_EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:207]
INFO: [Synth 8-6157] synthesizing module 'EX' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/EX.v:61]
INFO: [Synth 8-6155] done synthesizing module 'EX' (7#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/EX.v:19]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/EX_MEM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (8#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/EX_MEM.v:16]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'EX_MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:244]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (9#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/MEM.V:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (10#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/MEM_WB.v:17]
WARNING: [Synth 8-689] width (5) of port connection 'stall' does not match port width (6) of module 'MEM_WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:288]
INFO: [Synth 8-6157] synthesizing module 'WB' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WB' (11#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/WB.v:19]
INFO: [Synth 8-6155] done synthesizing module 'miniMIPS_Top' (12#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/miniMIPS_Top.v:18]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.runs/synth_1/.Xil/Vivado-9244-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (13#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.runs/synth_1/.Xil/Vivado-9244-DESKTOP-D4VK0AO/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/confreg.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/confreg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (14#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/confreg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_Top' (15#1) [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/Basys3_Top.v:17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[16]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[15]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[14]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[13]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[12]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[11]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[10]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[9]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[8]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[7]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[6]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[1]
WARNING: [Synth 8-3331] design confreg has unconnected port data_addr[0]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[5]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[5]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[1]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[5]
WARNING: [Synth 8-3331] design PC has unconnected port stall[4]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 431.559 ; gain = 151.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 431.559 ; gain = 151.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 431.559 ; gain = 151.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'irom'
Finished Parsing XDC File [e:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'irom'
Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
Finished Parsing XDC File [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Desktop/CA/mimiMIPS_B3_v1.2/Basys-3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 774.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 774.051 ; gain = 494.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 774.051 ; gain = 494.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for irom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 774.051 ; gain = 494.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "r1read" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "r1read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r1read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r2read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "br_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stallreq" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_wen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stallreq_ex" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'data_din_reg' [E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/new/confreg.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 774.051 ; gain = 494.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  16 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 3     
Module CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module WB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module miniMIPS_Top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[3]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[2]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[1]
WARNING: [Synth 8-3331] design MEM_WB has unconnected port stall[0]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[5]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[2]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[1]
WARNING: [Synth 8-3331] design EX_MEM has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[5]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[4]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[1]
WARNING: [Synth 8-3331] design ID_EX has unconnected port stall[0]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port mem_aluop_i[0]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[5]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[4]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[3]
WARNING: [Synth 8-3331] design IF_ID has unconnected port stall[0]
WARNING: [Synth 8-3331] design PC has unconnected port stall[5]
WARNING: [Synth 8-3331] design PC has unconnected port stall[4]
WARNING: [Synth 8-3331] design PC has unconnected port stall[3]
WARNING: [Synth 8-3331] design PC has unconnected port stall[2]
WARNING: [Synth 8-3331] design PC has unconnected port stall[1]
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[31]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[30]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[29]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[28]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[27]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[26]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[25]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[24]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[23]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[22]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[21]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[20]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[19]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[18]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[17]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[16]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[15]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[14]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[13]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[12]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[11]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[10]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[9]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[8]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[7]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/id_ex/ex_offset_reg[6]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[31]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[30]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[29]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[28]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[27]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[26]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[25]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[24]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[23]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[22]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[21]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[20]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[19]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[18]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[17]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[16]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[15]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[14]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[13]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[12]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[11]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[10]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[9]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[8]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[7]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[6]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[1]) is unused and will be removed from module Basys3_Top.
WARNING: [Synth 8-3332] Sequential element (cpu/ex_mem/mem_m_addr_reg[0]) is unused and will be removed from module Basys3_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 774.051 ; gain = 494.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+---------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------+-----------+----------------------+---------------+
|Basys3_Top  | cpu/rf/GPR_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 774.051 ; gain = 494.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 895.277 ; gain = 615.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------+-----------+----------------------+---------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------+-----------+----------------------+---------------+
|Basys3_Top  | cpu/rf/GPR_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_rom      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |inst_rom |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |    77|
|4     |LUT1     |     5|
|5     |LUT2     |   268|
|6     |LUT3     |    46|
|7     |LUT4     |   166|
|8     |LUT5     |   168|
|9     |LUT6     |   611|
|10    |MUXF7    |     6|
|11    |RAM32M   |    12|
|12    |FDCE     |   438|
|13    |FDPE     |     4|
|14    |LD       |    32|
|15    |IBUF     |    22|
|16    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |  1917|
|2     |  cpu      |miniMIPS_Top |  1650|
|3     |    ex     |EX           |    30|
|4     |    ex_mem |EX_MEM       |   178|
|5     |    id     |ID           |    47|
|6     |    id_ex  |ID_EX        |   749|
|7     |    if_id  |IF_ID        |   421|
|8     |    mem_wb |MEM_WB       |   172|
|9     |    pc     |PC           |    41|
|10    |    rf     |RegFile      |    12|
|11    |  ram      |confreg      |   183|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 898.023 ; gain = 618.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 898.023 ; gain = 275.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 898.023 ; gain = 618.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 898.023 ; gain = 629.863
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/CA/mimiMIPS_B3_v1.2/project_1/project_1.runs/synth_1/Basys3_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_Top_utilization_synth.rpt -pb Basys3_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 898.023 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 09:14:51 2019...
