// Seed: 1501991064
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8
);
  assign id_5 = 1;
  module_2(
      id_3, id_1, id_0, id_0, id_5, id_3, id_7
  );
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  assign id_1 = id_0;
  wire id_3;
  module_0(
      id_1, id_0, id_0, id_0, id_0, id_1, id_1, id_0, id_0
  );
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6
);
  wire id_8;
endmodule
