ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB132:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.c ****   HAL_Init();
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Configure the system clock */
  80:Core/Src/main.c ****   SystemClock_Config();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Initialize all configured peripherals */
  87:Core/Src/main.c ****   MX_GPIO_Init();
  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Infinite loop */
  93:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  94:Core/Src/main.c ****   while (1)
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     /* USER CODE END WHILE */
  97:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_13);
  98:Core/Src/main.c **** 		HAL_Delay(100);
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** 		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 101:Core/Src/main.c **** 		{
 102:Core/Src/main.c **** 			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
 103:Core/Src/main.c **** 		}
 104:Core/Src/main.c **** 		else
 105:Core/Src/main.c **** 		{
 106:Core/Src/main.c **** 			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
 107:Core/Src/main.c **** 		}
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 151:Core/Src/main.c ****   {
 152:Core/Src/main.c ****     Error_Handler();
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c **** }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** /**
 157:Core/Src/main.c ****   * @brief GPIO Initialization Function
 158:Core/Src/main.c ****   * @param None
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** static void MX_GPIO_Init(void)
 162:Core/Src/main.c **** {
  28              		.loc 1 162 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
 163:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 163 3 view .LVU1
  43              		.loc 1 163 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0394     		str	r4, [sp, #12]
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 166:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  50              		.loc 1 166 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 166 3 view .LVU4
  53 0010 0094     		str	r4, [sp]
  54              		.loc 1 166 3 view .LVU5
  55 0012 214B     		ldr	r3, .L3
  56 0014 1A6B     		ldr	r2, [r3, #48]
  57 0016 42F08002 		orr	r2, r2, #128
  58 001a 1A63     		str	r2, [r3, #48]
  59              		.loc 1 166 3 view .LVU6
  60 001c 1A6B     		ldr	r2, [r3, #48]
  61 001e 02F08002 		and	r2, r2, #128
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 166 3 view .LVU7
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 5


  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 166 3 view .LVU8
 167:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  67              		.loc 1 167 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 167 3 view .LVU10
  70 0026 0194     		str	r4, [sp, #4]
  71              		.loc 1 167 3 view .LVU11
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 42F00102 		orr	r2, r2, #1
  74 002e 1A63     		str	r2, [r3, #48]
  75              		.loc 1 167 3 view .LVU12
  76 0030 1A6B     		ldr	r2, [r3, #48]
  77 0032 02F00102 		and	r2, r2, #1
  78 0036 0192     		str	r2, [sp, #4]
  79              		.loc 1 167 3 view .LVU13
  80 0038 019A     		ldr	r2, [sp, #4]
  81              	.LBE5:
  82              		.loc 1 167 3 view .LVU14
 168:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  83              		.loc 1 168 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 168 3 view .LVU16
  86 003a 0294     		str	r4, [sp, #8]
  87              		.loc 1 168 3 view .LVU17
  88 003c 1A6B     		ldr	r2, [r3, #48]
  89 003e 42F04002 		orr	r2, r2, #64
  90 0042 1A63     		str	r2, [r3, #48]
  91              		.loc 1 168 3 view .LVU18
  92 0044 1B6B     		ldr	r3, [r3, #48]
  93 0046 03F04003 		and	r3, r3, #64
  94 004a 0293     		str	r3, [sp, #8]
  95              		.loc 1 168 3 view .LVU19
  96 004c 029B     		ldr	r3, [sp, #8]
  97              	.LBE6:
  98              		.loc 1 168 3 view .LVU20
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 171:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
  99              		.loc 1 171 3 view .LVU21
 100 004e 134D     		ldr	r5, .L3+4
 101 0050 2246     		mov	r2, r4
 102 0052 4FF4C041 		mov	r1, #24576
 103 0056 2846     		mov	r0, r5
 104 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 105              	.LVL0:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /*Configure GPIO pin : PA0 */
 174:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 106              		.loc 1 174 3 view .LVU22
 107              		.loc 1 174 23 is_stmt 0 view .LVU23
 108 005c 0126     		movs	r6, #1
 109 005e 0396     		str	r6, [sp, #12]
 175:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 110              		.loc 1 175 3 is_stmt 1 view .LVU24
 111              		.loc 1 175 24 is_stmt 0 view .LVU25
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 6


 112 0060 0F4B     		ldr	r3, .L3+8
 113 0062 0493     		str	r3, [sp, #16]
 176:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 114              		.loc 1 176 3 is_stmt 1 view .LVU26
 115              		.loc 1 176 24 is_stmt 0 view .LVU27
 116 0064 0594     		str	r4, [sp, #20]
 177:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117              		.loc 1 177 3 is_stmt 1 view .LVU28
 118 0066 03A9     		add	r1, sp, #12
 119 0068 0E48     		ldr	r0, .L3+12
 120 006a FFF7FEFF 		bl	HAL_GPIO_Init
 121              	.LVL1:
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /*Configure GPIO pins : PG13 PG14 */
 180:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 122              		.loc 1 180 3 view .LVU29
 123              		.loc 1 180 23 is_stmt 0 view .LVU30
 124 006e 4FF4C043 		mov	r3, #24576
 125 0072 0393     		str	r3, [sp, #12]
 181:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 126              		.loc 1 181 3 is_stmt 1 view .LVU31
 127              		.loc 1 181 24 is_stmt 0 view .LVU32
 128 0074 0496     		str	r6, [sp, #16]
 182:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 182 3 is_stmt 1 view .LVU33
 130              		.loc 1 182 24 is_stmt 0 view .LVU34
 131 0076 0594     		str	r4, [sp, #20]
 183:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 132              		.loc 1 183 3 is_stmt 1 view .LVU35
 133              		.loc 1 183 25 is_stmt 0 view .LVU36
 134 0078 0694     		str	r4, [sp, #24]
 184:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 135              		.loc 1 184 3 is_stmt 1 view .LVU37
 136 007a 03A9     		add	r1, sp, #12
 137 007c 2846     		mov	r0, r5
 138 007e FFF7FEFF 		bl	HAL_GPIO_Init
 139              	.LVL2:
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* EXTI interrupt init*/
 187:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 140              		.loc 1 187 3 view .LVU38
 141 0082 2246     		mov	r2, r4
 142 0084 2146     		mov	r1, r4
 143 0086 0620     		movs	r0, #6
 144 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 145              	.LVL3:
 188:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 146              		.loc 1 188 3 view .LVU39
 147 008c 0620     		movs	r0, #6
 148 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 149              	.LVL4:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** }
 150              		.loc 1 190 1 is_stmt 0 view .LVU40
 151 0092 08B0     		add	sp, sp, #32
 152              	.LCFI2:
 153              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 7


 154              		@ sp needed
 155 0094 70BD     		pop	{r4, r5, r6, pc}
 156              	.L4:
 157 0096 00BF     		.align	2
 158              	.L3:
 159 0098 00380240 		.word	1073887232
 160 009c 00180240 		.word	1073879040
 161 00a0 00001110 		.word	269549568
 162 00a4 00000240 		.word	1073872896
 163              		.cfi_endproc
 164              	.LFE132:
 166              		.section	.text.Error_Handler,"ax",%progbits
 167              		.align	1
 168              		.global	Error_Handler
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	Error_Handler:
 175              	.LFB133:
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 4 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** void Error_Handler(void)
 201:Core/Src/main.c **** {
 176              		.loc 1 201 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ Volatile: function does not return.
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 202:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 203:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 204:Core/Src/main.c ****   __disable_irq();
 182              		.loc 1 204 3 view .LVU42
 183              	.LBB7:
 184              	.LBI7:
 185              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 8


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 9


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 10


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 186              		.loc 2 140 27 view .LVU43
 187              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 188              		.loc 2 142 3 view .LVU44
 189              		.syntax unified
 190              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 191 0000 72B6     		cpsid i
 192              	@ 0 "" 2
 193              		.thumb
 194              		.syntax unified
 195              	.L6:
 196              	.LBE8:
 197              	.LBE7:
 205:Core/Src/main.c ****   while (1)
 198              		.loc 1 205 3 discriminator 1 view .LVU45
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****   }
 199              		.loc 1 207 3 discriminator 1 view .LVU46
 205:Core/Src/main.c ****   while (1)
 200              		.loc 1 205 9 discriminator 1 view .LVU47
 201 0002 FEE7     		b	.L6
 202              		.cfi_endproc
 203              	.LFE133:
 205              		.section	.text.SystemClock_Config,"ax",%progbits
 206              		.align	1
 207              		.global	SystemClock_Config
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv4-sp-d16
 213              	SystemClock_Config:
 214              	.LFB131:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 215              		.loc 1 118 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 80
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 00B5     		push	{lr}
 220              	.LCFI3:
 221              		.cfi_def_cfa_offset 4
 222              		.cfi_offset 14, -4
 223 0002 95B0     		sub	sp, sp, #84
 224              	.LCFI4:
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 11


 225              		.cfi_def_cfa_offset 88
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 226              		.loc 1 119 3 view .LVU49
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 227              		.loc 1 119 22 is_stmt 0 view .LVU50
 228 0004 3022     		movs	r2, #48
 229 0006 0021     		movs	r1, #0
 230 0008 08A8     		add	r0, sp, #32
 231 000a FFF7FEFF 		bl	memset
 232              	.LVL5:
 120:Core/Src/main.c **** 
 233              		.loc 1 120 3 is_stmt 1 view .LVU51
 120:Core/Src/main.c **** 
 234              		.loc 1 120 22 is_stmt 0 view .LVU52
 235 000e 0023     		movs	r3, #0
 236 0010 0393     		str	r3, [sp, #12]
 237 0012 0493     		str	r3, [sp, #16]
 238 0014 0593     		str	r3, [sp, #20]
 239 0016 0693     		str	r3, [sp, #24]
 240 0018 0793     		str	r3, [sp, #28]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 241              		.loc 1 124 3 is_stmt 1 view .LVU53
 242              	.LBB9:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 243              		.loc 1 124 3 view .LVU54
 244 001a 0193     		str	r3, [sp, #4]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 245              		.loc 1 124 3 view .LVU55
 246 001c 204A     		ldr	r2, .L13
 247 001e 116C     		ldr	r1, [r2, #64]
 248 0020 41F08051 		orr	r1, r1, #268435456
 249 0024 1164     		str	r1, [r2, #64]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 250              		.loc 1 124 3 view .LVU56
 251 0026 126C     		ldr	r2, [r2, #64]
 252 0028 02F08052 		and	r2, r2, #268435456
 253 002c 0192     		str	r2, [sp, #4]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 254              		.loc 1 124 3 view .LVU57
 255 002e 019A     		ldr	r2, [sp, #4]
 256              	.LBE9:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 257              		.loc 1 124 3 view .LVU58
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 258              		.loc 1 125 3 view .LVU59
 259              	.LBB10:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 260              		.loc 1 125 3 view .LVU60
 261 0030 0293     		str	r3, [sp, #8]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 262              		.loc 1 125 3 view .LVU61
 263 0032 1C4B     		ldr	r3, .L13+4
 264 0034 1A68     		ldr	r2, [r3]
 265 0036 42F44042 		orr	r2, r2, #49152
 266 003a 1A60     		str	r2, [r3]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 267              		.loc 1 125 3 view .LVU62
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 12


 268 003c 1B68     		ldr	r3, [r3]
 269 003e 03F44043 		and	r3, r3, #49152
 270 0042 0293     		str	r3, [sp, #8]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 271              		.loc 1 125 3 view .LVU63
 272 0044 029B     		ldr	r3, [sp, #8]
 273              	.LBE10:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 274              		.loc 1 125 3 view .LVU64
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 275              		.loc 1 129 3 view .LVU65
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 276              		.loc 1 129 36 is_stmt 0 view .LVU66
 277 0046 0123     		movs	r3, #1
 278 0048 0893     		str	r3, [sp, #32]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 279              		.loc 1 130 3 is_stmt 1 view .LVU67
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 280              		.loc 1 130 30 is_stmt 0 view .LVU68
 281 004a 4FF48033 		mov	r3, #65536
 282 004e 0993     		str	r3, [sp, #36]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 283              		.loc 1 131 3 is_stmt 1 view .LVU69
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 284              		.loc 1 131 34 is_stmt 0 view .LVU70
 285 0050 0223     		movs	r3, #2
 286 0052 0E93     		str	r3, [sp, #56]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 287              		.loc 1 132 3 is_stmt 1 view .LVU71
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 288              		.loc 1 132 35 is_stmt 0 view .LVU72
 289 0054 4FF48002 		mov	r2, #4194304
 290 0058 0F92     		str	r2, [sp, #60]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 291              		.loc 1 133 3 is_stmt 1 view .LVU73
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 292              		.loc 1 133 30 is_stmt 0 view .LVU74
 293 005a 0822     		movs	r2, #8
 294 005c 1092     		str	r2, [sp, #64]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 295              		.loc 1 134 3 is_stmt 1 view .LVU75
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 296              		.loc 1 134 30 is_stmt 0 view .LVU76
 297 005e 4FF4A872 		mov	r2, #336
 298 0062 1192     		str	r2, [sp, #68]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 299              		.loc 1 135 3 is_stmt 1 view .LVU77
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 300              		.loc 1 135 30 is_stmt 0 view .LVU78
 301 0064 1293     		str	r3, [sp, #72]
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 302              		.loc 1 136 3 is_stmt 1 view .LVU79
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 303              		.loc 1 136 30 is_stmt 0 view .LVU80
 304 0066 0423     		movs	r3, #4
 305 0068 1393     		str	r3, [sp, #76]
 137:Core/Src/main.c ****   {
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 13


 306              		.loc 1 137 3 is_stmt 1 view .LVU81
 137:Core/Src/main.c ****   {
 307              		.loc 1 137 7 is_stmt 0 view .LVU82
 308 006a 08A8     		add	r0, sp, #32
 309 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 310              	.LVL6:
 137:Core/Src/main.c ****   {
 311              		.loc 1 137 6 view .LVU83
 312 0070 88B9     		cbnz	r0, .L11
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 313              		.loc 1 143 3 is_stmt 1 view .LVU84
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 314              		.loc 1 143 31 is_stmt 0 view .LVU85
 315 0072 0F23     		movs	r3, #15
 316 0074 0393     		str	r3, [sp, #12]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 317              		.loc 1 145 3 is_stmt 1 view .LVU86
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 318              		.loc 1 145 34 is_stmt 0 view .LVU87
 319 0076 0223     		movs	r3, #2
 320 0078 0493     		str	r3, [sp, #16]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 321              		.loc 1 146 3 is_stmt 1 view .LVU88
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 322              		.loc 1 146 35 is_stmt 0 view .LVU89
 323 007a 0023     		movs	r3, #0
 324 007c 0593     		str	r3, [sp, #20]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 325              		.loc 1 147 3 is_stmt 1 view .LVU90
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 326              		.loc 1 147 36 is_stmt 0 view .LVU91
 327 007e 4FF4A053 		mov	r3, #5120
 328 0082 0693     		str	r3, [sp, #24]
 148:Core/Src/main.c **** 
 329              		.loc 1 148 3 is_stmt 1 view .LVU92
 148:Core/Src/main.c **** 
 330              		.loc 1 148 36 is_stmt 0 view .LVU93
 331 0084 0793     		str	r3, [sp, #28]
 150:Core/Src/main.c ****   {
 332              		.loc 1 150 3 is_stmt 1 view .LVU94
 150:Core/Src/main.c ****   {
 333              		.loc 1 150 7 is_stmt 0 view .LVU95
 334 0086 0521     		movs	r1, #5
 335 0088 03A8     		add	r0, sp, #12
 336 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 337              	.LVL7:
 150:Core/Src/main.c ****   {
 338              		.loc 1 150 6 view .LVU96
 339 008e 20B9     		cbnz	r0, .L12
 154:Core/Src/main.c **** 
 340              		.loc 1 154 1 view .LVU97
 341 0090 15B0     		add	sp, sp, #84
 342              	.LCFI5:
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 4
 345              		@ sp needed
 346 0092 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 14


 347              	.L11:
 348              	.LCFI6:
 349              		.cfi_restore_state
 139:Core/Src/main.c ****   }
 350              		.loc 1 139 5 is_stmt 1 view .LVU98
 351 0096 FFF7FEFF 		bl	Error_Handler
 352              	.LVL8:
 353              	.L12:
 152:Core/Src/main.c ****   }
 354              		.loc 1 152 5 view .LVU99
 355 009a FFF7FEFF 		bl	Error_Handler
 356              	.LVL9:
 357              	.L14:
 358 009e 00BF     		.align	2
 359              	.L13:
 360 00a0 00380240 		.word	1073887232
 361 00a4 00700040 		.word	1073770496
 362              		.cfi_endproc
 363              	.LFE131:
 365              		.section	.text.main,"ax",%progbits
 366              		.align	1
 367              		.global	main
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 371              		.fpu fpv4-sp-d16
 373              	main:
 374              	.LFB130:
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 375              		.loc 1 65 1 view -0
 376              		.cfi_startproc
 377              		@ Volatile: function does not return.
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380 0000 08B5     		push	{r3, lr}
 381              	.LCFI7:
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 3, -8
 384              		.cfi_offset 14, -4
  73:Core/Src/main.c **** 
 385              		.loc 1 73 3 view .LVU101
 386 0002 FFF7FEFF 		bl	HAL_Init
 387              	.LVL10:
  80:Core/Src/main.c **** 
 388              		.loc 1 80 3 view .LVU102
 389 0006 FFF7FEFF 		bl	SystemClock_Config
 390              	.LVL11:
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 391              		.loc 1 87 3 view .LVU103
 392 000a FFF7FEFF 		bl	MX_GPIO_Init
 393              	.LVL12:
 394 000e 05E0     		b	.L16
 395              	.L20:
 102:Core/Src/main.c **** 		}
 396              		.loc 1 102 4 view .LVU104
 397 0010 0122     		movs	r2, #1
 398 0012 4FF48041 		mov	r1, #16384
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 15


 399 0016 0C48     		ldr	r0, .L21
 400 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 401              	.LVL13:
 402              	.L16:
  94:Core/Src/main.c ****   {
 403              		.loc 1 94 3 view .LVU105
  97:Core/Src/main.c **** 		HAL_Delay(100);
 404              		.loc 1 97 5 view .LVU106
 405 001c 4FF40051 		mov	r1, #8192
 406 0020 0948     		ldr	r0, .L21
 407 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 408              	.LVL14:
  98:Core/Src/main.c **** 
 409              		.loc 1 98 3 view .LVU107
 410 0026 6420     		movs	r0, #100
 411 0028 FFF7FEFF 		bl	HAL_Delay
 412              	.LVL15:
 100:Core/Src/main.c **** 		{
 413              		.loc 1 100 3 view .LVU108
 100:Core/Src/main.c **** 		{
 414              		.loc 1 100 7 is_stmt 0 view .LVU109
 415 002c 0121     		movs	r1, #1
 416 002e 0748     		ldr	r0, .L21+4
 417 0030 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 418              	.LVL16:
 100:Core/Src/main.c **** 		{
 419              		.loc 1 100 6 view .LVU110
 420 0034 0028     		cmp	r0, #0
 421 0036 EBD1     		bne	.L20
 106:Core/Src/main.c **** 		}
 422              		.loc 1 106 4 is_stmt 1 view .LVU111
 423 0038 0022     		movs	r2, #0
 424 003a 4FF48041 		mov	r1, #16384
 425 003e 0248     		ldr	r0, .L21
 426 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 427              	.LVL17:
 428 0044 EAE7     		b	.L16
 429              	.L22:
 430 0046 00BF     		.align	2
 431              	.L21:
 432 0048 00180240 		.word	1073879040
 433 004c 00000240 		.word	1073872896
 434              		.cfi_endproc
 435              	.LFE130:
 437              		.text
 438              	.Letext0:
 439              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 440              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 441              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 442              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 443              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 444              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 445              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 446              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 447              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 448              		.file 12 "<built-in>"
ARM GAS  C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:159    .text.MX_GPIO_Init:00000098 $d
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:167    .text.Error_Handler:00000000 $t
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:174    .text.Error_Handler:00000000 Error_Handler
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:206    .text.SystemClock_Config:00000000 $t
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:213    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:360    .text.SystemClock_Config:000000a0 $d
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:366    .text.main:00000000 $t
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:373    .text.main:00000000 main
C:\Users\TRONG-~1\AppData\Local\Temp\cco8vdpn.s:432    .text.main:00000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
HAL_GPIO_ReadPin
