0.6
2017.4
Dec 15 2017
20:57:24
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.sim/sim_1/behav/xsim/glbl.v,1523431101,verilog,,,,glbl,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/feed.v,1523431101,verilog,,/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/gen.v,,feed,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/gen.v,1523431101,verilog,,/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/new/licz.v,,gen,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/test.v,1523431101,verilog,,,,test,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/delay_block.v,1523431101,verilog,,/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/feed.v,,delay_block,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/register.v,1523431101,verilog,,/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/test.v,,register,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1523431101,vhdl,,,,c_addsub_0,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd,1523431101,vhdl,,,,c_addsub_1,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd,1523431101,vhdl,,,,c_addsub_2,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd,1523431101,vhdl,,,,c_addsub_3,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1523431101,vhdl,,,,mult_gen_0,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd,1523431101,vhdl,,,,mult_gen_1,,,,,,,,
/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/new/licz.v,1523431101,verilog,,/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/register.v,,licz,,,,,,,,
