// Seed: 993295360
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3
    , id_22,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    output wire id_9,
    output uwire id_10,
    output wire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wand id_15,
    output wor id_16,
    output wire id_17,
    input tri1 id_18,
    output tri1 id_19,
    input wand id_20
);
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_4 = 32'd79,
    parameter id_5 = 32'd50
) (
    input  uwire id_0,
    input  wor   _id_1
    , _id_4,
    output tri0  id_2
);
  wire _id_5;
  assign id_2 = id_5 - 1;
  logic [-1 : id_1  ==  id_4] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_17 = 0;
  logic [id_4  ==  id_4 : 1] id_7;
  assign id_5 = id_7;
  wire  [  id_5 : -1] id_8;
  logic [id_4 : id_4] id_9;
  ;
endmodule
