// Seed: 804865539
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    input uwire id_13,
    input tri id_14
);
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    output wand id_5,
    output wire id_6
);
  always id_2 = -1;
  assign id_2 = id_0;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_0,
      id_3,
      id_6,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
  assign id_8 = -1'b0;
endmodule
