// Seed: 1640071527
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output tri0 id_2
    , id_14,
    output supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9,
    input tri id_10,
    input wire id_11,
    output uwire id_12
);
  wire id_15, id_16, id_17;
  id_18(
      .id_0(id_16), .id_1(1'h0 ~^ 1), .id_2(id_11), .id_3(id_12), .id_4(1)
  );
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15
  );
endmodule
