{% extends "base.html" %}
{% import "macros.html" as macros %}

{% block content %}

<div class="homepage-container">
  <div class="homepage">
    <div class="homepage-content">
      <div class="research-posts">
        {{ macros::section(section_path="research/comp-arch/_index.md") }}
        {{ macros::section(section_path="research/eda-cad-vlsi/_index.md") }}
        {{ macros::section(section_path="research/events/_index.md") }}
        {{ macros::section(section_path="research/blog/_index.md") }}
        <div class="section">
          <div class="section-header">
            <h2 class="section-title">Talks</h2>
            <span class="section-description">A selection of presentations I've given</span>
          </div>

          <div class="page">
            <h3 class="page-title"><a href="https://vighneshiyer.github.io/2025_04-group_meeting-natural_vs_engineered_systems.html">Natural vs Engineered Systems</a></h3><span class="page-date"><time datetime="2025-04">May 2025</time></span>
            <span class="badge-new">NEW</span>
            <p class="page-description">A fun group meeting talk where I criticize most attempts at using ML for chip design. Admittedly, there are some poor arguments in this talk.</p>
          </div>

          <div class="page">
            <h3 class="page-title"><a href="https://vighneshiyer.github.io/2024_04-latte-the_next_paradigm_of_hw_design.html">The Next Paradigm of Hardware Design: Chipyard Overview + Calyx Integration Demo</a></h3><span class="page-date"><time datetime="2024-04">April 2024</time></span>
            <p class="page-description"><a href="https://capra.cs.cornell.edu/latte24/">LATTE Workshop</a> @ ASPLOS 2024 (w/ Joonho Whangbo)</p>
          </div>

          <div class="page">
            <h3 class="page-title"><a href="https://vighneshiyer.github.io/2024_02-uarch_event_tracing.html">An API and Methodology for Microarchitectural Event Tracing</a></h3><span class="page-date"><time datetime="2024-02">February 2024</time></span>
            <p class="page-description">A fun group meeting talk about a niche topic</p>
          </div>

          <div class="page">
            <h3 class="page-title"><a href="https://vighneshiyer.github.io/2023-plarch_mixed_hdl_and_hdl_design.html">A Case for Mixed-Abstraction HDLs and a Discussion on Other Aspects of HDL Design</a></h3><span class="page-date"><time datetime="2023-06">June 2023</time></span>
            <p class="page-description"><a href="https://pldi23.sigplan.org/home/plarch-2023#program">PLARCH Workshop</a> @ ISCA 2023</p>
          </div>

          <div class="page">
            <h3 class="page-title"><a href="https://vighneshiyer.github.io/2023-plarch_edsl.html">New Embedded DSLs for Hardware Design and Verification</a></h3><span class="page-date"><time datetime="2023-06">June 2023</time></span>
            <p class="page-description"><a href="https://pldi23.sigplan.org/home/plarch-2023#program">PLARCH Workshop</a> @ ISCA 2023</p>
          </div>

        </div>
      </div>

      <hr />

      <h2 style="line-height: 1;">About Me</h2>

      <p>I'm a PhD student in the EECS department at UC Berkeley advised by Prof. Bora Nikolic. I work broadly in the areas of computer architecture, simulation methodology, and RTL verification. I'm specifically interested in <a href="https://github.com/euphoric-hardware/tidalsim/">sampled microarchitecture simulation</a> for processors, architectural description languages, eDSLs for hardware design, and the design of <a href="https://en.wikipedia.org/wiki/Hardware_emulation">hardware emulators</a>.</p>

      <p>If you're an undergrad or graduate student at UC Berkeley who's interested in doing independent research with me, please reach out: there are infinite things to work on!</p>

      <!--
      <p>I work in the areas of <a href="https://github.com/ucb-bar/chipyard">design</a> <a href="https://github.com/ucb-bar/hammer">methodology</a>, hardware modeling and verification, ML for DV, and power modeling. In the past, I have built a <a href="https://github.com/vighneshiyer/simcommand">high-performance monadic RTL testbench API</a>, designed a <a href="https://github.com/TsaiAnson/verif">VIP and random generator library</a> for a <a href="https://github.com/ucb-bar/chiseltest">testing framework for Chisel circuits</a>, built RTL coverage prediction models, and explored specification mining for bug localization.</p>
      -->

      <hr />

      <div class="research-posts">
        {{ macros::section(section_path="personal/blog/_index.md") }}
      </div>
    </div>
  </div>
</div>
{% endblock content %}
