Analysis & Synthesis report for Lock
Sun Dec 20 16:42:32 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_button_next
 12. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_button_left
 13. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_button_increase
 14. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2
 16. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2
 17. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1
 18. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1
 19. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0
 21. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3
 24. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3
 25. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3
 26. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod6
 27. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6
 28. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6
 29. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5
 30. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5
 31. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod5
 32. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod4
 33. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4
 34. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4
 35. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7
 36. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7
 37. Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod7
 38. Port Connectivity Checks: "shift_anode:shift_anode_wrapper_insertpass"
 39. Port Connectivity Checks: "increase_digit:increase_digit_wrapper_insertpass"
 40. Port Connectivity Checks: "data_saver:data_saver_wrapper_password"
 41. Port Connectivity Checks: "data_saver:data_saver_wrapper_data"
 42. Port Connectivity Checks: "shift_anode:shift_anode_wrapper_insertnewpass"
 43. Port Connectivity Checks: "increase_digit:increase_digit_wrapper_insertnewpass"
 44. Port Connectivity Checks: "shift_anode:shift_anode_wrapper_insertdata"
 45. Port Connectivity Checks: "increase_digit:increase_digit_wrapper_insertdata"
 46. Port Connectivity Checks: "button_debouncer:button_debouncer_button_increase"
 47. Port Connectivity Checks: "button_debouncer:button_debouncer_button_left"
 48. Port Connectivity Checks: "button_debouncer:button_debouncer_button_next"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 20 16:42:32 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lock                                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,000                                       ;
;     Total combinational functions  ; 997                                         ;
;     Dedicated logic registers      ; 204                                         ;
; Total registers                    ; 204                                         ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top                ; Lock               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; top.v                            ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v                            ;         ;
; bcd_control.v                    ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v                    ;         ;
; refresh_counter.v                ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v                ;         ;
; anode_control.v                  ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/anode_control.v                  ;         ;
; clock_divider.v                  ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v                  ;         ;
; bcd_to_cathodes.v                ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_to_cathodes.v                ;         ;
; output_files/increase_digit.v    ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v    ;         ;
; shift_anode.v                    ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v                    ;         ;
; output_files/state_manager.v     ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v     ;         ;
; show_manager.v                   ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v                   ;         ;
; data_saver.v                     ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v                     ;         ;
; output_files/state_indicator.v   ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v   ;         ;
; button_debouncer.v               ; yes             ; User Verilog HDL File        ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/p2p/programms/quartus_prime_light_18.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/p2p/programms/quartus_prime_light_18.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/p2p/programms/quartus_prime_light_18.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/p2p/programms/quartus_prime_light_18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/lpm_divide_j9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/lpm_divide_j9m.tdf            ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/sign_div_unsign_8kh.tdf       ;         ;
; db/alt_u_div_44f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf             ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_7pc.tdf               ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_8pc.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                               ;
+---------------------------------------------+-------------------------------------------------------------+
; Resource                                    ; Usage                                                       ;
+---------------------------------------------+-------------------------------------------------------------+
; Estimated Total logic elements              ; 1,000                                                       ;
;                                             ;                                                             ;
; Total combinational functions               ; 997                                                         ;
; Logic element usage by number of LUT inputs ;                                                             ;
;     -- 4 input functions                    ; 267                                                         ;
;     -- 3 input functions                    ; 425                                                         ;
;     -- <=2 input functions                  ; 305                                                         ;
;                                             ;                                                             ;
; Logic elements by mode                      ;                                                             ;
;     -- normal mode                          ; 753                                                         ;
;     -- arithmetic mode                      ; 244                                                         ;
;                                             ;                                                             ;
; Total registers                             ; 204                                                         ;
;     -- Dedicated logic registers            ; 204                                                         ;
;     -- I/O registers                        ; 0                                                           ;
;                                             ;                                                             ;
; I/O pins                                    ; 33                                                          ;
;                                             ;                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                           ;
;                                             ;                                                             ;
; Maximum fan-out node                        ; button_debouncer:button_debouncer_button_increase|sw_down_o ;
; Maximum fan-out                             ; 96                                                          ;
; Total fan-out                               ; 3433                                                        ;
; Average fan-out                             ; 2.71                                                        ;
+---------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Entity Name         ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                                     ; 997 (0)             ; 204 (0)                   ; 0           ; 0            ; 0       ; 0         ; 33   ; 0            ; |top                                                                                                                                                     ; top                 ; work         ;
;    |anode_control:anode_control_wrapper|                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|anode_control:anode_control_wrapper                                                                                                                 ; anode_control       ; work         ;
;    |bcd_control:bcd_control_wrapper|                     ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bcd_control:bcd_control_wrapper                                                                                                                     ; bcd_control         ; work         ;
;    |bcd_to_cathodes:bcd_to_cathodes_wrapper|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bcd_to_cathodes:bcd_to_cathodes_wrapper                                                                                                             ; bcd_to_cathodes     ; work         ;
;    |button_debouncer:button_debouncer_button_increase|   ; 25 (25)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|button_debouncer:button_debouncer_button_increase                                                                                                   ; button_debouncer    ; work         ;
;    |button_debouncer:button_debouncer_button_left|       ; 25 (25)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|button_debouncer:button_debouncer_button_left                                                                                                       ; button_debouncer    ; work         ;
;    |button_debouncer:button_debouncer_button_next|       ; 25 (25)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|button_debouncer:button_debouncer_button_next                                                                                                       ; button_debouncer    ; work         ;
;    |clock_divider:refreshclock_generator|                ; 49 (49)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:refreshclock_generator                                                                                                                ; clock_divider       ; work         ;
;    |data_saver:data_saver_wrapper_data|                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_saver:data_saver_wrapper_data                                                                                                                  ; data_saver          ; work         ;
;    |data_saver:data_saver_wrapper_password|              ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_saver:data_saver_wrapper_password                                                                                                              ; data_saver          ; work         ;
;    |increase_digit:increase_digit_wrapper_insertdata|    ; 206 (26)            ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata                                                                                                    ; increase_digit      ; work         ;
;       |lpm_divide:Mod0|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod1|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod2|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod3|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod4|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod5|                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod5                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod5|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod6|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod7|                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod7                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod7|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;    |increase_digit:increase_digit_wrapper_insertnewpass| ; 207 (27)            ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass                                                                                                 ; increase_digit      ; work         ;
;       |lpm_divide:Mod0|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod1|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod2|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod3|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod4|                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod5|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod6|                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod7|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated                                                   ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ; alt_u_div_44f       ; work         ;
;    |increase_digit:increase_digit_wrapper_insertpass|    ; 207 (25)            ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass                                                                                                    ; increase_digit      ; work         ;
;       |lpm_divide:Mod0|                                  ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod0                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod1|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod2|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod3|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod4|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod5|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod6|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;       |lpm_divide:Mod7|                                  ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_j9m:auto_generated|                 ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated                                                      ; lpm_divide_j9m      ; work         ;
;             |sign_div_unsign_8kh:divider|                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                          ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_44f:divider|                   ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider    ; alt_u_div_44f       ; work         ;
;    |refresh_counter:Refreshcounter_wrapper|              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|refresh_counter:Refreshcounter_wrapper                                                                                                              ; refresh_counter     ; work         ;
;    |shift_anode:shift_anode_wrapper_insertdata|          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shift_anode:shift_anode_wrapper_insertdata                                                                                                          ; shift_anode         ; work         ;
;    |shift_anode:shift_anode_wrapper_insertnewpass|       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shift_anode:shift_anode_wrapper_insertnewpass                                                                                                       ; shift_anode         ; work         ;
;    |shift_anode:shift_anode_wrapper_insertpass|          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shift_anode:shift_anode_wrapper_insertpass                                                                                                          ; shift_anode         ; work         ;
;    |show_manager:comb_3|                                 ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|show_manager:comb_3                                                                                                                                 ; show_manager        ; work         ;
;    |state_indicator:state_indicator_wrapper|             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|state_indicator:state_indicator_wrapper                                                                                                             ; state_indicator     ; work         ;
;    |state_manager:comb_4|                                ; 26 (26)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|state_manager:comb_4                                                                                                                                ; state_manager       ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; show_manager:comb_3|digit3[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit2[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit1[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit4[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit7[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit6[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit5[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit8[0]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit2[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit3[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit1[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit4[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit7[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit6[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit5[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit8[1]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit2[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit3[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit1[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit4[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit7[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit6[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit5[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit8[2]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit2[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit3[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit1[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit4[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit7[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit6[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit5[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|digit8[3]                         ; show_manager:comb_3|Mux36                        ; yes                    ;
; show_manager:comb_3|position_pointer[0]               ; show_manager:comb_3|Mux3                         ; yes                    ;
; show_manager:comb_3|position_pointer[1]               ; show_manager:comb_3|Mux3                         ; yes                    ;
; show_manager:comb_3|position_pointer[2]               ; show_manager:comb_3|Mux3                         ; yes                    ;
; data_saver:data_saver_wrapper_data|digit3_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit2_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit1_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit4_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit7_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit6_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit5_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit8_data[0]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit2_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit3_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit1_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit4_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit7_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit6_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit5_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit8_data[1]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit2_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit3_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit1_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit4_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit7_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit6_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit5_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit8_data[2]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit2_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit3_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit1_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit4_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit7_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit6_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit5_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_data|digit8_data[3]     ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit1_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit1_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit1_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit1_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit2_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit2_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit2_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit2_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit3_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit3_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit3_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit3_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit4_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit4_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit4_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit4_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit5_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit5_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit5_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit5_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit6_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit6_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit6_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit6_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit7_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit7_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit7_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit7_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit8_data[0] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit8_data[1] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit8_data[2] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; data_saver:data_saver_wrapper_password|digit8_data[3] ; state_indicator:state_indicator_wrapper|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 99    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 204   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |top|state_manager:comb_4|state[2]        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|bcd_control:bcd_control_wrapper|Mux3 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|show_manager:comb_3|Mux1             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |top|show_manager:comb_3|Mux17            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_button_next ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_button_left ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_button_increase ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_anode:shift_anode_wrapper_insertpass" ;
+------------------+-------+----------+----------------------------------+
; Port             ; Type  ; Severity ; Details                          ;
+------------------+-------+----------+----------------------------------+
; state_need[1..0] ; Input ; Info     ; Stuck at VCC                     ;
; state_need[2]    ; Input ; Info     ; Stuck at GND                     ;
+------------------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "increase_digit:increase_digit_wrapper_insertpass" ;
+------------------+-------+----------+----------------------------------------+
; Port             ; Type  ; Severity ; Details                                ;
+------------------+-------+----------+----------------------------------------+
; state_need[1..0] ; Input ; Info     ; Stuck at VCC                           ;
; state_need[2]    ; Input ; Info     ; Stuck at GND                           ;
+------------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "data_saver:data_saver_wrapper_password" ;
+---------------+-------+----------+---------------------------------+
; Port          ; Type  ; Severity ; Details                         ;
+---------------+-------+----------+---------------------------------+
; state_save[2] ; Input ; Info     ; Stuck at GND                    ;
; state_save[1] ; Input ; Info     ; Stuck at VCC                    ;
; state_save[0] ; Input ; Info     ; Stuck at GND                    ;
+---------------+-------+----------+---------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "data_saver:data_saver_wrapper_data" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; state_save[2..1] ; Input ; Info     ; Stuck at GND             ;
; state_save[0]    ; Input ; Info     ; Stuck at VCC             ;
+------------------+-------+----------+--------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_anode:shift_anode_wrapper_insertnewpass" ;
+------------------+-------+----------+-------------------------------------+
; Port             ; Type  ; Severity ; Details                             ;
+------------------+-------+----------+-------------------------------------+
; state_need[2..1] ; Input ; Info     ; Stuck at GND                        ;
; state_need[0]    ; Input ; Info     ; Stuck at VCC                        ;
+------------------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "increase_digit:increase_digit_wrapper_insertnewpass" ;
+------------------+-------+----------+-------------------------------------------+
; Port             ; Type  ; Severity ; Details                                   ;
+------------------+-------+----------+-------------------------------------------+
; state_need[2..1] ; Input ; Info     ; Stuck at GND                              ;
; state_need[0]    ; Input ; Info     ; Stuck at VCC                              ;
+------------------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_anode:shift_anode_wrapper_insertdata" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; state_need ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "increase_digit:increase_digit_wrapper_insertdata" ;
+------------+-------+----------+----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                      ;
+------------+-------+----------+----------------------------------------------+
; state_need ; Input ; Info     ; Stuck at GND                                 ;
+------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_button_increase" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; rst_i      ; Input  ; Info     ; Explicitly unconnected                       ;
; sw_state_o ; Output ; Info     ; Explicitly unconnected                       ;
; sw_up_o    ; Output ; Info     ; Explicitly unconnected                       ;
+------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_button_left" ;
+------------+--------+----------+------------------------------------------+
; Port       ; Type   ; Severity ; Details                                  ;
+------------+--------+----------+------------------------------------------+
; rst_i      ; Input  ; Info     ; Explicitly unconnected                   ;
; sw_state_o ; Output ; Info     ; Explicitly unconnected                   ;
; sw_up_o    ; Output ; Info     ; Explicitly unconnected                   ;
+------------+--------+----------+------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_button_next" ;
+------------+--------+----------+------------------------------------------+
; Port       ; Type   ; Severity ; Details                                  ;
+------------+--------+----------+------------------------------------------+
; rst_i      ; Input  ; Info     ; Explicitly unconnected                   ;
; sw_state_o ; Output ; Info     ; Explicitly unconnected                   ;
; sw_up_o    ; Output ; Info     ; Explicitly unconnected                   ;
+------------+--------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 204                         ;
;     ENA               ; 96                          ;
;     SCLR              ; 48                          ;
;     SLD               ; 1                           ;
;     plain             ; 59                          ;
; cycloneiii_lcell_comb ; 1012                        ;
;     arith             ; 244                         ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 168                         ;
;     normal            ; 768                         ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 257                         ;
;         4 data inputs ; 267                         ;
;                       ;                             ;
; Max LUT depth         ; 5.70                        ;
; Average LUT depth     ; 4.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 20 16:41:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file testbench.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd_control.v
    Info (12023): Found entity 1: bcd_control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file refresh_counter.v
    Info (12023): Found entity 1: refresh_counter File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file anode_control.v
    Info (12023): Found entity 1: anode_control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/anode_control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_cathodes.v
    Info (12023): Found entity 1: bcd_to_cathodes File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_to_cathodes.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/increase_digit.v
    Info (12023): Found entity 1: increase_digit File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shift_anode.v
    Info (12023): Found entity 1: shift_anode File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/state_manager.v
    Info (12023): Found entity 1: state_manager File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file show_manager.v
    Info (12023): Found entity 1: show_manager File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_saver.v
    Info (12023): Found entity 1: data_saver File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/state_indicator.v
    Info (12023): Found entity 1: state_indicator File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_debouncer.v
    Info (12023): Found entity 1: button_debouncer File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at top.v(191): instance has no name File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 191
Critical Warning (10846): Verilog HDL Instantiation warning at top.v(242): instance has no name File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 242
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:button_debouncer_button_next" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 94
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(40): truncated value with size 32 to match size of target (16) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v Line: 40
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:refreshclock_generator" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 126
Info (12128): Elaborating entity "refresh_counter" for hierarchy "refresh_counter:Refreshcounter_wrapper" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 132
Warning (10230): Verilog HDL assignment warning at refresh_counter.v(7): truncated value with size 32 to match size of target (3) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v Line: 7
Info (12128): Elaborating entity "anode_control" for hierarchy "anode_control:anode_control_wrapper" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 137
Info (12128): Elaborating entity "show_manager" for hierarchy "show_manager:comb_3" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(60): variable "position_pointer_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(61): variable "digit1_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(62): variable "digit2_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(63): variable "digit3_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(64): variable "digit4_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(65): variable "digit5_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(66): variable "digit6_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 66
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(67): variable "digit7_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(68): variable "digit8_insertdata" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(72): variable "position_pointer_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(73): variable "digit1_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 73
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(74): variable "digit2_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(75): variable "digit3_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(76): variable "digit4_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(77): variable "digit5_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(78): variable "digit6_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(79): variable "digit7_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(80): variable "digit8_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(84): variable "digit1_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(85): variable "digit2_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(86): variable "digit3_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(87): variable "digit4_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(88): variable "digit5_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 88
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(89): variable "digit6_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 89
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(90): variable "digit7_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(91): variable "digit8_insertnewpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(95): variable "position_pointer_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(96): variable "digit1_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(97): variable "digit2_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(98): variable "digit3_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(99): variable "digit4_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(100): variable "digit5_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(101): variable "digit6_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(102): variable "digit7_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(103): variable "digit8_insertpass" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(107): variable "digit1_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(108): variable "digit2_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(109): variable "digit3_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(110): variable "digit4_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 110
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(111): variable "digit5_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 111
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(112): variable "digit6_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 112
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(113): variable "digit7_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at show_manager.v(114): variable "digit8_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 114
Warning (10270): Verilog HDL Case Statement warning at show_manager.v(57): incomplete case statement has no default case item File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 57
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit1", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit2", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit3", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit4", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit5", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit6", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit7", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "digit8", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable "position_pointer", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "position_pointer[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "position_pointer[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "position_pointer[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit8[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit8[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit8[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit8[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit7[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit7[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit7[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit7[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit6[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit6[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit6[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit6[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit5[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit5[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit5[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit5[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit4[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit4[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit4[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit4[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit3[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit3[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit3[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit3[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit2[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit2[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit2[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit2[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit1[0]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit1[1]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit1[2]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (10041): Inferred latch for "digit1[3]" at show_manager.v(55) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
Info (12128): Elaborating entity "bcd_control" for hierarchy "bcd_control:bcd_control_wrapper" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 207
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(22): variable "digit1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(24): variable "digit2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(26): variable "digit3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(28): variable "digit4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(30): variable "digit5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(32): variable "digit6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(34): variable "digit7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(36): variable "digit8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(39): variable "position_pointer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at bcd_control.v(39): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v Line: 39
Info (12128): Elaborating entity "bcd_to_cathodes" for hierarchy "bcd_to_cathodes:bcd_to_cathodes_wrapper" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 213
Info (12128): Elaborating entity "state_manager" for hierarchy "state_manager:comb_4" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 242
Info (12128): Elaborating entity "state_indicator" for hierarchy "state_indicator:state_indicator_wrapper" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 251
Info (12128): Elaborating entity "increase_digit" for hierarchy "increase_digit:increase_digit_wrapper_insertdata" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 270
Warning (10230): Verilog HDL assignment warning at increase_digit.v(23): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 23
Warning (10230): Verilog HDL assignment warning at increase_digit.v(25): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 25
Warning (10230): Verilog HDL assignment warning at increase_digit.v(27): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 27
Warning (10230): Verilog HDL assignment warning at increase_digit.v(29): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 29
Warning (10230): Verilog HDL assignment warning at increase_digit.v(31): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 31
Warning (10230): Verilog HDL assignment warning at increase_digit.v(33): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 33
Warning (10230): Verilog HDL assignment warning at increase_digit.v(35): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 35
Warning (10230): Verilog HDL assignment warning at increase_digit.v(37): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 37
Warning (10230): Verilog HDL assignment warning at increase_digit.v(39): truncated value with size 32 to match size of target (4) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 39
Info (12128): Elaborating entity "shift_anode" for hierarchy "shift_anode:shift_anode_wrapper_insertdata" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 277
Warning (10230): Verilog HDL assignment warning at shift_anode.v(13): truncated value with size 32 to match size of target (3) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v Line: 13
Info (12128): Elaborating entity "data_saver" for hierarchy "data_saver:data_saver_wrapper_data" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit1_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit2_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit3_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit4_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit5_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit6_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit7_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable "digit8_data", which holds its previous value in one or more paths through the always construct File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit8_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit8_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit8_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit8_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit7_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit7_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit7_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit7_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit6_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit6_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit6_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit6_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit5_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit5_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit5_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit5_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit4_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit4_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit4_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit4_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit3_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit3_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit3_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit3_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit2_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit2_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit2_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit2_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit1_data[0]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit1_data[1]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit1_data[2]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (10041): Inferred latch for "digit1_data[3]" at data_saver.v(26) File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v Line: 26
Info (278001): Inferred 24 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod2" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod2" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod2" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod1" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod1" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod1" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod3" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod3" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod3" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod6" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod6" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod6" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod5" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod5" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod5" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod4" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod4" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod4" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertpass|Mod7" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertnewpass|Mod7" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "increase_digit:increase_digit_wrapper_insertdata|Mod7" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 37
Info (12130): Elaborated megafunction instantiation "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 27
Info (12133): Instantiated megafunction "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2" with the following parameter: File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf
    Info (12023): Found entity 1: lpm_divide_j9m File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/lpm_divide_j9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/sign_div_unsign_8kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_8pc.tdf Line: 22
Warning (13012): Latch show_manager:comb_3|digit3[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit2[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit1[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit4[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit7[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit6[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit5[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit8[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit2[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit3[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit1[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit4[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit7[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit6[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit5[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit8[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit2[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit3[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit1[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit4[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit7[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit6[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit5[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit8[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit2[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit3[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit1[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit4[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit7[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit6[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit5[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|digit8[3] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[2] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|position_pointer[0] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[1] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|position_pointer[1] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[1] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Warning (13012): Latch show_manager:comb_3|position_pointer[2] has unsafe behavior File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v Line: 55
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_manager:comb_4|state[1] File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod6|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod5|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod4|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod7|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod2|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod1|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertnewpass|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
    Info (17048): Logic cell "increase_digit:increase_digit_wrapper_insertdata|lpm_divide:Mod3|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider|add_sub_4_result_int[0]~0" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf Line: 46
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch[0]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[1]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[2]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[3]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[4]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[5]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[6]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
    Warning (15610): No output dependent on input pin "switch[7]" File: C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v Line: 7
Info (21057): Implemented 1033 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 1000 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Sun Dec 20 16:42:33 2020
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:01


