//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0

.visible .entry Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0(
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_0,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_1,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_2,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_3,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_4,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_5,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_6,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_7,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_8,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_9,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_10,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_11,
	.param .u64 Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_12
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<154>;
	.reg .b64 	%rd<53>;


	ld.param.u64 	%rd1, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_6];
	ld.param.u64 	%rd8, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_7];
	ld.param.u64 	%rd9, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_8];
	ld.param.u64 	%rd10, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_9];
	ld.param.u64 	%rd11, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_10];
	ld.param.u64 	%rd12, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_11];
	ld.param.u64 	%rd13, [Fused_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_Cast_fusion_StridedSlic_more_parallel_7604769563999398254_kernel0_param_12];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 512;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_14;
	bra.uni 	BB0_1;

BB0_14:
	cvta.to.global.u64 	%rd47, %rd7;
	shl.b32 	%r138, %r2, 2;
	shl.b32 	%r139, %r1, 12;
	add.s32 	%r140, %r138, %r139;
	cvta.to.global.u64 	%rd48, %rd1;
	mul.wide.s32 	%rd49, %r140, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.v4.f32 	{%f46, %f47, %f48, %f49}, [%rd50];
	shr.s32 	%r141, %r1, 31;
	shr.u32 	%r142, %r141, 23;
	add.s32 	%r143, %r1, %r142;
	and.b32  	%r144, %r143, 1048064;
	sub.s32 	%r145, %r1, %r144;
	shl.b32 	%r146, %r145, 12;
	shr.s32 	%r147, %r2, 31;
	shr.u32 	%r148, %r147, 22;
	add.s32 	%r149, %r2, %r148;
	and.b32  	%r150, %r149, 1073740800;
	sub.s32 	%r151, %r2, %r150;
	shl.b32 	%r152, %r151, 2;
	add.s32 	%r153, %r152, %r146;
	mul.wide.s32 	%rd51, %r153, 2;
	add.s64 	%rd52, %rd47, %rd51;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f49;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f48;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f46;}

	// inline asm
	st.global.v4.u16 	[%rd52], {%rs17, %rs18, %rs19, %rs20};
	bra.uni 	BB0_15;

BB0_1:
	setp.lt.s32	%p2, %r1, 1024;
	@%p2 bra 	BB0_13;
	bra.uni 	BB0_2;

BB0_13:
	shr.s32 	%r116, %r1, 31;
	shr.u32 	%r117, %r116, 23;
	add.s32 	%r118, %r1, %r117;
	and.b32  	%r119, %r118, 1048064;
	sub.s32 	%r120, %r1, %r119;
	shl.b32 	%r121, %r120, 12;
	shl.b32 	%r122, %r2, 2;
	add.s32 	%r123, %r121, %r122;
	cvta.to.global.u64 	%rd41, %rd2;
	mul.wide.s32 	%rd42, %r123, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd43];
	add.s32 	%r124, %r1, -512;
	shr.s32 	%r125, %r124, 31;
	shr.u32 	%r126, %r125, 23;
	add.s32 	%r127, %r124, %r126;
	and.b32  	%r128, %r127, 1048064;
	sub.s32 	%r129, %r124, %r128;
	shl.b32 	%r130, %r129, 12;
	shr.s32 	%r131, %r2, 31;
	shr.u32 	%r132, %r131, 22;
	add.s32 	%r133, %r2, %r132;
	and.b32  	%r134, %r133, 1073740800;
	sub.s32 	%r135, %r2, %r134;
	shl.b32 	%r136, %r135, 2;
	add.s32 	%r137, %r136, %r130;
	cvta.to.global.u64 	%rd44, %rd8;
	mul.wide.s32 	%rd45, %r137, 2;
	add.s64 	%rd46, %rd44, %rd45;
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f41;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f38;}

	// inline asm
	st.global.v4.u16 	[%rd46], {%rs13, %rs14, %rs15, %rs16};
	bra.uni 	BB0_15;

BB0_2:
	setp.lt.s32	%p3, %r1, 1536;
	@%p3 bra 	BB0_12;
	bra.uni 	BB0_3;

BB0_12:
	shr.s32 	%r94, %r1, 31;
	shr.u32 	%r95, %r94, 23;
	add.s32 	%r96, %r1, %r95;
	and.b32  	%r97, %r96, 1048064;
	sub.s32 	%r98, %r1, %r97;
	shl.b32 	%r99, %r98, 12;
	shl.b32 	%r100, %r2, 2;
	add.s32 	%r101, %r99, %r100;
	cvta.to.global.u64 	%rd35, %rd3;
	mul.wide.s32 	%rd36, %r101, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.v4.f32 	{%f30, %f31, %f32, %f33}, [%rd37];
	add.s32 	%r102, %r1, -1024;
	shr.s32 	%r103, %r102, 31;
	shr.u32 	%r104, %r103, 23;
	add.s32 	%r105, %r102, %r104;
	and.b32  	%r106, %r105, 1048064;
	sub.s32 	%r107, %r102, %r106;
	shl.b32 	%r108, %r107, 12;
	shr.s32 	%r109, %r2, 31;
	shr.u32 	%r110, %r109, 22;
	add.s32 	%r111, %r2, %r110;
	and.b32  	%r112, %r111, 1073740800;
	sub.s32 	%r113, %r2, %r112;
	shl.b32 	%r114, %r113, 2;
	add.s32 	%r115, %r114, %r108;
	cvta.to.global.u64 	%rd38, %rd9;
	mul.wide.s32 	%rd39, %r115, 2;
	add.s64 	%rd40, %rd38, %rd39;
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f33;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f32;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f30;}

	// inline asm
	st.global.v4.u16 	[%rd40], {%rs9, %rs10, %rs11, %rs12};
	bra.uni 	BB0_15;

BB0_3:
	setp.lt.s32	%p4, %r1, 2048;
	@%p4 bra 	BB0_11;
	bra.uni 	BB0_4;

BB0_11:
	shr.s32 	%r72, %r1, 31;
	shr.u32 	%r73, %r72, 23;
	add.s32 	%r74, %r1, %r73;
	and.b32  	%r75, %r74, 1048064;
	sub.s32 	%r76, %r1, %r75;
	shl.b32 	%r77, %r76, 12;
	shl.b32 	%r78, %r2, 2;
	add.s32 	%r79, %r77, %r78;
	cvta.to.global.u64 	%rd29, %rd4;
	mul.wide.s32 	%rd30, %r79, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.v4.f32 	{%f22, %f23, %f24, %f25}, [%rd31];
	add.s32 	%r80, %r1, -1536;
	shr.s32 	%r81, %r80, 31;
	shr.u32 	%r82, %r81, 23;
	add.s32 	%r83, %r80, %r82;
	and.b32  	%r84, %r83, 1048064;
	sub.s32 	%r85, %r80, %r84;
	shl.b32 	%r86, %r85, 12;
	shr.s32 	%r87, %r2, 31;
	shr.u32 	%r88, %r87, 22;
	add.s32 	%r89, %r2, %r88;
	and.b32  	%r90, %r89, 1073740800;
	sub.s32 	%r91, %r2, %r90;
	shl.b32 	%r92, %r91, 2;
	add.s32 	%r93, %r92, %r86;
	cvta.to.global.u64 	%rd32, %rd10;
	mul.wide.s32 	%rd33, %r93, 2;
	add.s64 	%rd34, %rd32, %rd33;
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f25;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f24;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f23;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f22;}

	// inline asm
	st.global.v4.u16 	[%rd34], {%rs5, %rs6, %rs7, %rs8};
	bra.uni 	BB0_15;

BB0_4:
	setp.lt.s32	%p5, %r1, 2560;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	shr.s32 	%r50, %r1, 31;
	shr.u32 	%r51, %r50, 23;
	add.s32 	%r52, %r1, %r51;
	and.b32  	%r53, %r52, 1048064;
	sub.s32 	%r54, %r1, %r53;
	shl.b32 	%r55, %r54, 12;
	shl.b32 	%r56, %r2, 2;
	add.s32 	%r57, %r55, %r56;
	cvta.to.global.u64 	%rd23, %rd5;
	mul.wide.s32 	%rd24, %r57, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd25];
	add.s32 	%r58, %r1, -2048;
	shr.s32 	%r59, %r58, 31;
	shr.u32 	%r60, %r59, 23;
	add.s32 	%r61, %r58, %r60;
	and.b32  	%r62, %r61, 1048064;
	sub.s32 	%r63, %r58, %r62;
	shl.b32 	%r64, %r63, 12;
	shr.s32 	%r65, %r2, 31;
	shr.u32 	%r66, %r65, 22;
	add.s32 	%r67, %r2, %r66;
	and.b32  	%r68, %r67, 1073740800;
	sub.s32 	%r69, %r2, %r68;
	shl.b32 	%r70, %r69, 2;
	add.s32 	%r71, %r70, %r64;
	cvta.to.global.u64 	%rd26, %rd11;
	mul.wide.s32 	%rd27, %r71, 2;
	add.s64 	%rd28, %rd26, %rd27;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f17;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f16;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f15;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f14;}

	// inline asm
	st.global.v4.u16 	[%rd28], {%rs1, %rs2, %rs3, %rs4};
	bra.uni 	BB0_15;

BB0_5:
	setp.lt.s32	%p6, %r1, 2816;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 255;
	@%p8 bra 	BB0_15;

	shr.s32 	%r18, %r1, 31;
	shr.u32 	%r19, %r18, 24;
	add.s32 	%r20, %r1, %r19;
	and.b32  	%r21, %r20, 4194048;
	sub.s32 	%r22, %r1, %r21;
	shl.b32 	%r23, %r22, 10;
	shl.b32 	%r24, %r2, 2;
	add.s32 	%r25, %r23, %r24;
	cvta.to.global.u64 	%rd17, %rd6;
	mul.wide.s32 	%rd18, %r25, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.v4.f32 	{%f2, %f3, %f4, %f5}, [%rd19];
	add.s32 	%r26, %r1, -2560;
	shr.s32 	%r27, %r26, 31;
	shr.u32 	%r28, %r27, 24;
	add.s32 	%r29, %r26, %r28;
	and.b32  	%r30, %r29, 4194048;
	sub.s32 	%r31, %r26, %r30;
	shl.b32 	%r32, %r31, 10;
	shr.s32 	%r33, %r2, 31;
	shr.u32 	%r34, %r33, 24;
	add.s32 	%r35, %r2, %r34;
	and.b32  	%r36, %r35, -256;
	sub.s32 	%r37, %r2, %r36;
	shr.s32 	%r38, %r37, 31;
	shr.u32 	%r39, %r38, 25;
	add.s32 	%r40, %r37, %r39;
	shl.b32 	%r41, %r40, 2;
	and.b32  	%r42, %r41, -512;
	add.s32 	%r43, %r42, %r32;
	shr.u32 	%r44, %r33, 25;
	add.s32 	%r45, %r2, %r44;
	and.b32  	%r46, %r45, 1073741696;
	sub.s32 	%r47, %r2, %r46;
	shl.b32 	%r48, %r47, 2;
	add.s32 	%r49, %r43, %r48;
	cvta.to.global.u64 	%rd20, %rd12;
	mul.wide.s32 	%rd21, %r49, 4;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.v4.f32 	[%rd22], {%f2, %f3, %f4, %f5};
	bra.uni 	BB0_15;

BB0_6:
	setp.gt.s32	%p7, %r2, 255;
	@%p7 bra 	BB0_15;

	add.s32 	%r3, %r1, -2816;
	mul.hi.s32 	%r4, %r3, 715827883;
	shr.u32 	%r5, %r4, 31;
	shr.u32 	%r6, %r4, 3;
	add.s32 	%r7, %r6, %r5;
	mul.lo.s32 	%r8, %r7, 48;
	sub.s32 	%r9, %r3, %r8;
	shl.b32 	%r10, %r9, 10;
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 24;
	add.s32 	%r13, %r2, %r12;
	and.b32  	%r14, %r13, 1073741568;
	sub.s32 	%r15, %r2, %r14;
	shl.b32 	%r16, %r15, 2;
	add.s32 	%r17, %r16, %r10;
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.s32 	%rd15, %r17, 4;
	add.s64 	%rd16, %rd14, %rd15;
	mov.f32 	%f1, 0f00000000;
	st.global.v4.f32 	[%rd16], {%f1, %f1, %f1, %f1};

BB0_15:
	ret;
}


