Record=SheetSymbol|SourceDocument=Blackfin.SchDoc|Designator=Schematic for PLD program|SchDesignator=Schematic for PLD program|FileName=FPGA_U1_Auto.SchDoc|SymbolType=Normal|RawFileName=FPGA_U1_Auto.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Blackfin.SchDoc|Designator=Stepper Motor Driver IC|SchDesignator=Stepper Motor Driver IC|FileName=Stepper_Motor_Drive.SchDoc|SymbolType=Normal|RawFileName=Stepper_Motor_Drive.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Top_Level_IO.SchDoc|Designator=BlackFin --> CPLD/Stepper Motor Drive|SchDesignator=BlackFin --> CPLD/Stepper Motor Drive|FileName=Blackfin.SchDoc|SymbolType=Normal|RawFileName=Blackfin.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Top_Level_IO.SchDoc|Designator=LED Drive|SchDesignator=LED Drive|FileName=LED_Drive.SchDoc|SymbolType=Normal|RawFileName=LED_Drive.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SheetSymbol|SourceDocument=Top_Level_IO.SchDoc|Designator=Power Supplies|SchDesignator=Power Supplies|FileName=Power Input.SchDoc|SymbolType=Normal|RawFileName=Power Input.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=SubProject|ProjectPath=Point4_Lambert_PLD_Project.PrjFpg
Record=TopLevelDocument|FileName=Top_Level_IO.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U1|DocumentName=FPGA_U1_Auto.SchDoc|LibraryReference=XCR3128XL-10VQ100C|SubProjectPath=Point4_Lambert_PLD_Project.PrjFpg|Configuration=Lambert_CPLD|Description=CoolRunner XPLA3, 3.3V, 128 Macrocell CPLD, 100-Pin VQFP, Commercial Grade|NexusDeviceId=XCR3128XL-10VQ100C|SubPartUniqueId1=GAMUMAPQ|SubPartDocPath1=FPGA_U1_Auto.SchDoc|SubPartUniqueId2=BTXGNEIL|SubPartDocPath2=FPGA_U1_Auto.SchDoc|SubPartUniqueId3=ESGBOQVJ|SubPartDocPath3=FPGA_U1_Auto.SchDoc|SubPartUniqueId4=UHQWSHPN|SubPartDocPath4=FPGA_U1_Auto.SchDoc|SubPartUniqueId5=TLKRXALF|SubPartDocPath5=FPGA_U1_Auto.SchDoc|SubPartUniqueId6=CJKBNWOR|SubPartDocPath6=FPGA_U1_Auto.SchDoc|SubPartUniqueId7=GCTEOKAL|SubPartDocPath7=FPGA_U1_Auto.SchDoc|SubPartUniqueId8=HSLXKDRL|SubPartDocPath8=FPGA_U1_Auto.SchDoc|SubPartUniqueId9=XOXMHJAC|SubPartDocPath9=FPGA_U1_Auto.SchDoc|SubPartUniqueId10=WFXVATBB|SubPartDocPath10=FPGA_U1_Auto.SchDoc|SubPartUniqueId11=JYNIJFYL|SubPartDocPath11=FPGA_U1_Auto.SchDoc
