\hypertarget{struct_f_m_p_i2_c___type_def}{}\section{F\+M\+P\+I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_p_i2_c___type_def}\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a68e7df34b14feaacd9d8a65d94bef8cd}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_ab0699c00e17f4a1abfbed45e2f393612}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_ac71603691436249749d520945662c67a}{O\+A\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_ad0de14c40e6bd491429a5f488a5a8814}{O\+A\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a63e23e589c78e9931cb75dab1d4f5d7a}{T\+I\+M\+I\+N\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a32077009469569f88bb1858c242b571b}{T\+I\+M\+E\+O\+U\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a343fdd6a2532f4ef56bf3f7a69a6e327}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_abd0e6fed9da5869967e2570a84055143}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a51b237eef8aba0ac4738ff2f39f109c5}{P\+E\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a559de98a04feb3ea2b4770f1f7fab3f5}{R\+X\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_p_i2_c___type_def_a9d79189764dcb9a54fed33b6b1b5a256}{T\+X\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\subsection{Member Data Documentation}
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_f_m_p_i2_c___type_def_a68e7df34b14feaacd9d8a65d94bef8cd}{}\label{struct_f_m_p_i2_c___type_def_a68e7df34b14feaacd9d8a65d94bef8cd}
F\+M\+P\+I2C Control register 1, Address offset\+: 0x00 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_f_m_p_i2_c___type_def_ab0699c00e17f4a1abfbed45e2f393612}{}\label{struct_f_m_p_i2_c___type_def_ab0699c00e17f4a1abfbed45e2f393612}
F\+M\+P\+I2C Control register 2, Address offset\+: 0x04 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+I\+CR}\hypertarget{struct_f_m_p_i2_c___type_def_abd0e6fed9da5869967e2570a84055143}{}\label{struct_f_m_p_i2_c___type_def_abd0e6fed9da5869967e2570a84055143}
F\+M\+P\+I2C Interrupt clear register, Address offset\+: 0x1C \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+I\+SR}\hypertarget{struct_f_m_p_i2_c___type_def_a343fdd6a2532f4ef56bf3f7a69a6e327}{}\label{struct_f_m_p_i2_c___type_def_a343fdd6a2532f4ef56bf3f7a69a6e327}
F\+M\+P\+I2C Interrupt and status register, Address offset\+: 0x18 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+A\+R1}{OAR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+O\+A\+R1}\hypertarget{struct_f_m_p_i2_c___type_def_ac71603691436249749d520945662c67a}{}\label{struct_f_m_p_i2_c___type_def_ac71603691436249749d520945662c67a}
F\+M\+P\+I2C Own address 1 register, Address offset\+: 0x08 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+A\+R2}{OAR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+O\+A\+R2}\hypertarget{struct_f_m_p_i2_c___type_def_ad0de14c40e6bd491429a5f488a5a8814}{}\label{struct_f_m_p_i2_c___type_def_ad0de14c40e6bd491429a5f488a5a8814}
F\+M\+P\+I2C Own address 2 register, Address offset\+: 0x0C \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!P\+E\+CR@{P\+E\+CR}}
\index{P\+E\+CR@{P\+E\+CR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+E\+CR}{PECR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+P\+E\+CR}\hypertarget{struct_f_m_p_i2_c___type_def_a51b237eef8aba0ac4738ff2f39f109c5}{}\label{struct_f_m_p_i2_c___type_def_a51b237eef8aba0ac4738ff2f39f109c5}
F\+M\+P\+I2C P\+EC register, Address offset\+: 0x20 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!R\+X\+DR@{R\+X\+DR}}
\index{R\+X\+DR@{R\+X\+DR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+X\+DR}{RXDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+R\+X\+DR}\hypertarget{struct_f_m_p_i2_c___type_def_a559de98a04feb3ea2b4770f1f7fab3f5}{}\label{struct_f_m_p_i2_c___type_def_a559de98a04feb3ea2b4770f1f7fab3f5}
F\+M\+P\+I2C Receive data register, Address offset\+: 0x24 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!T\+I\+M\+E\+O\+U\+TR@{T\+I\+M\+E\+O\+U\+TR}}
\index{T\+I\+M\+E\+O\+U\+TR@{T\+I\+M\+E\+O\+U\+TR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+O\+U\+TR}{TIMEOUTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+T\+I\+M\+E\+O\+U\+TR}\hypertarget{struct_f_m_p_i2_c___type_def_a32077009469569f88bb1858c242b571b}{}\label{struct_f_m_p_i2_c___type_def_a32077009469569f88bb1858c242b571b}
F\+M\+P\+I2C Timeout register, Address offset\+: 0x14 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!T\+I\+M\+I\+N\+GR@{T\+I\+M\+I\+N\+GR}}
\index{T\+I\+M\+I\+N\+GR@{T\+I\+M\+I\+N\+GR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+I\+M\+I\+N\+GR}{TIMINGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+T\+I\+M\+I\+N\+GR}\hypertarget{struct_f_m_p_i2_c___type_def_a63e23e589c78e9931cb75dab1d4f5d7a}{}\label{struct_f_m_p_i2_c___type_def_a63e23e589c78e9931cb75dab1d4f5d7a}
F\+M\+P\+I2C Timing register, Address offset\+: 0x10 \index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!T\+X\+DR@{T\+X\+DR}}
\index{T\+X\+DR@{T\+X\+DR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+X\+DR}{TXDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M\+P\+I2\+C\+\_\+\+Type\+Def\+::\+T\+X\+DR}\hypertarget{struct_f_m_p_i2_c___type_def_a9d79189764dcb9a54fed33b6b1b5a256}{}\label{struct_f_m_p_i2_c___type_def_a9d79189764dcb9a54fed33b6b1b5a256}
F\+M\+P\+I2C Transmit data register, Address offset\+: 0x28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
