in_source: |-
  let f1 = 1;
  let f2 = 2;
  let f3 = 3;
  let ans = x;
  let max = 4000000;
  while( z + x < max ) {
    let a = x;
    let s = a;
    let d = a;
    if (s < max) {
      ans = ans + s;
    }
    z = a;
    x = s;
    c = d;
  }
  print_int(ans);
in_stdin: |-
  helloworld
out_code: |-
  [{"index": 0, "opcode": "LD_LIT", "arg": ["r9", 1]},
   {"index": 1, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 2, "opcode": "POP", "arg": ["r9"]},
   {"index": 3, "opcode": "ST_ADDR", "arg": ["r9", 150]},
   {"index": 4, "opcode": "LD_LIT", "arg": ["r9", 2]},
   {"index": 5, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 6, "opcode": "POP", "arg": ["r9"]},
   {"index": 7, "opcode": "ST_ADDR", "arg": ["r9", 151]},
   {"index": 8, "opcode": "LD_LIT", "arg": ["r9", 3]},
   {"index": 9, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 10, "opcode": "POP", "arg": ["r9"]},
   {"index": 11, "opcode": "ST_ADDR", "arg": ["r9", 152]},
   {"index": 12, "opcode": "LD_LIT", "arg": ["r9", 0]},
   {"index": 13, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 14, "opcode": "POP", "arg": ["r9"]},
   {"index": 15, "opcode": "ST_ADDR", "arg": ["r9", 153]},
   {"index": 16, "opcode": "LD_LIT", "arg": ["r9", 0]},
   {"index": 17, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 18, "opcode": "POP", "arg": ["r9"]},
   {"index": 19, "opcode": "ST_ADDR", "arg": ["r9", 154]},
   {"index": 20, "opcode": "LD_LIT", "arg": ["r9", 0]},
   {"index": 21, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 22, "opcode": "POP", "arg": ["r9"]},
   {"index": 23, "opcode": "ST_ADDR", "arg": ["r9", 155]},
   {"index": 24, "opcode": "LD_ADDR", "arg": ["r2", 151]},
   {"index": 25, "opcode": "MV", "arg": ["r2", "r9"]},
   {"index": 26, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 27, "opcode": "POP", "arg": ["r9"]},
   {"index": 28, "opcode": "ST_ADDR", "arg": ["r9", 156]},
   {"index": 29, "opcode": "LD_LIT", "arg": ["r9", 4000000]},
   {"index": 30, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 31, "opcode": "POP", "arg": ["r9"]},
   {"index": 32, "opcode": "ST_ADDR", "arg": ["r9", 157]},
   {"index": 33, "opcode": "LD_ADDR", "arg": ["r3", 150]},
   {"index": 34, "opcode": "MV", "arg": ["r3", "r9"]},
   {"index": 35, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 36, "opcode": "LD_ADDR", "arg": ["r4", 151]},
   {"index": 37, "opcode": "MV", "arg": ["r4", "r9"]},
   {"index": 38, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 39, "opcode": "POP", "arg": ["r10"]},
   {"index": 40, "opcode": "POP", "arg": ["r9"]},
   {"index": 41, "opcode": "ADD", "arg": ["r9", "r10"]},
   {"index": 42, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 43, "opcode": "POP", "arg": ["r9"]},
   {"index": 44, "opcode": "MV", "arg": ["r9", "r12"]},
   {"index": 45, "opcode": "LD_ADDR", "arg": ["r9", 157]},
   {"index": 46, "opcode": "CMP", "arg": ["r12", "r9"]},
   {"index": 47, "opcode": "JGE", "arg": [112]},
   {"index": 48, "opcode": "MV", "arg": ["r4", "r9"]},
   {"index": 49, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 50, "opcode": "LD_ADDR", "arg": ["r5", 152]},
   {"index": 51, "opcode": "MV", "arg": ["r5", "r9"]},
   {"index": 52, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 53, "opcode": "POP", "arg": ["r10"]},
   {"index": 54, "opcode": "POP", "arg": ["r9"]},
   {"index": 55, "opcode": "ADD", "arg": ["r9", "r10"]},
   {"index": 56, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 57, "opcode": "POP", "arg": ["r9"]},
   {"index": 58, "opcode": "ST_ADDR", "arg": ["r9", 153]},
   {"index": 59, "opcode": "LD_ADDR", "arg": ["r6", 153]},
   {"index": 60, "opcode": "MV", "arg": ["r6", "r9"]},
   {"index": 61, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 62, "opcode": "MV", "arg": ["r5", "r9"]},
   {"index": 63, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 64, "opcode": "POP", "arg": ["r10"]},
   {"index": 65, "opcode": "POP", "arg": ["r9"]},
   {"index": 66, "opcode": "ADD", "arg": ["r9", "r10"]},
   {"index": 67, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 68, "opcode": "POP", "arg": ["r9"]},
   {"index": 69, "opcode": "ST_ADDR", "arg": ["r9", 154]},
   {"index": 70, "opcode": "MV", "arg": ["r6", "r9"]},
   {"index": 71, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 72, "opcode": "LD_ADDR", "arg": ["r7", 154]},
   {"index": 73, "opcode": "MV", "arg": ["r7", "r9"]},
   {"index": 74, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 75, "opcode": "POP", "arg": ["r10"]},
   {"index": 76, "opcode": "POP", "arg": ["r9"]},
   {"index": 77, "opcode": "ADD", "arg": ["r9", "r10"]},
   {"index": 78, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 79, "opcode": "POP", "arg": ["r9"]},
   {"index": 80, "opcode": "ST_ADDR", "arg": ["r9", 155]},
   {"index": 81, "opcode": "LD_ADDR", "arg": ["r12", 154]},
   {"index": 82, "opcode": "LD_ADDR", "arg": ["r9", 157]},
   {"index": 83, "opcode": "CMP", "arg": ["r12", "r9"]},
   {"index": 84, "opcode": "JGE", "arg": [98]},
   {"index": 85, "opcode": "LD_ADDR", "arg": ["r8", 156]},
   {"index": 86, "opcode": "MV", "arg": ["r8", "r9"]},
   {"index": 87, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 88, "opcode": "LD_ADDR", "arg": ["r1", 154]},
   {"index": 89, "opcode": "MV", "arg": ["r1", "r9"]},
   {"index": 90, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 91, "opcode": "POP", "arg": ["r10"]},
   {"index": 92, "opcode": "POP", "arg": ["r9"]},
   {"index": 93, "opcode": "ADD", "arg": ["r9", "r10"]},
   {"index": 94, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 95, "opcode": "POP", "arg": ["r9"]},
   {"index": 96, "opcode": "ST_ADDR", "arg": ["r9", 156]},
   {"index": 97, "opcode": "LD_ADDR", "arg": ["r2", 153]},
   {"index": 98, "opcode": "MV", "arg": ["r2", "r9"]},
   {"index": 99, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 100, "opcode": "POP", "arg": ["r9"]},
   {"index": 101, "opcode": "ST_ADDR", "arg": ["r9", 150]},
   {"index": 102, "opcode": "MV", "arg": ["r1", "r9"]},
   {"index": 103, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 104, "opcode": "POP", "arg": ["r9"]},
   {"index": 105, "opcode": "ST_ADDR", "arg": ["r9", 151]},
   {"index": 106, "opcode": "LD_ADDR", "arg": ["r3", 155]},
   {"index": 107, "opcode": "MV", "arg": ["r3", "r9"]},
   {"index": 108, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 109, "opcode": "POP", "arg": ["r9"]},
   {"index": 110, "opcode": "ST_ADDR", "arg": ["r9", 152]},
   {"index": 111, "opcode": "JUMP", "arg": [33]},
   {"index": 112, "opcode": "LD_ADDR", "arg": ["r4", 156]},
   {"index": 113, "opcode": "MV", "arg": ["r4", "r9"]},
   {"index": 114, "opcode": "PUSH", "arg": ["r9"]},
   {"index": 115, "opcode": "POP", "arg": ["r9"]},
   {"index": 116, "opcode": "PRINT_CHAR", "arg": ["r9"]},
   {"index": 117, "opcode": "HALT", "arg": ""},
   {"index": 118, "opcode": "JUMP", "arg": [0]},
   {"index": 119, "opcode": "JUMP", "arg": [0]},
   {"index": 120, "opcode": "JUMP", "arg": [0]},
   {"index": 121, "opcode": "JUMP", "arg": [0]},
   {"index": 122, "opcode": "JUMP", "arg": [0]},
   {"index": 123, "opcode": "JUMP", "arg": [0]},
   {"index": 124, "opcode": "JUMP", "arg": [0]},
   {"index": 125, "opcode": "JUMP", "arg": [0]},
   {"index": 126, "opcode": "JUMP", "arg": [0]},
   {"index": 127, "opcode": "JUMP", "arg": [0]},
   {"index": 128, "opcode": "JUMP", "arg": [0]},
   {"index": 129, "opcode": "JUMP", "arg": [0]},
   {"index": 130, "opcode": "JUMP", "arg": [0]},
   {"index": 131, "opcode": "JUMP", "arg": [0]},
   {"index": 132, "opcode": "JUMP", "arg": [0]},
   {"index": 133, "opcode": "JUMP", "arg": [0]},
   {"index": 134, "opcode": "JUMP", "arg": [0]},
   {"index": 135, "opcode": "JUMP", "arg": [0]},
   {"index": 136, "opcode": "JUMP", "arg": [0]},
   {"index": 137, "opcode": "JUMP", "arg": [0]},
   {"index": 138, "opcode": "JUMP", "arg": [0]},
   {"index": 139, "opcode": "JUMP", "arg": [0]},
   {"index": 140, "opcode": "JUMP", "arg": [0]},
   {"index": 141, "opcode": "JUMP", "arg": [0]},
   {"index": 142, "opcode": "JUMP", "arg": [0]},
   {"index": 143, "opcode": "JUMP", "arg": [0]},
   {"index": 144, "opcode": "JUMP", "arg": [0]},
   {"index": 145, "opcode": "JUMP", "arg": [0]},
   {"index": 146, "opcode": "JUMP", "arg": [0]},
   {"index": 147, "opcode": "JUMP", "arg": [0]},
   {"index": 148, "opcode": "JUMP", "arg": [0]},
   {"index": 149, "opcode": "JUMP", "arg": [0]},
   {"index": 150, "opcode": "JUMP", "arg": [0]},
   {"index": 151, "opcode": "JUMP", "arg": [0]},
   {"index": 152, "opcode": "JUMP", "arg": [0]},
   {"index": 153, "opcode": "JUMP", "arg": [0]},
   {"index": 154, "opcode": "JUMP", "arg": [0]},
   {"index": 155, "opcode": "JUMP", "arg": [0]},
   {"index": 156, "opcode": "JUMP", "arg": [0]},
   {"index": 157, "opcode": "JUMP", "arg": [0]}]
out_log: |
  DEBUG machine:simulation TICK:   0 PC:   0  MEM_OUT: ['r9', 1] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 0, 14: 0, 15: 4095} 	  ('0'@Opcode.LD_LIT:['r9', 1])
  DEBUG machine:simulation TICK:   4 PC:   1  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 1, 14: 0, 15: 4095} 	  ('1'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK:  13 PC:   2  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 2, 14: 4095, 15: 4094} 	  ('2'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK:  22 PC:   3  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 3, 14: 4095, 15: 4095} 	  ('3'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK:  28 PC:   4  MEM_OUT: ['r9', 2] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 4, 14: 150, 15: 4095} 	  ('4'@Opcode.LD_LIT:['r9', 2])
  DEBUG machine:simulation TICK:  32 PC:   5  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 5, 14: 4, 15: 4095} 	  ('5'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK:  41 PC:   6  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 6, 14: 4095, 15: 4094} 	  ('6'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK:  50 PC:   7  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 7, 14: 4095, 15: 4095} 	  ('7'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK:  56 PC:   8  MEM_OUT: ['r9', 3] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 8, 14: 151, 15: 4095} 	  ('8'@Opcode.LD_LIT:['r9', 3])
  DEBUG machine:simulation TICK:  60 PC:   9  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 0, 11: 0, 12: 0, 13: 9, 14: 8, 15: 4095} 	  ('9'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK:  69 PC:  10  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 0, 11: 0, 12: 0, 13: 10, 14: 4095, 15: 4094} 	  ('10'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK:  78 PC:  11  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 0, 11: 0, 12: 0, 13: 11, 14: 4095, 15: 4095} 	  ('11'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK:  84 PC:  12  MEM_OUT: ['r9', 0] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 0, 11: 0, 12: 0, 13: 12, 14: 152, 15: 4095} 	  ('12'@Opcode.LD_LIT:['r9', 0])
  DEBUG machine:simulation TICK:  88 PC:  13  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 13, 14: 12, 15: 4095} 	  ('13'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK:  97 PC:  14  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 14, 14: 4095, 15: 4094} 	  ('14'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 106 PC:  15  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 15, 14: 4095, 15: 4095} 	  ('15'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 112 PC:  16  MEM_OUT: ['r9', 0] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 16, 14: 153, 15: 4095} 	  ('16'@Opcode.LD_LIT:['r9', 0])
  DEBUG machine:simulation TICK: 116 PC:  17  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 17, 14: 16, 15: 4095} 	  ('17'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 125 PC:  18  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 18, 14: 4095, 15: 4094} 	  ('18'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 134 PC:  19  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 19, 14: 4095, 15: 4095} 	  ('19'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 140 PC:  20  MEM_OUT: ['r9', 0] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 20, 14: 154, 15: 4095} 	  ('20'@Opcode.LD_LIT:['r9', 0])
  DEBUG machine:simulation TICK: 144 PC:  21  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 21, 14: 20, 15: 4095} 	  ('21'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 153 PC:  22  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 22, 14: 4095, 15: 4094} 	  ('22'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 162 PC:  23  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 23, 14: 4095, 15: 4095} 	  ('23'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 168 PC:  24  MEM_OUT: ['r2', 151] reg: {0: 0, 1: 0, 2: 0, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 24, 14: 155, 15: 4095} 	  ('24'@Opcode.LD_ADDR:['r2', 151])
  DEBUG machine:simulation TICK: 173 PC:  25  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 25, 14: 151, 15: 4095} 	  ('25'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 178 PC:  26  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 26, 14: 25, 15: 4095} 	  ('26'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 187 PC:  27  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 27, 14: 4095, 15: 4094} 	  ('27'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 196 PC:  28  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 28, 14: 4095, 15: 4095} 	  ('28'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 202 PC:  29  MEM_OUT: ['r9', 4000000] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 29, 14: 156, 15: 4095} 	  ('29'@Opcode.LD_LIT:['r9', 4000000])
  DEBUG machine:simulation TICK: 206 PC:  30  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 0, 11: 0, 12: 0, 13: 30, 14: 29, 15: 4095} 	  ('30'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 215 PC:  31  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 0, 11: 0, 12: 0, 13: 31, 14: 4095, 15: 4094} 	  ('31'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 224 PC:  32  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 0, 11: 0, 12: 0, 13: 32, 14: 4095, 15: 4095} 	  ('32'@Opcode.ST_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 230 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 0, 2: 2, 3: 0, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 0, 11: 0, 12: 0, 13: 33, 14: 157, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 235 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 0, 11: 0, 12: 0, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 240 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 249 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 254 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 0, 11: 0, 12: 0, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 259 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 268 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 0, 11: 0, 12: 0, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 277 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 2, 11: 0, 12: 0, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 286 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 1, 10: 2, 11: 0, 12: 0, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 291 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 2, 11: 0, 12: 0, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 300 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 2, 11: 0, 12: 0, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 309 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 2, 11: 0, 12: 0, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 314 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 3, 10: 2, 11: 0, 12: 3, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 319 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 2, 11: 0, 12: 3, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 323 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 2, 11: 0, 12: 3, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 326 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 4000000, 10: 2, 11: 0, 12: 3, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 331 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 2, 11: 0, 12: 3, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 340 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 0, 6: 0, 7: 0, 8: 0, 9: 2, 10: 2, 11: 0, 12: 3, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 345 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 2, 10: 2, 11: 0, 12: 3, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 350 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 3, 10: 2, 11: 0, 12: 3, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 359 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 3, 10: 2, 11: 0, 12: 3, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 368 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 3, 10: 3, 11: 0, 12: 3, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 377 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 2, 10: 3, 11: 0, 12: 3, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 382 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 391 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 400 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 406 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 0, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 411 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 416 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 425 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 430 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 3, 10: 3, 11: 0, 12: 3, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 439 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 3, 10: 3, 11: 0, 12: 3, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 448 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 3, 10: 3, 11: 0, 12: 3, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 457 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 462 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 8, 10: 3, 11: 0, 12: 3, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 471 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 8, 10: 3, 11: 0, 12: 3, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 480 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 8, 10: 3, 11: 0, 12: 3, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 486 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 8, 10: 3, 11: 0, 12: 3, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 491 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 500 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 0, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 505 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 5, 10: 3, 11: 0, 12: 3, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 510 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 8, 10: 3, 11: 0, 12: 3, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 519 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 8, 10: 3, 11: 0, 12: 3, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 528 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 8, 10: 8, 11: 0, 12: 3, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 537 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 5, 10: 8, 11: 0, 12: 3, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 542 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 13, 10: 8, 11: 0, 12: 3, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 551 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 13, 10: 8, 11: 0, 12: 3, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 560 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 13, 10: 8, 11: 0, 12: 3, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 566 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 13, 10: 8, 11: 0, 12: 3, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 571 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 13, 10: 8, 11: 0, 12: 8, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 576 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 4000000, 10: 8, 11: 0, 12: 8, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 580 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 4000000, 10: 8, 11: 0, 12: 8, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 583 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 0, 9: 4000000, 10: 8, 11: 0, 12: 8, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 588 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 4000000, 10: 8, 11: 0, 12: 8, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 593 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 2, 10: 8, 11: 0, 12: 8, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 602 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 0, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 2, 10: 8, 11: 0, 12: 8, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 607 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 2, 10: 8, 11: 0, 12: 8, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 612 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 621 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 630 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 639 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 2, 10: 8, 11: 0, 12: 8, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 644 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 10, 10: 8, 11: 0, 12: 8, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 653 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 10, 10: 8, 11: 0, 12: 8, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 662 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 10, 10: 8, 11: 0, 12: 8, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 668 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 8, 2: 2, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 10, 10: 8, 11: 0, 12: 8, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 673 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 10, 10: 8, 11: 0, 12: 8, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 678 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 687 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 696 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 702 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 707 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 716 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 725 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 731 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 8, 2: 5, 3: 1, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 736 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 13, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 741 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 13, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 750 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 13, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 759 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 8, 2: 5, 3: 13, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 765 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 8, 2: 5, 3: 13, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 768 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 8, 2: 5, 3: 13, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 773 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 778 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 787 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 2, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 792 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 797 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 806 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 815 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 8, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 824 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 5, 10: 8, 11: 0, 12: 8, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 829 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 838 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 847 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 8, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 852 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 13, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 857 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 4000000, 10: 8, 11: 0, 12: 13, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 861 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 4000000, 10: 8, 11: 0, 12: 13, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 864 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 4000000, 10: 8, 11: 0, 12: 13, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 869 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 13, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 878 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 3, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 13, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 883 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 8, 10: 8, 11: 0, 12: 13, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 888 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 13, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 897 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 13, 10: 8, 11: 0, 12: 13, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 906 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 13, 10: 13, 11: 0, 12: 13, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 915 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 8, 10: 13, 11: 0, 12: 13, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 920 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 929 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 938 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 944 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 5, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 949 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 954 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 963 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 968 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 13, 10: 13, 11: 0, 12: 13, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 977 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 13, 10: 13, 11: 0, 12: 13, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 986 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 13, 10: 13, 11: 0, 12: 13, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 995 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1000 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 34, 10: 13, 11: 0, 12: 13, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1009 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 34, 10: 13, 11: 0, 12: 13, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1018 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 34, 10: 13, 11: 0, 12: 13, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 1024 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 34, 10: 13, 11: 0, 12: 13, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 1029 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1038 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 8, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 1043 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 21, 10: 13, 11: 0, 12: 13, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 1048 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 34, 10: 13, 11: 0, 12: 13, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1057 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 34, 10: 13, 11: 0, 12: 13, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1066 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 34, 10: 34, 11: 0, 12: 13, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1075 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 21, 10: 34, 11: 0, 12: 13, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1080 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 55, 10: 34, 11: 0, 12: 13, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1089 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 55, 10: 34, 11: 0, 12: 13, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1098 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 55, 10: 34, 11: 0, 12: 13, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 1104 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 55, 10: 34, 11: 0, 12: 13, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 1109 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 55, 10: 34, 11: 0, 12: 34, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 1114 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 4000000, 10: 34, 11: 0, 12: 34, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 1118 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 4000000, 10: 34, 11: 0, 12: 34, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 1121 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 2, 9: 4000000, 10: 34, 11: 0, 12: 34, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 1126 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 4000000, 10: 34, 11: 0, 12: 34, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 1131 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 10, 10: 34, 11: 0, 12: 34, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1140 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 8, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 10, 10: 34, 11: 0, 12: 34, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 1145 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 10, 10: 34, 11: 0, 12: 34, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 1150 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1159 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1168 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1177 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 10, 10: 34, 11: 0, 12: 34, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1182 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 44, 10: 34, 11: 0, 12: 34, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1191 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 44, 10: 34, 11: 0, 12: 34, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1200 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 44, 10: 34, 11: 0, 12: 34, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 1206 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 34, 2: 5, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 44, 10: 34, 11: 0, 12: 34, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 1211 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 44, 10: 34, 11: 0, 12: 34, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 1216 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1225 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1234 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 1240 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 1245 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1254 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1263 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 1269 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 34, 2: 21, 3: 5, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 1274 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 55, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 1279 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 55, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1288 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 55, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1297 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 34, 2: 21, 3: 55, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 1303 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 34, 2: 21, 3: 55, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 1306 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 34, 2: 21, 3: 55, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 1311 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 1316 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1325 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 8, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 1330 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 1335 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1344 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1353 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 34, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1362 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 21, 10: 34, 11: 0, 12: 34, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1367 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1376 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1385 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 34, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 1390 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 55, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 1395 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 4000000, 10: 34, 11: 0, 12: 55, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 1399 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 4000000, 10: 34, 11: 0, 12: 55, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 1402 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 4000000, 10: 34, 11: 0, 12: 55, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 1407 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 55, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1416 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 13, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 55, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 1421 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 34, 10: 34, 11: 0, 12: 55, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 1426 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 55, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1435 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 55, 10: 34, 11: 0, 12: 55, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1444 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 55, 10: 55, 11: 0, 12: 55, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1453 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 34, 10: 55, 11: 0, 12: 55, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1458 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1467 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1476 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 1482 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 21, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 1487 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 1492 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1501 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 1506 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 55, 10: 55, 11: 0, 12: 55, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1515 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 55, 10: 55, 11: 0, 12: 55, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1524 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 55, 10: 55, 11: 0, 12: 55, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1533 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1538 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 144, 10: 55, 11: 0, 12: 55, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1547 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 144, 10: 55, 11: 0, 12: 55, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1556 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 144, 10: 55, 11: 0, 12: 55, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 1562 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 144, 10: 55, 11: 0, 12: 55, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 1567 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1576 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 34, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 1581 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 89, 10: 55, 11: 0, 12: 55, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 1586 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 144, 10: 55, 11: 0, 12: 55, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1595 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 144, 10: 55, 11: 0, 12: 55, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1604 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 144, 10: 144, 11: 0, 12: 55, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1613 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 89, 10: 144, 11: 0, 12: 55, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1618 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 233, 10: 144, 11: 0, 12: 55, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1627 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 233, 10: 144, 11: 0, 12: 55, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1636 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 233, 10: 144, 11: 0, 12: 55, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 1642 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 233, 10: 144, 11: 0, 12: 55, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 1647 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 233, 10: 144, 11: 0, 12: 144, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 1652 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 4000000, 10: 144, 11: 0, 12: 144, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 1656 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 4000000, 10: 144, 11: 0, 12: 144, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 1659 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 10, 9: 4000000, 10: 144, 11: 0, 12: 144, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 1664 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 4000000, 10: 144, 11: 0, 12: 144, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 1669 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 44, 10: 144, 11: 0, 12: 144, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1678 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 34, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 44, 10: 144, 11: 0, 12: 144, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 1683 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 44, 10: 144, 11: 0, 12: 144, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 1688 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1697 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1706 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1715 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 44, 10: 144, 11: 0, 12: 144, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1720 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 188, 10: 144, 11: 0, 12: 144, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1729 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 188, 10: 144, 11: 0, 12: 144, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1738 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 188, 10: 144, 11: 0, 12: 144, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 1744 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 144, 2: 21, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 188, 10: 144, 11: 0, 12: 144, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 1749 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 188, 10: 144, 11: 0, 12: 144, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 1754 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1763 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1772 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 1778 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 1783 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1792 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1801 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 1807 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 144, 2: 89, 3: 21, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 1812 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 233, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 1817 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 233, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1826 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 233, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1835 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 144, 2: 89, 3: 233, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 1841 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 144, 2: 89, 3: 233, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 1844 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 144, 2: 89, 3: 233, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 1849 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 1854 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1863 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 34, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 1868 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 1873 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1882 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1891 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 144, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1900 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 89, 10: 144, 11: 0, 12: 144, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1905 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1914 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1923 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 144, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 1928 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 233, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 1933 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 4000000, 10: 144, 11: 0, 12: 233, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 1937 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 4000000, 10: 144, 11: 0, 12: 233, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 1940 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 4000000, 10: 144, 11: 0, 12: 233, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 1945 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 233, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1954 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 55, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 233, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 1959 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 144, 10: 144, 11: 0, 12: 233, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 1964 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 233, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 1973 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 233, 10: 144, 11: 0, 12: 233, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 1982 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 233, 10: 233, 11: 0, 12: 233, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 1991 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 144, 10: 233, 11: 0, 12: 233, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 1996 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2005 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2014 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 2020 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 89, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 2025 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 2030 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2039 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 2044 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 233, 10: 233, 11: 0, 12: 233, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2053 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 233, 10: 233, 11: 0, 12: 233, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2062 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 233, 10: 233, 11: 0, 12: 233, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2071 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2076 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 610, 10: 233, 11: 0, 12: 233, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2085 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 610, 10: 233, 11: 0, 12: 233, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2094 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 610, 10: 233, 11: 0, 12: 233, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 2100 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 610, 10: 233, 11: 0, 12: 233, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 2105 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2114 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 144, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 2119 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 377, 10: 233, 11: 0, 12: 233, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 2124 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 610, 10: 233, 11: 0, 12: 233, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2133 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 610, 10: 233, 11: 0, 12: 233, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2142 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 610, 10: 610, 11: 0, 12: 233, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2151 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 377, 10: 610, 11: 0, 12: 233, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2156 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 987, 10: 610, 11: 0, 12: 233, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2165 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 987, 10: 610, 11: 0, 12: 233, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2174 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 987, 10: 610, 11: 0, 12: 233, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 2180 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 987, 10: 610, 11: 0, 12: 233, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 2185 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 987, 10: 610, 11: 0, 12: 610, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 2190 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 4000000, 10: 610, 11: 0, 12: 610, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 2194 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 4000000, 10: 610, 11: 0, 12: 610, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 2197 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 44, 9: 4000000, 10: 610, 11: 0, 12: 610, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 2202 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 4000000, 10: 610, 11: 0, 12: 610, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 2207 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 188, 10: 610, 11: 0, 12: 610, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2216 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 144, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 188, 10: 610, 11: 0, 12: 610, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 2221 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 188, 10: 610, 11: 0, 12: 610, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 2226 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2235 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2244 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2253 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 188, 10: 610, 11: 0, 12: 610, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2258 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 798, 10: 610, 11: 0, 12: 610, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2267 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 798, 10: 610, 11: 0, 12: 610, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2276 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 798, 10: 610, 11: 0, 12: 610, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 2282 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 610, 2: 89, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 798, 10: 610, 11: 0, 12: 610, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 2287 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 798, 10: 610, 11: 0, 12: 610, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 2292 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2301 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2310 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 2316 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 2321 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2330 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2339 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 2345 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 610, 2: 377, 3: 89, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 2350 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 987, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 2355 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 987, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2364 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 987, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2373 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 610, 2: 377, 3: 987, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 2379 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 610, 2: 377, 3: 987, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 2382 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 610, 2: 377, 3: 987, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 2387 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 2392 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2401 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 144, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 2406 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 2411 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2420 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2429 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 610, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2438 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 377, 10: 610, 11: 0, 12: 610, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2443 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2452 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2461 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 610, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 2466 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 987, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 2471 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 4000000, 10: 610, 11: 0, 12: 987, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 2475 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 4000000, 10: 610, 11: 0, 12: 987, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 2478 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 4000000, 10: 610, 11: 0, 12: 987, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 2483 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 987, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2492 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 233, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 987, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 2497 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 610, 10: 610, 11: 0, 12: 987, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 2502 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 987, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2511 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 987, 10: 610, 11: 0, 12: 987, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2520 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 987, 10: 987, 11: 0, 12: 987, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2529 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 610, 10: 987, 11: 0, 12: 987, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2534 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2543 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2552 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 2558 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 377, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 2563 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 2568 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2577 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 2582 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 987, 10: 987, 11: 0, 12: 987, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2591 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 987, 10: 987, 11: 0, 12: 987, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2600 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 987, 10: 987, 11: 0, 12: 987, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2609 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2614 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 2584, 10: 987, 11: 0, 12: 987, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2623 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 2584, 10: 987, 11: 0, 12: 987, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2632 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 2584, 10: 987, 11: 0, 12: 987, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 2638 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 2584, 10: 987, 11: 0, 12: 987, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 2643 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2652 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 610, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 2657 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 1597, 10: 987, 11: 0, 12: 987, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 2662 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 2584, 10: 987, 11: 0, 12: 987, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2671 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 2584, 10: 987, 11: 0, 12: 987, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2680 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 2584, 10: 2584, 11: 0, 12: 987, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2689 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 1597, 10: 2584, 11: 0, 12: 987, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2694 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4181, 10: 2584, 11: 0, 12: 987, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2703 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4181, 10: 2584, 11: 0, 12: 987, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2712 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4181, 10: 2584, 11: 0, 12: 987, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 2718 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4181, 10: 2584, 11: 0, 12: 987, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 2723 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 2728 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4000000, 10: 2584, 11: 0, 12: 2584, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 2732 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4000000, 10: 2584, 11: 0, 12: 2584, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 2735 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 188, 9: 4000000, 10: 2584, 11: 0, 12: 2584, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 2740 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4000000, 10: 2584, 11: 0, 12: 2584, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 2745 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 798, 10: 2584, 11: 0, 12: 2584, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2754 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 610, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 798, 10: 2584, 11: 0, 12: 2584, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 2759 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 798, 10: 2584, 11: 0, 12: 2584, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 2764 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2773 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2782 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2791 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 798, 10: 2584, 11: 0, 12: 2584, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2796 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 3382, 10: 2584, 11: 0, 12: 2584, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2805 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 3382, 10: 2584, 11: 0, 12: 2584, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2814 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 3382, 10: 2584, 11: 0, 12: 2584, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 2820 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 2584, 2: 377, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 3382, 10: 2584, 11: 0, 12: 2584, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 2825 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 3382, 10: 2584, 11: 0, 12: 2584, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 2830 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2839 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2848 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 2854 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 2859 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2868 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2877 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 2883 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 2584, 2: 1597, 3: 377, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 2888 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 4181, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 2893 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 4181, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2902 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 4181, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2911 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 2584, 2: 1597, 3: 4181, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 2917 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 2584, 2: 1597, 3: 4181, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 2920 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 2584, 2: 1597, 3: 4181, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 2925 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 2930 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2939 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 610, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 2944 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 2949 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2958 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 2967 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 2584, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2976 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 1597, 10: 2584, 11: 0, 12: 2584, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 2981 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 2990 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 2999 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 2584, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 3004 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 4181, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 3009 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4000000, 10: 2584, 11: 0, 12: 4181, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 3013 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4000000, 10: 2584, 11: 0, 12: 4181, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 3016 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 4000000, 10: 2584, 11: 0, 12: 4181, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 3021 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 4181, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3030 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 987, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 4181, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 3035 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 2584, 11: 0, 12: 4181, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 3040 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 4181, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3049 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 2584, 11: 0, 12: 4181, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3058 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 4181, 10: 4181, 11: 0, 12: 4181, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3067 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 2584, 10: 4181, 11: 0, 12: 4181, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3072 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3081 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3090 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 3096 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 1597, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 3101 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 3106 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3115 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 3120 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 4181, 10: 4181, 11: 0, 12: 4181, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3129 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 4181, 10: 4181, 11: 0, 12: 4181, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3138 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 4181, 10: 4181, 11: 0, 12: 4181, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3147 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3152 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 10946, 10: 4181, 11: 0, 12: 4181, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3161 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 10946, 10: 4181, 11: 0, 12: 4181, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3170 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 10946, 10: 4181, 11: 0, 12: 4181, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 3176 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 10946, 10: 4181, 11: 0, 12: 4181, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 3181 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3190 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 2584, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 3195 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 6765, 10: 4181, 11: 0, 12: 4181, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 3200 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 10946, 10: 4181, 11: 0, 12: 4181, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3209 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 10946, 10: 4181, 11: 0, 12: 4181, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3218 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 10946, 10: 10946, 11: 0, 12: 4181, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3227 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 6765, 10: 10946, 11: 0, 12: 4181, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3232 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 17711, 10: 10946, 11: 0, 12: 4181, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3241 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 17711, 10: 10946, 11: 0, 12: 4181, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3250 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 17711, 10: 10946, 11: 0, 12: 4181, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 3256 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 17711, 10: 10946, 11: 0, 12: 4181, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 3261 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 3266 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 4000000, 10: 10946, 11: 0, 12: 10946, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 3270 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 4000000, 10: 10946, 11: 0, 12: 10946, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 3273 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 798, 9: 4000000, 10: 10946, 11: 0, 12: 10946, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 3278 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 4000000, 10: 10946, 11: 0, 12: 10946, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 3283 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 3382, 10: 10946, 11: 0, 12: 10946, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3292 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 2584, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 3382, 10: 10946, 11: 0, 12: 10946, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 3297 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 3382, 10: 10946, 11: 0, 12: 10946, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 3302 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3311 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3320 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3329 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 3382, 10: 10946, 11: 0, 12: 10946, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3334 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 14328, 10: 10946, 11: 0, 12: 10946, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3343 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 14328, 10: 10946, 11: 0, 12: 10946, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3352 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 14328, 10: 10946, 11: 0, 12: 10946, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 3358 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 10946, 2: 1597, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 14328, 10: 10946, 11: 0, 12: 10946, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 3363 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 14328, 10: 10946, 11: 0, 12: 10946, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 3368 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3377 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3386 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 3392 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 3397 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3406 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3415 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 3421 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 10946, 2: 6765, 3: 1597, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 3426 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 17711, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 3431 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 17711, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3440 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 17711, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3449 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 10946, 2: 6765, 3: 17711, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 3455 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 10946, 2: 6765, 3: 17711, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 3458 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 10946, 2: 6765, 3: 17711, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 3463 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 3468 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3477 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 2584, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 3482 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 3487 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3496 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3505 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 10946, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3514 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 6765, 10: 10946, 11: 0, 12: 10946, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3519 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3528 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3537 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 10946, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 3542 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 17711, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 3547 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 4000000, 10: 10946, 11: 0, 12: 17711, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 3551 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 4000000, 10: 10946, 11: 0, 12: 17711, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 3554 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 4000000, 10: 10946, 11: 0, 12: 17711, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 3559 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 17711, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3568 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 4181, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 17711, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 3573 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 10946, 11: 0, 12: 17711, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 3578 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 17711, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3587 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 10946, 11: 0, 12: 17711, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3596 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 17711, 10: 17711, 11: 0, 12: 17711, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3605 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 10946, 10: 17711, 11: 0, 12: 17711, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3610 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3619 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3628 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 3634 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 6765, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 3639 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 3644 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3653 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 3658 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 17711, 10: 17711, 11: 0, 12: 17711, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3667 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 17711, 10: 17711, 11: 0, 12: 17711, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3676 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 17711, 10: 17711, 11: 0, 12: 17711, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3685 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3690 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 46368, 10: 17711, 11: 0, 12: 17711, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3699 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 46368, 10: 17711, 11: 0, 12: 17711, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3708 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 46368, 10: 17711, 11: 0, 12: 17711, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 3714 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 46368, 10: 17711, 11: 0, 12: 17711, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 3719 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3728 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 10946, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 3733 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 28657, 10: 17711, 11: 0, 12: 17711, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 3738 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 46368, 10: 17711, 11: 0, 12: 17711, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3747 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 46368, 10: 17711, 11: 0, 12: 17711, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3756 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 46368, 10: 46368, 11: 0, 12: 17711, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3765 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 28657, 10: 46368, 11: 0, 12: 17711, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3770 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 75025, 10: 46368, 11: 0, 12: 17711, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3779 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 75025, 10: 46368, 11: 0, 12: 17711, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3788 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 75025, 10: 46368, 11: 0, 12: 17711, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 3794 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 75025, 10: 46368, 11: 0, 12: 17711, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 3799 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 3804 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 4000000, 10: 46368, 11: 0, 12: 46368, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 3808 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 4000000, 10: 46368, 11: 0, 12: 46368, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 3811 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 3382, 9: 4000000, 10: 46368, 11: 0, 12: 46368, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 3816 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 4000000, 10: 46368, 11: 0, 12: 46368, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 3821 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 14328, 10: 46368, 11: 0, 12: 46368, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3830 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 10946, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 14328, 10: 46368, 11: 0, 12: 46368, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 3835 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 14328, 10: 46368, 11: 0, 12: 46368, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 3840 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3849 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 3858 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3867 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 14328, 10: 46368, 11: 0, 12: 46368, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 3872 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 60696, 10: 46368, 11: 0, 12: 46368, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3881 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 60696, 10: 46368, 11: 0, 12: 46368, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3890 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 60696, 10: 46368, 11: 0, 12: 46368, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 3896 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 46368, 2: 6765, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 60696, 10: 46368, 11: 0, 12: 46368, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 3901 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 60696, 10: 46368, 11: 0, 12: 46368, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 3906 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3915 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3924 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 3930 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 3935 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3944 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3953 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 3959 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 46368, 2: 28657, 3: 6765, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 3964 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 75025, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 3969 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 75025, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 3978 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 75025, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 3987 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 46368, 2: 28657, 3: 75025, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 3993 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 46368, 2: 28657, 3: 75025, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 3996 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 46368, 2: 28657, 3: 75025, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 4001 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 4006 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4015 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 10946, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 4020 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 4025 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4034 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4043 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 46368, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4052 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 28657, 10: 46368, 11: 0, 12: 46368, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4057 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4066 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4075 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 46368, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 4080 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 75025, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 4085 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 4000000, 10: 46368, 11: 0, 12: 75025, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 4089 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 4000000, 10: 46368, 11: 0, 12: 75025, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 4092 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 4000000, 10: 46368, 11: 0, 12: 75025, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 4097 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 75025, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4106 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 17711, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 75025, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 4111 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 46368, 11: 0, 12: 75025, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 4116 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 75025, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4125 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 46368, 11: 0, 12: 75025, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4134 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 75025, 10: 75025, 11: 0, 12: 75025, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4143 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 46368, 10: 75025, 11: 0, 12: 75025, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4148 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4157 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4166 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 4172 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 28657, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 4177 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 4182 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4191 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 4196 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 75025, 10: 75025, 11: 0, 12: 75025, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4205 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 75025, 10: 75025, 11: 0, 12: 75025, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4214 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 75025, 10: 75025, 11: 0, 12: 75025, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4223 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4228 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 196418, 10: 75025, 11: 0, 12: 75025, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4237 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 196418, 10: 75025, 11: 0, 12: 75025, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4246 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 196418, 10: 75025, 11: 0, 12: 75025, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 4252 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 196418, 10: 75025, 11: 0, 12: 75025, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 4257 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4266 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 46368, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 4271 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 121393, 10: 75025, 11: 0, 12: 75025, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 4276 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 196418, 10: 75025, 11: 0, 12: 75025, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4285 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 196418, 10: 75025, 11: 0, 12: 75025, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4294 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 196418, 10: 196418, 11: 0, 12: 75025, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4303 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 121393, 10: 196418, 11: 0, 12: 75025, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4308 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 317811, 10: 196418, 11: 0, 12: 75025, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4317 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 317811, 10: 196418, 11: 0, 12: 75025, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4326 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 317811, 10: 196418, 11: 0, 12: 75025, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 4332 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 317811, 10: 196418, 11: 0, 12: 75025, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 4337 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 4342 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 4000000, 10: 196418, 11: 0, 12: 196418, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 4346 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 4000000, 10: 196418, 11: 0, 12: 196418, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 4349 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 14328, 9: 4000000, 10: 196418, 11: 0, 12: 196418, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 4354 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 4000000, 10: 196418, 11: 0, 12: 196418, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 4359 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 60696, 10: 196418, 11: 0, 12: 196418, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4368 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 46368, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 60696, 10: 196418, 11: 0, 12: 196418, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 4373 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 60696, 10: 196418, 11: 0, 12: 196418, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 4378 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4387 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4396 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4405 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 60696, 10: 196418, 11: 0, 12: 196418, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4410 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 257114, 10: 196418, 11: 0, 12: 196418, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4419 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 257114, 10: 196418, 11: 0, 12: 196418, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4428 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 257114, 10: 196418, 11: 0, 12: 196418, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 4434 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 196418, 2: 28657, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 257114, 10: 196418, 11: 0, 12: 196418, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 4439 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 257114, 10: 196418, 11: 0, 12: 196418, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 4444 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4453 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4462 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 4468 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 4473 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4482 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4491 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 4497 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 196418, 2: 121393, 3: 28657, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 4502 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 317811, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 4507 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 317811, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4516 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 317811, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4525 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 196418, 2: 121393, 3: 317811, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 4531 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 196418, 2: 121393, 3: 317811, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 4534 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 196418, 2: 121393, 3: 317811, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 4539 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 4544 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4553 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 46368, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 4558 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 4563 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4572 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4581 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 196418, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4590 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 121393, 10: 196418, 11: 0, 12: 196418, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4595 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4604 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4613 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 196418, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 4618 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 317811, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 4623 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 4000000, 10: 196418, 11: 0, 12: 317811, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 4627 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 4000000, 10: 196418, 11: 0, 12: 317811, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 4630 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 4000000, 10: 196418, 11: 0, 12: 317811, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 4635 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 317811, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4644 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 75025, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 317811, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 4649 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 196418, 11: 0, 12: 317811, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 4654 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 317811, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4663 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 196418, 11: 0, 12: 317811, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4672 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 317811, 10: 317811, 11: 0, 12: 317811, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4681 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 196418, 10: 317811, 11: 0, 12: 317811, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4686 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4695 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4704 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 4710 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 121393, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 4715 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 4720 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4729 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 4734 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 317811, 10: 317811, 11: 0, 12: 317811, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4743 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 317811, 10: 317811, 11: 0, 12: 317811, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4752 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 317811, 10: 317811, 11: 0, 12: 317811, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4761 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4766 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 832040, 10: 317811, 11: 0, 12: 317811, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4775 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 832040, 10: 317811, 11: 0, 12: 317811, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4784 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 832040, 10: 317811, 11: 0, 12: 317811, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 4790 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 832040, 10: 317811, 11: 0, 12: 317811, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 4795 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4804 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 196418, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 4809 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 514229, 10: 317811, 11: 0, 12: 317811, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 4814 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 832040, 10: 317811, 11: 0, 12: 317811, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4823 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 832040, 10: 317811, 11: 0, 12: 317811, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4832 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 832040, 10: 832040, 11: 0, 12: 317811, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4841 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 514229, 10: 832040, 11: 0, 12: 317811, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4846 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 1346269, 10: 832040, 11: 0, 12: 317811, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4855 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 1346269, 10: 832040, 11: 0, 12: 317811, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4864 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 1346269, 10: 832040, 11: 0, 12: 317811, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 4870 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 1346269, 10: 832040, 11: 0, 12: 317811, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 4875 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 4880 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 4000000, 10: 832040, 11: 0, 12: 832040, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 4884 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 4000000, 10: 832040, 11: 0, 12: 832040, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 4887 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 60696, 9: 4000000, 10: 832040, 11: 0, 12: 832040, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 4892 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 4000000, 10: 832040, 11: 0, 12: 832040, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 4897 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 257114, 10: 832040, 11: 0, 12: 832040, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4906 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 196418, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 257114, 10: 832040, 11: 0, 12: 832040, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 4911 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 257114, 10: 832040, 11: 0, 12: 832040, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 4916 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4925 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 4934 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4943 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 257114, 10: 832040, 11: 0, 12: 832040, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 4948 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1089154, 10: 832040, 11: 0, 12: 832040, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4957 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1089154, 10: 832040, 11: 0, 12: 832040, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 4966 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1089154, 10: 832040, 11: 0, 12: 832040, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 4972 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 832040, 2: 121393, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1089154, 10: 832040, 11: 0, 12: 832040, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 4977 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1089154, 10: 832040, 11: 0, 12: 832040, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 4982 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 4991 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5000 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 5006 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 5011 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5020 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5029 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 5035 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 832040, 2: 514229, 3: 121393, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 5040 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 1346269, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 5045 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 1346269, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5054 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 1346269, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5063 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 832040, 2: 514229, 3: 1346269, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 5069 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 832040, 2: 514229, 3: 1346269, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 5072 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 832040, 2: 514229, 3: 1346269, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 5077 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 5082 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5091 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 196418, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 5096 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 5101 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5110 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5119 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 832040, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5128 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 514229, 10: 832040, 11: 0, 12: 832040, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 5133 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5142 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5151 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 832040, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 5156 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 1346269, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 5161 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 4000000, 10: 832040, 11: 0, 12: 1346269, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 5165 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 4000000, 10: 832040, 11: 0, 12: 1346269, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 5168 PC:  48  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 4000000, 10: 832040, 11: 0, 12: 1346269, 13: 48, 14: 47, 15: 4095} 	  ('48'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 5173 PC:  49  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 1346269, 13: 49, 14: 48, 15: 4095} 	  ('49'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5182 PC:  50  MEM_OUT: ['r5', 152] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 317811, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 1346269, 13: 50, 14: 4095, 15: 4094} 	  ('50'@Opcode.LD_ADDR:['r5', 152])
  DEBUG machine:simulation TICK: 5187 PC:  51  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 832040, 11: 0, 12: 1346269, 13: 51, 14: 152, 15: 4094} 	  ('51'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 5192 PC:  52  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 1346269, 13: 52, 14: 51, 15: 4094} 	  ('52'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5201 PC:  53  MEM_OUT: ['r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 832040, 11: 0, 12: 1346269, 13: 53, 14: 4094, 15: 4093} 	  ('53'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5210 PC:  54  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 1346269, 10: 1346269, 11: 0, 12: 1346269, 13: 54, 14: 4094, 15: 4094} 	  ('54'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5219 PC:  55  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 832040, 10: 1346269, 11: 0, 12: 1346269, 13: 55, 14: 4095, 15: 4095} 	  ('55'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 5224 PC:  56  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 56, 14: 55, 15: 4095} 	  ('56'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5233 PC:  57  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 57, 14: 4095, 15: 4094} 	  ('57'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5242 PC:  58  MEM_OUT: ['r9', 153] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 58, 14: 4095, 15: 4095} 	  ('58'@Opcode.ST_ADDR:['r9', 153])
  DEBUG machine:simulation TICK: 5248 PC:  59  MEM_OUT: ['r6', 153] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 514229, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 59, 14: 153, 15: 4095} 	  ('59'@Opcode.LD_ADDR:['r6', 153])
  DEBUG machine:simulation TICK: 5253 PC:  60  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 60, 14: 153, 15: 4095} 	  ('60'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 5258 PC:  61  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 61, 14: 60, 15: 4095} 	  ('61'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5267 PC:  62  MEM_OUT: ['r5', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 62, 14: 4095, 15: 4094} 	  ('62'@Opcode.MV:['r5', 'r9'])
  DEBUG machine:simulation TICK: 5272 PC:  63  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 1346269, 10: 1346269, 11: 0, 12: 1346269, 13: 63, 14: 62, 15: 4094} 	  ('63'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5281 PC:  64  MEM_OUT: ['r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 1346269, 10: 1346269, 11: 0, 12: 1346269, 13: 64, 14: 4094, 15: 4093} 	  ('64'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5290 PC:  65  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 1346269, 10: 1346269, 11: 0, 12: 1346269, 13: 65, 14: 4094, 15: 4094} 	  ('65'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5299 PC:  66  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 66, 14: 4095, 15: 4095} 	  ('66'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 5304 PC:  67  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 3524578, 10: 1346269, 11: 0, 12: 1346269, 13: 67, 14: 66, 15: 4095} 	  ('67'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5313 PC:  68  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 3524578, 10: 1346269, 11: 0, 12: 1346269, 13: 68, 14: 4095, 15: 4094} 	  ('68'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5322 PC:  69  MEM_OUT: ['r9', 154] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 3524578, 10: 1346269, 11: 0, 12: 1346269, 13: 69, 14: 4095, 15: 4095} 	  ('69'@Opcode.ST_ADDR:['r9', 154])
  DEBUG machine:simulation TICK: 5328 PC:  70  MEM_OUT: ['r6', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 3524578, 10: 1346269, 11: 0, 12: 1346269, 13: 70, 14: 154, 15: 4095} 	  ('70'@Opcode.MV:['r6', 'r9'])
  DEBUG machine:simulation TICK: 5333 PC:  71  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 71, 14: 70, 15: 4095} 	  ('71'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5342 PC:  72  MEM_OUT: ['r7', 154] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 832040, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 72, 14: 4095, 15: 4094} 	  ('72'@Opcode.LD_ADDR:['r7', 154])
  DEBUG machine:simulation TICK: 5347 PC:  73  MEM_OUT: ['r7', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 2178309, 10: 1346269, 11: 0, 12: 1346269, 13: 73, 14: 154, 15: 4094} 	  ('73'@Opcode.MV:['r7', 'r9'])
  DEBUG machine:simulation TICK: 5352 PC:  74  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 3524578, 10: 1346269, 11: 0, 12: 1346269, 13: 74, 14: 73, 15: 4094} 	  ('74'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5361 PC:  75  MEM_OUT: ['r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 3524578, 10: 1346269, 11: 0, 12: 1346269, 13: 75, 14: 4094, 15: 4093} 	  ('75'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5370 PC:  76  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 3524578, 10: 3524578, 11: 0, 12: 1346269, 13: 76, 14: 4094, 15: 4094} 	  ('76'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5379 PC:  77  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 2178309, 10: 3524578, 11: 0, 12: 1346269, 13: 77, 14: 4095, 15: 4095} 	  ('77'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 5384 PC:  78  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 5702887, 10: 3524578, 11: 0, 12: 1346269, 13: 78, 14: 77, 15: 4095} 	  ('78'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5393 PC:  79  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 5702887, 10: 3524578, 11: 0, 12: 1346269, 13: 79, 14: 4095, 15: 4094} 	  ('79'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5402 PC:  80  MEM_OUT: ['r9', 155] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 5702887, 10: 3524578, 11: 0, 12: 1346269, 13: 80, 14: 4095, 15: 4095} 	  ('80'@Opcode.ST_ADDR:['r9', 155])
  DEBUG machine:simulation TICK: 5408 PC:  81  MEM_OUT: ['r12', 154] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 5702887, 10: 3524578, 11: 0, 12: 1346269, 13: 81, 14: 155, 15: 4095} 	  ('81'@Opcode.LD_ADDR:['r12', 154])
  DEBUG machine:simulation TICK: 5413 PC:  82  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 82, 14: 154, 15: 4095} 	  ('82'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 5418 PC:  83  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 4000000, 10: 3524578, 11: 0, 12: 3524578, 13: 83, 14: 157, 15: 4095} 	  ('83'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 5422 PC:  84  MEM_OUT: [98] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 4000000, 10: 3524578, 11: 0, 12: 3524578, 13: 84, 14: 83, 15: 4095} 	  ('84'@Opcode.JGE:[98])
  DEBUG machine:simulation TICK: 5425 PC:  85  MEM_OUT: ['r8', 156] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 257114, 9: 4000000, 10: 3524578, 11: 0, 12: 3524578, 13: 85, 14: 84, 15: 4095} 	  ('85'@Opcode.LD_ADDR:['r8', 156])
  DEBUG machine:simulation TICK: 5430 PC:  86  MEM_OUT: ['r8', 'r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4000000, 10: 3524578, 11: 0, 12: 3524578, 13: 86, 14: 156, 15: 4095} 	  ('86'@Opcode.MV:['r8', 'r9'])
  DEBUG machine:simulation TICK: 5435 PC:  87  MEM_OUT: ['r9'] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 1089154, 10: 3524578, 11: 0, 12: 3524578, 13: 87, 14: 86, 15: 4095} 	  ('87'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5444 PC:  88  MEM_OUT: ['r1', 154] reg: {0: 0, 1: 832040, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 1089154, 10: 3524578, 11: 0, 12: 3524578, 13: 88, 14: 4095, 15: 4094} 	  ('88'@Opcode.LD_ADDR:['r1', 154])
  DEBUG machine:simulation TICK: 5449 PC:  89  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 1089154, 10: 3524578, 11: 0, 12: 3524578, 13: 89, 14: 154, 15: 4094} 	  ('89'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 5454 PC:  90  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 90, 14: 89, 15: 4094} 	  ('90'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5463 PC:  91  MEM_OUT: ['r10'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 91, 14: 4094, 15: 4093} 	  ('91'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5472 PC:  92  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 92, 14: 4094, 15: 4094} 	  ('92'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5481 PC:  93  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 1089154, 10: 3524578, 11: 0, 12: 3524578, 13: 93, 14: 4095, 15: 4095} 	  ('93'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 5486 PC:  94  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 3524578, 13: 94, 14: 93, 15: 4095} 	  ('94'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5495 PC:  95  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 3524578, 13: 95, 14: 4095, 15: 4094} 	  ('95'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5504 PC:  96  MEM_OUT: ['r9', 156] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 3524578, 13: 96, 14: 4095, 15: 4095} 	  ('96'@Opcode.ST_ADDR:['r9', 156])
  DEBUG machine:simulation TICK: 5510 PC:  97  MEM_OUT: ['r2', 153] reg: {0: 0, 1: 3524578, 2: 514229, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 3524578, 13: 97, 14: 156, 15: 4095} 	  ('97'@Opcode.LD_ADDR:['r2', 153])
  DEBUG machine:simulation TICK: 5515 PC:  98  MEM_OUT: ['r2', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 3524578, 13: 98, 14: 153, 15: 4095} 	  ('98'@Opcode.MV:['r2', 'r9'])
  DEBUG machine:simulation TICK: 5520 PC:  99  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 99, 14: 98, 15: 4095} 	  ('99'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5529 PC: 100  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 100, 14: 4095, 15: 4094} 	  ('100'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5538 PC: 101  MEM_OUT: ['r9', 150] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 101, 14: 4095, 15: 4095} 	  ('101'@Opcode.ST_ADDR:['r9', 150])
  DEBUG machine:simulation TICK: 5544 PC: 102  MEM_OUT: ['r1', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 102, 14: 150, 15: 4095} 	  ('102'@Opcode.MV:['r1', 'r9'])
  DEBUG machine:simulation TICK: 5549 PC: 103  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 103, 14: 102, 15: 4095} 	  ('103'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5558 PC: 104  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 104, 14: 4095, 15: 4094} 	  ('104'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5567 PC: 105  MEM_OUT: ['r9', 151] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 105, 14: 4095, 15: 4095} 	  ('105'@Opcode.ST_ADDR:['r9', 151])
  DEBUG machine:simulation TICK: 5573 PC: 106  MEM_OUT: ['r3', 155] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 514229, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 106, 14: 151, 15: 4095} 	  ('106'@Opcode.LD_ADDR:['r3', 155])
  DEBUG machine:simulation TICK: 5578 PC: 107  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 5702887, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 107, 14: 155, 15: 4095} 	  ('107'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 5583 PC: 108  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 5702887, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 108, 14: 107, 15: 4095} 	  ('108'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5592 PC: 109  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 5702887, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 109, 14: 4095, 15: 4094} 	  ('109'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5601 PC: 110  MEM_OUT: ['r9', 152] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 5702887, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 110, 14: 4095, 15: 4095} 	  ('110'@Opcode.ST_ADDR:['r9', 152])
  DEBUG machine:simulation TICK: 5607 PC: 111  MEM_OUT: [33] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 5702887, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 111, 14: 152, 15: 4095} 	  ('111'@Opcode.JUMP:[33])
  DEBUG machine:simulation TICK: 5610 PC:  33  MEM_OUT: ['r3', 150] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 5702887, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 33, 14: 111, 15: 4095} 	  ('33'@Opcode.LD_ADDR:['r3', 150])
  DEBUG machine:simulation TICK: 5615 PC:  34  MEM_OUT: ['r3', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 34, 14: 150, 15: 4095} 	  ('34'@Opcode.MV:['r3', 'r9'])
  DEBUG machine:simulation TICK: 5620 PC:  35  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 35, 14: 34, 15: 4095} 	  ('35'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5629 PC:  36  MEM_OUT: ['r4', 151] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 832040, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 36, 14: 4095, 15: 4094} 	  ('36'@Opcode.LD_ADDR:['r4', 151])
  DEBUG machine:simulation TICK: 5634 PC:  37  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 37, 14: 151, 15: 4094} 	  ('37'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 5639 PC:  38  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 38, 14: 37, 15: 4094} 	  ('38'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5648 PC:  39  MEM_OUT: ['r10'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 39, 14: 4094, 15: 4093} 	  ('39'@Opcode.POP:['r10'])
  DEBUG machine:simulation TICK: 5657 PC:  40  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 3524578, 10: 3524578, 11: 0, 12: 3524578, 13: 40, 14: 4094, 15: 4094} 	  ('40'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5666 PC:  41  MEM_OUT: ['r9', 'r10'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 2178309, 10: 3524578, 11: 0, 12: 3524578, 13: 41, 14: 4095, 15: 4095} 	  ('41'@Opcode.ADD:['r9', 'r10'])
  DEBUG machine:simulation TICK: 5671 PC:  42  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 42, 14: 41, 15: 4095} 	  ('42'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5680 PC:  43  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 43, 14: 4095, 15: 4094} 	  ('43'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5689 PC:  44  MEM_OUT: ['r9', 'r12'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 3524578, 13: 44, 14: 4095, 15: 4095} 	  ('44'@Opcode.MV:['r9', 'r12'])
  DEBUG machine:simulation TICK: 5694 PC:  45  MEM_OUT: ['r9', 157] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 5702887, 10: 3524578, 11: 0, 12: 5702887, 13: 45, 14: 44, 15: 4095} 	  ('45'@Opcode.LD_ADDR:['r9', 157])
  DEBUG machine:simulation TICK: 5699 PC:  46  MEM_OUT: ['r12', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4000000, 10: 3524578, 11: 0, 12: 5702887, 13: 46, 14: 157, 15: 4095} 	  ('46'@Opcode.CMP:['r12', 'r9'])
  DEBUG machine:simulation TICK: 5703 PC:  47  MEM_OUT: [112] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4000000, 10: 3524578, 11: 0, 12: 5702887, 13: 47, 14: 46, 15: 4095} 	  ('47'@Opcode.JGE:[112])
  DEBUG machine:simulation TICK: 5706 PC: 112  MEM_OUT: ['r4', 156] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 3524578, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4000000, 10: 3524578, 11: 0, 12: 5702887, 13: 112, 14: 47, 15: 4095} 	  ('112'@Opcode.LD_ADDR:['r4', 156])
  DEBUG machine:simulation TICK: 5711 PC: 113  MEM_OUT: ['r4', 'r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 4613732, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4000000, 10: 3524578, 11: 0, 12: 5702887, 13: 113, 14: 156, 15: 4095} 	  ('113'@Opcode.MV:['r4', 'r9'])
  DEBUG machine:simulation TICK: 5716 PC: 114  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 4613732, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 5702887, 13: 114, 14: 113, 15: 4095} 	  ('114'@Opcode.PUSH:['r9'])
  DEBUG machine:simulation TICK: 5725 PC: 115  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 4613732, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 5702887, 13: 115, 14: 4095, 15: 4094} 	  ('115'@Opcode.POP:['r9'])
  DEBUG machine:simulation TICK: 5734 PC: 116  MEM_OUT: ['r9'] reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 4613732, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 5702887, 13: 116, 14: 4095, 15: 4095} 	  ('116'@Opcode.PRINT_CHAR:['r9'])
  DEBUG machine:simulation TICK: 5739 PC: 117  MEM_OUT:  reg: {0: 0, 1: 3524578, 2: 2178309, 3: 2178309, 4: 4613732, 5: 1346269, 6: 2178309, 7: 3524578, 8: 1089154, 9: 4613732, 10: 3524578, 11: 0, 12: 5702887, 13: 117, 14: 116, 15: 4095} 	  ('117'@Opcode.HALT:)
  INFO machine:simulation output_buffer: ''
out_stdout: |
  ============================================================
  4613732

  instr_counter:  843 ticks: 5741
