# 512-Bit-Universal-Shift-Register-in-Verilog
512 Bit Universal Shift Register in Verilog using [Cadence SimVision &amp; RTL Compiler]
