
Self_Balancing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000844c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  080085e0  080085e0  000185e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088b0  080088b0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  080088b0  080088b0  000188b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088b8  080088b8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088b8  080088b8  000188b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088bc  080088bc  000188bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080088c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  200001e4  08008aa4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08008aa4  00020380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e6e3  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f9c  00000000  00000000  0002e8f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e50  00000000  00000000  00030898  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d58  00000000  00000000  000316e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021c17  00000000  00000000  00032440  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b593  00000000  00000000  00054057  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cbb05  00000000  00000000  0005f5ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012b0ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004964  00000000  00000000  0012b16c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080085c4 	.word	0x080085c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080085c4 	.word	0x080085c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_Init+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <HAL_Init+0x40>)
 8000f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <HAL_Init+0x40>)
 8000f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <HAL_Init+0x40>)
 8000faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f000 f92b 	bl	800120c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f000 f808 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fbc:	f003 fada 	bl	8004574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40023c00 	.word	0x40023c00

08000fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd4:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_InitTick+0x54>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_InitTick+0x58>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 f943 	bl	8001276 <HAL_SYSTICK_Config>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e00e      	b.n	8001018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b0f      	cmp	r3, #15
 8000ffe:	d80a      	bhi.n	8001016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001000:	2200      	movs	r2, #0
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001008:	f000 f90b 	bl	8001222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <HAL_InitTick+0x5c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000010 	.word	0x20000010
 8001024:	20000004 	.word	0x20000004
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001030:	4b06      	ldr	r3, [pc, #24]	; (800104c <HAL_IncTick+0x20>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_IncTick+0x24>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4413      	add	r3, r2
 800103c:	4a04      	ldr	r2, [pc, #16]	; (8001050 <HAL_IncTick+0x24>)
 800103e:	6013      	str	r3, [r2, #0]
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000004 	.word	0x20000004
 8001050:	2000022c 	.word	0x2000022c

08001054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return uwTick;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HAL_GetTick+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	2000022c 	.word	0x2000022c

0800106c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <__NVIC_SetPriorityGrouping+0x44>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001082:	68ba      	ldr	r2, [r7, #8]
 8001084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001088:	4013      	ands	r3, r2
 800108a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001094:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800109c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800109e:	4a04      	ldr	r2, [pc, #16]	; (80010b0 <__NVIC_SetPriorityGrouping+0x44>)
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	60d3      	str	r3, [r2, #12]
}
 80010a4:	bf00      	nop
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <__NVIC_GetPriorityGrouping+0x18>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	f003 0307 	and.w	r3, r3, #7
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	db0b      	blt.n	80010fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	f003 021f 	and.w	r2, r3, #31
 80010e8:	4907      	ldr	r1, [pc, #28]	; (8001108 <__NVIC_EnableIRQ+0x38>)
 80010ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ee:	095b      	lsrs	r3, r3, #5
 80010f0:	2001      	movs	r0, #1
 80010f2:	fa00 f202 	lsl.w	r2, r0, r2
 80010f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	e000e100 	.word	0xe000e100

0800110c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	6039      	str	r1, [r7, #0]
 8001116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111c:	2b00      	cmp	r3, #0
 800111e:	db0a      	blt.n	8001136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	b2da      	uxtb	r2, r3
 8001124:	490c      	ldr	r1, [pc, #48]	; (8001158 <__NVIC_SetPriority+0x4c>)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	0112      	lsls	r2, r2, #4
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	440b      	add	r3, r1
 8001130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001134:	e00a      	b.n	800114c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4908      	ldr	r1, [pc, #32]	; (800115c <__NVIC_SetPriority+0x50>)
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	f003 030f 	and.w	r3, r3, #15
 8001142:	3b04      	subs	r3, #4
 8001144:	0112      	lsls	r2, r2, #4
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	440b      	add	r3, r1
 800114a:	761a      	strb	r2, [r3, #24]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000e100 	.word	0xe000e100
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001160:	b480      	push	{r7}
 8001162:	b089      	sub	sp, #36	; 0x24
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	f1c3 0307 	rsb	r3, r3, #7
 800117a:	2b04      	cmp	r3, #4
 800117c:	bf28      	it	cs
 800117e:	2304      	movcs	r3, #4
 8001180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3304      	adds	r3, #4
 8001186:	2b06      	cmp	r3, #6
 8001188:	d902      	bls.n	8001190 <NVIC_EncodePriority+0x30>
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3b03      	subs	r3, #3
 800118e:	e000      	b.n	8001192 <NVIC_EncodePriority+0x32>
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43da      	mvns	r2, r3
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	401a      	ands	r2, r3
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	fa01 f303 	lsl.w	r3, r1, r3
 80011b2:	43d9      	mvns	r1, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b8:	4313      	orrs	r3, r2
         );
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3724      	adds	r7, #36	; 0x24
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011d8:	d301      	bcc.n	80011de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011da:	2301      	movs	r3, #1
 80011dc:	e00f      	b.n	80011fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011de:	4a0a      	ldr	r2, [pc, #40]	; (8001208 <SysTick_Config+0x40>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3b01      	subs	r3, #1
 80011e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011e6:	210f      	movs	r1, #15
 80011e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011ec:	f7ff ff8e 	bl	800110c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f0:	4b05      	ldr	r3, [pc, #20]	; (8001208 <SysTick_Config+0x40>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011f6:	4b04      	ldr	r3, [pc, #16]	; (8001208 <SysTick_Config+0x40>)
 80011f8:	2207      	movs	r2, #7
 80011fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	e000e010 	.word	0xe000e010

0800120c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff ff29 	bl	800106c <__NVIC_SetPriorityGrouping>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001222:	b580      	push	{r7, lr}
 8001224:	b086      	sub	sp, #24
 8001226:	af00      	add	r7, sp, #0
 8001228:	4603      	mov	r3, r0
 800122a:	60b9      	str	r1, [r7, #8]
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001234:	f7ff ff3e 	bl	80010b4 <__NVIC_GetPriorityGrouping>
 8001238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	68b9      	ldr	r1, [r7, #8]
 800123e:	6978      	ldr	r0, [r7, #20]
 8001240:	f7ff ff8e 	bl	8001160 <NVIC_EncodePriority>
 8001244:	4602      	mov	r2, r0
 8001246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124a:	4611      	mov	r1, r2
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff5d 	bl	800110c <__NVIC_SetPriority>
}
 8001252:	bf00      	nop
 8001254:	3718      	adds	r7, #24
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b082      	sub	sp, #8
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ff31 	bl	80010d0 <__NVIC_EnableIRQ>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff ffa2 	bl	80011c8 <SysTick_Config>
 8001284:	4603      	mov	r3, r0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001290:	b480      	push	{r7}
 8001292:	b089      	sub	sp, #36	; 0x24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
 80012aa:	e16b      	b.n	8001584 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012ac:	2201      	movs	r2, #1
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	697a      	ldr	r2, [r7, #20]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012c0:	693a      	ldr	r2, [r7, #16]
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	f040 815a 	bne.w	800157e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x4a>
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2b12      	cmp	r3, #18
 80012d8:	d123      	bne.n	8001322 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	08da      	lsrs	r2, r3, #3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	3208      	adds	r2, #8
 80012e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	220f      	movs	r2, #15
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	43db      	mvns	r3, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	691a      	ldr	r2, [r3, #16]
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	f003 0307 	and.w	r3, r3, #7
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	4313      	orrs	r3, r2
 8001312:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	08da      	lsrs	r2, r3, #3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3208      	adds	r2, #8
 800131c:	69b9      	ldr	r1, [r7, #24]
 800131e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	2203      	movs	r2, #3
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4013      	ands	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 0203 	and.w	r2, r3, #3
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4313      	orrs	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d00b      	beq.n	8001376 <HAL_GPIO_Init+0xe6>
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d007      	beq.n	8001376 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800136a:	2b11      	cmp	r3, #17
 800136c:	d003      	beq.n	8001376 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b12      	cmp	r3, #18
 8001374:	d130      	bne.n	80013d8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2203      	movs	r2, #3
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4013      	ands	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	68da      	ldr	r2, [r3, #12]
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4313      	orrs	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013ac:	2201      	movs	r2, #1
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	091b      	lsrs	r3, r3, #4
 80013c2:	f003 0201 	and.w	r2, r3, #1
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	2203      	movs	r2, #3
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43db      	mvns	r3, r3
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4013      	ands	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	689a      	ldr	r2, [r3, #8]
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	69ba      	ldr	r2, [r7, #24]
 80013fe:	4313      	orrs	r3, r2
 8001400:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 80b4 	beq.w	800157e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
 800141a:	4b5f      	ldr	r3, [pc, #380]	; (8001598 <HAL_GPIO_Init+0x308>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141e:	4a5e      	ldr	r2, [pc, #376]	; (8001598 <HAL_GPIO_Init+0x308>)
 8001420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001424:	6453      	str	r3, [r2, #68]	; 0x44
 8001426:	4b5c      	ldr	r3, [pc, #368]	; (8001598 <HAL_GPIO_Init+0x308>)
 8001428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001432:	4a5a      	ldr	r2, [pc, #360]	; (800159c <HAL_GPIO_Init+0x30c>)
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	089b      	lsrs	r3, r3, #2
 8001438:	3302      	adds	r3, #2
 800143a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	220f      	movs	r2, #15
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a51      	ldr	r2, [pc, #324]	; (80015a0 <HAL_GPIO_Init+0x310>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d02b      	beq.n	80014b6 <HAL_GPIO_Init+0x226>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a50      	ldr	r2, [pc, #320]	; (80015a4 <HAL_GPIO_Init+0x314>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d025      	beq.n	80014b2 <HAL_GPIO_Init+0x222>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a4f      	ldr	r2, [pc, #316]	; (80015a8 <HAL_GPIO_Init+0x318>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d01f      	beq.n	80014ae <HAL_GPIO_Init+0x21e>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a4e      	ldr	r2, [pc, #312]	; (80015ac <HAL_GPIO_Init+0x31c>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d019      	beq.n	80014aa <HAL_GPIO_Init+0x21a>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a4d      	ldr	r2, [pc, #308]	; (80015b0 <HAL_GPIO_Init+0x320>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d013      	beq.n	80014a6 <HAL_GPIO_Init+0x216>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a4c      	ldr	r2, [pc, #304]	; (80015b4 <HAL_GPIO_Init+0x324>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d00d      	beq.n	80014a2 <HAL_GPIO_Init+0x212>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a4b      	ldr	r2, [pc, #300]	; (80015b8 <HAL_GPIO_Init+0x328>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d007      	beq.n	800149e <HAL_GPIO_Init+0x20e>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <HAL_GPIO_Init+0x32c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d101      	bne.n	800149a <HAL_GPIO_Init+0x20a>
 8001496:	2307      	movs	r3, #7
 8001498:	e00e      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 800149a:	2308      	movs	r3, #8
 800149c:	e00c      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 800149e:	2306      	movs	r3, #6
 80014a0:	e00a      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 80014a2:	2305      	movs	r3, #5
 80014a4:	e008      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 80014a6:	2304      	movs	r3, #4
 80014a8:	e006      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 80014aa:	2303      	movs	r3, #3
 80014ac:	e004      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 80014ae:	2302      	movs	r3, #2
 80014b0:	e002      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <HAL_GPIO_Init+0x228>
 80014b6:	2300      	movs	r3, #0
 80014b8:	69fa      	ldr	r2, [r7, #28]
 80014ba:	f002 0203 	and.w	r2, r2, #3
 80014be:	0092      	lsls	r2, r2, #2
 80014c0:	4093      	lsls	r3, r2
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014c8:	4934      	ldr	r1, [pc, #208]	; (800159c <HAL_GPIO_Init+0x30c>)
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	089b      	lsrs	r3, r3, #2
 80014ce:	3302      	adds	r3, #2
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d6:	4b3a      	ldr	r3, [pc, #232]	; (80015c0 <HAL_GPIO_Init+0x330>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	43db      	mvns	r3, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4013      	ands	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014fa:	4a31      	ldr	r2, [pc, #196]	; (80015c0 <HAL_GPIO_Init+0x330>)
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001500:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <HAL_GPIO_Init+0x330>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	43db      	mvns	r3, r3
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	4013      	ands	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d003      	beq.n	8001524 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	4313      	orrs	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001524:	4a26      	ldr	r2, [pc, #152]	; (80015c0 <HAL_GPIO_Init+0x330>)
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800152a:	4b25      	ldr	r3, [pc, #148]	; (80015c0 <HAL_GPIO_Init+0x330>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	43db      	mvns	r3, r3
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	4013      	ands	r3, r2
 8001538:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	4313      	orrs	r3, r2
 800154c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800154e:	4a1c      	ldr	r2, [pc, #112]	; (80015c0 <HAL_GPIO_Init+0x330>)
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001554:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <HAL_GPIO_Init+0x330>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	43db      	mvns	r3, r3
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4013      	ands	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d003      	beq.n	8001578 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001578:	4a11      	ldr	r2, [pc, #68]	; (80015c0 <HAL_GPIO_Init+0x330>)
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3301      	adds	r3, #1
 8001582:	61fb      	str	r3, [r7, #28]
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	2b0f      	cmp	r3, #15
 8001588:	f67f ae90 	bls.w	80012ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800158c:	bf00      	nop
 800158e:	3724      	adds	r7, #36	; 0x24
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	40023800 	.word	0x40023800
 800159c:	40013800 	.word	0x40013800
 80015a0:	40020000 	.word	0x40020000
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020800 	.word	0x40020800
 80015ac:	40020c00 	.word	0x40020c00
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40021400 	.word	0x40021400
 80015b8:	40021800 	.word	0x40021800
 80015bc:	40021c00 	.word	0x40021c00
 80015c0:	40013c00 	.word	0x40013c00

080015c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	460b      	mov	r3, r1
 80015ce:	807b      	strh	r3, [r7, #2]
 80015d0:	4613      	mov	r3, r2
 80015d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015d4:	787b      	ldrb	r3, [r7, #1]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015da:	887a      	ldrh	r2, [r7, #2]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015e0:	e003      	b.n	80015ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015e2:	887b      	ldrh	r3, [r7, #2]
 80015e4:	041a      	lsls	r2, r3, #16
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	619a      	str	r2, [r3, #24]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
	...

080015f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e10f      	b.n	800182a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d106      	bne.n	8001624 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f002 fd58 	bl	80040d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2224      	movs	r2, #36	; 0x24
 8001628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 0201 	bic.w	r2, r2, #1
 800163a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800163c:	f001 fb14 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8001640:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	4a7b      	ldr	r2, [pc, #492]	; (8001834 <HAL_I2C_Init+0x23c>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d807      	bhi.n	800165c <HAL_I2C_Init+0x64>
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4a7a      	ldr	r2, [pc, #488]	; (8001838 <HAL_I2C_Init+0x240>)
 8001650:	4293      	cmp	r3, r2
 8001652:	bf94      	ite	ls
 8001654:	2301      	movls	r3, #1
 8001656:	2300      	movhi	r3, #0
 8001658:	b2db      	uxtb	r3, r3
 800165a:	e006      	b.n	800166a <HAL_I2C_Init+0x72>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4a77      	ldr	r2, [pc, #476]	; (800183c <HAL_I2C_Init+0x244>)
 8001660:	4293      	cmp	r3, r2
 8001662:	bf94      	ite	ls
 8001664:	2301      	movls	r3, #1
 8001666:	2300      	movhi	r3, #0
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e0db      	b.n	800182a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4a72      	ldr	r2, [pc, #456]	; (8001840 <HAL_I2C_Init+0x248>)
 8001676:	fba2 2303 	umull	r2, r3, r2, r3
 800167a:	0c9b      	lsrs	r3, r3, #18
 800167c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	430a      	orrs	r2, r1
 8001690:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6a1b      	ldr	r3, [r3, #32]
 8001698:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4a64      	ldr	r2, [pc, #400]	; (8001834 <HAL_I2C_Init+0x23c>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d802      	bhi.n	80016ac <HAL_I2C_Init+0xb4>
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	3301      	adds	r3, #1
 80016aa:	e009      	b.n	80016c0 <HAL_I2C_Init+0xc8>
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80016b2:	fb02 f303 	mul.w	r3, r2, r3
 80016b6:	4a63      	ldr	r2, [pc, #396]	; (8001844 <HAL_I2C_Init+0x24c>)
 80016b8:	fba2 2303 	umull	r2, r3, r2, r3
 80016bc:	099b      	lsrs	r3, r3, #6
 80016be:	3301      	adds	r3, #1
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	430b      	orrs	r3, r1
 80016c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80016d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	4956      	ldr	r1, [pc, #344]	; (8001834 <HAL_I2C_Init+0x23c>)
 80016dc:	428b      	cmp	r3, r1
 80016de:	d80d      	bhi.n	80016fc <HAL_I2C_Init+0x104>
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	1e59      	subs	r1, r3, #1
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016f4:	2b04      	cmp	r3, #4
 80016f6:	bf38      	it	cc
 80016f8:	2304      	movcc	r3, #4
 80016fa:	e04f      	b.n	800179c <HAL_I2C_Init+0x1a4>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d111      	bne.n	8001728 <HAL_I2C_Init+0x130>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	1e58      	subs	r0, r3, #1
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6859      	ldr	r1, [r3, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	440b      	add	r3, r1
 8001712:	fbb0 f3f3 	udiv	r3, r0, r3
 8001716:	3301      	adds	r3, #1
 8001718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800171c:	2b00      	cmp	r3, #0
 800171e:	bf0c      	ite	eq
 8001720:	2301      	moveq	r3, #1
 8001722:	2300      	movne	r3, #0
 8001724:	b2db      	uxtb	r3, r3
 8001726:	e012      	b.n	800174e <HAL_I2C_Init+0x156>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	1e58      	subs	r0, r3, #1
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6859      	ldr	r1, [r3, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	0099      	lsls	r1, r3, #2
 8001738:	440b      	add	r3, r1
 800173a:	fbb0 f3f3 	udiv	r3, r0, r3
 800173e:	3301      	adds	r3, #1
 8001740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001744:	2b00      	cmp	r3, #0
 8001746:	bf0c      	ite	eq
 8001748:	2301      	moveq	r3, #1
 800174a:	2300      	movne	r3, #0
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_I2C_Init+0x15e>
 8001752:	2301      	movs	r3, #1
 8001754:	e022      	b.n	800179c <HAL_I2C_Init+0x1a4>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10e      	bne.n	800177c <HAL_I2C_Init+0x184>
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	1e58      	subs	r0, r3, #1
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6859      	ldr	r1, [r3, #4]
 8001766:	460b      	mov	r3, r1
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	440b      	add	r3, r1
 800176c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001770:	3301      	adds	r3, #1
 8001772:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001776:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800177a:	e00f      	b.n	800179c <HAL_I2C_Init+0x1a4>
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	1e58      	subs	r0, r3, #1
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6859      	ldr	r1, [r3, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	440b      	add	r3, r1
 800178a:	0099      	lsls	r1, r3, #2
 800178c:	440b      	add	r3, r1
 800178e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001792:	3301      	adds	r3, #1
 8001794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001798:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	6809      	ldr	r1, [r1, #0]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69da      	ldr	r2, [r3, #28]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a1b      	ldr	r3, [r3, #32]
 80017b6:	431a      	orrs	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80017ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6911      	ldr	r1, [r2, #16]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	68d2      	ldr	r2, [r2, #12]
 80017d6:	4311      	orrs	r1, r2
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	430b      	orrs	r3, r1
 80017de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695a      	ldr	r2, [r3, #20]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	431a      	orrs	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	430a      	orrs	r2, r1
 80017fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 0201 	orr.w	r2, r2, #1
 800180a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2220      	movs	r2, #32
 8001816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	000186a0 	.word	0x000186a0
 8001838:	001e847f 	.word	0x001e847f
 800183c:	003d08ff 	.word	0x003d08ff
 8001840:	431bde83 	.word	0x431bde83
 8001844:	10624dd3 	.word	0x10624dd3

08001848 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af02      	add	r7, sp, #8
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	461a      	mov	r2, r3
 8001854:	460b      	mov	r3, r1
 8001856:	817b      	strh	r3, [r7, #10]
 8001858:	4613      	mov	r3, r2
 800185a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800185c:	f7ff fbfa 	bl	8001054 <HAL_GetTick>
 8001860:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b20      	cmp	r3, #32
 800186c:	f040 80e0 	bne.w	8001a30 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	9300      	str	r3, [sp, #0]
 8001874:	2319      	movs	r3, #25
 8001876:	2201      	movs	r2, #1
 8001878:	4970      	ldr	r1, [pc, #448]	; (8001a3c <HAL_I2C_Master_Transmit+0x1f4>)
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f000 fc34 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001886:	2302      	movs	r3, #2
 8001888:	e0d3      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001890:	2b01      	cmp	r3, #1
 8001892:	d101      	bne.n	8001898 <HAL_I2C_Master_Transmit+0x50>
 8001894:	2302      	movs	r3, #2
 8001896:	e0cc      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1ea>
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d007      	beq.n	80018be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f042 0201 	orr.w	r2, r2, #1
 80018bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2221      	movs	r2, #33	; 0x21
 80018d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2210      	movs	r2, #16
 80018da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	893a      	ldrh	r2, [r7, #8]
 80018ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	4a50      	ldr	r2, [pc, #320]	; (8001a40 <HAL_I2C_Master_Transmit+0x1f8>)
 80018fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001900:	8979      	ldrh	r1, [r7, #10]
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	6a3a      	ldr	r2, [r7, #32]
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f000 fac2 	bl	8001e90 <I2C_MasterRequestWrite>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e08d      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800192c:	e066      	b.n	80019fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	6a39      	ldr	r1, [r7, #32]
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f000 fcae 	bl	8002294 <I2C_WaitOnTXEFlagUntilTimeout>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00d      	beq.n	800195a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	2b04      	cmp	r3, #4
 8001944:	d107      	bne.n	8001956 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001954:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e06b      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195e:	781a      	ldrb	r2, [r3, #0]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196a:	1c5a      	adds	r2, r3, #1
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001974:	b29b      	uxth	r3, r3
 8001976:	3b01      	subs	r3, #1
 8001978:	b29a      	uxth	r2, r3
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001982:	3b01      	subs	r3, #1
 8001984:	b29a      	uxth	r2, r3
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	695b      	ldr	r3, [r3, #20]
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	2b04      	cmp	r3, #4
 8001996:	d11b      	bne.n	80019d0 <HAL_I2C_Master_Transmit+0x188>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199c:	2b00      	cmp	r3, #0
 800199e:	d017      	beq.n	80019d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a4:	781a      	ldrb	r2, [r3, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29a      	uxth	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c8:	3b01      	subs	r3, #1
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019d0:	697a      	ldr	r2, [r7, #20]
 80019d2:	6a39      	ldr	r1, [r7, #32]
 80019d4:	68f8      	ldr	r0, [r7, #12]
 80019d6:	f000 fc9e 	bl	8002316 <I2C_WaitOnBTFFlagUntilTimeout>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d00d      	beq.n	80019fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d107      	bne.n	80019f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e01a      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d194      	bne.n	800192e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2220      	movs	r2, #32
 8001a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e000      	b.n	8001a32 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001a30:	2302      	movs	r3, #2
  }
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	00100002 	.word	0x00100002
 8001a40:	ffff0000 	.word	0xffff0000

08001a44 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	; 0x30
 8001a48:	af02      	add	r7, sp, #8
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	607a      	str	r2, [r7, #4]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	460b      	mov	r3, r1
 8001a52:	817b      	strh	r3, [r7, #10]
 8001a54:	4613      	mov	r3, r2
 8001a56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a58:	f7ff fafc 	bl	8001054 <HAL_GetTick>
 8001a5c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b20      	cmp	r3, #32
 8001a68:	f040 820b 	bne.w	8001e82 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	2319      	movs	r3, #25
 8001a72:	2201      	movs	r2, #1
 8001a74:	497c      	ldr	r1, [pc, #496]	; (8001c68 <HAL_I2C_Master_Receive+0x224>)
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f000 fb36 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001a82:	2302      	movs	r3, #2
 8001a84:	e1fe      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_I2C_Master_Receive+0x50>
 8001a90:	2302      	movs	r3, #2
 8001a92:	e1f7      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d007      	beq.n	8001aba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f042 0201 	orr.w	r2, r2, #1
 8001ab8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ac8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2222      	movs	r2, #34	; 0x22
 8001ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2210      	movs	r2, #16
 8001ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2200      	movs	r2, #0
 8001ade:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	893a      	ldrh	r2, [r7, #8]
 8001aea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4a5c      	ldr	r2, [pc, #368]	; (8001c6c <HAL_I2C_Master_Receive+0x228>)
 8001afa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001afc:	8979      	ldrh	r1, [r7, #10]
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 fa3a 	bl	8001f7c <I2C_MasterRequestRead>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e1b8      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d113      	bne.n	8001b42 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	623b      	str	r3, [r7, #32]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	623b      	str	r3, [r7, #32]
 8001b2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	e18c      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d11b      	bne.n	8001b82 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	61fb      	str	r3, [r7, #28]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	61fb      	str	r3, [r7, #28]
 8001b6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	e16c      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d11b      	bne.n	8001bc2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ba8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001baa:	2300      	movs	r3, #0
 8001bac:	61bb      	str	r3, [r7, #24]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	61bb      	str	r3, [r7, #24]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	61bb      	str	r3, [r7, #24]
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	e14c      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001bd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	617b      	str	r3, [r7, #20]
 8001be6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001be8:	e138      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	f200 80f1 	bhi.w	8001dd6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d123      	bne.n	8001c44 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bfe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	f000 fbc9 	bl	8002398 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e139      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	691a      	ldr	r2, [r3, #16]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c2c:	3b01      	subs	r3, #1
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001c42:	e10b      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d14e      	bne.n	8001cea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c52:	2200      	movs	r2, #0
 8001c54:	4906      	ldr	r1, [pc, #24]	; (8001c70 <HAL_I2C_Master_Receive+0x22c>)
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f000 fa46 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d008      	beq.n	8001c74 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e10e      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
 8001c66:	bf00      	nop
 8001c68:	00100002 	.word	0x00100002
 8001c6c:	ffff0000 	.word	0xffff0000
 8001c70:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	691a      	ldr	r2, [r3, #16]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c96:	1c5a      	adds	r2, r3, #1
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001ce8:	e0b8      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4966      	ldr	r1, [pc, #408]	; (8001e8c <HAL_I2C_Master_Receive+0x448>)
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 f9f7 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0bf      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	691a      	ldr	r2, [r3, #16]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d30:	3b01      	subs	r3, #1
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	494f      	ldr	r1, [pc, #316]	; (8001e8c <HAL_I2C_Master_Receive+0x448>)
 8001d50:	68f8      	ldr	r0, [r7, #12]
 8001d52:	f000 f9c9 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e091      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	691a      	ldr	r2, [r3, #16]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	1c5a      	adds	r2, r3, #1
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	b29a      	uxth	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	691a      	ldr	r2, [r3, #16]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001dd4:	e042      	b.n	8001e5c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f000 fadc 	bl	8002398 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e04c      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	691a      	ldr	r2, [r3, #16]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df4:	b2d2      	uxtb	r2, r2
 8001df6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfc:	1c5a      	adds	r2, r3, #1
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e06:	3b01      	subs	r3, #1
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	3b01      	subs	r3, #1
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d118      	bne.n	8001e5c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	691a      	ldr	r2, [r3, #16]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	3b01      	subs	r3, #1
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f47f aec2 	bne.w	8001bea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	e000      	b.n	8001e84 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001e82:	2302      	movs	r3, #2
  }
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3728      	adds	r7, #40	; 0x28
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	00010004 	.word	0x00010004

08001e90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b088      	sub	sp, #32
 8001e94:	af02      	add	r7, sp, #8
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d006      	beq.n	8001eba <I2C_MasterRequestWrite+0x2a>
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d003      	beq.n	8001eba <I2C_MasterRequestWrite+0x2a>
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001eb8:	d108      	bne.n	8001ecc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e00b      	b.n	8001ee4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed0:	2b12      	cmp	r3, #18
 8001ed2:	d107      	bne.n	8001ee4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ee2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f000 f8f9 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e035      	b.n	8001f6c <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	691b      	ldr	r3, [r3, #16]
 8001f04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f08:	d108      	bne.n	8001f1c <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f0a:	897b      	ldrh	r3, [r7, #10]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001f18:	611a      	str	r2, [r3, #16]
 8001f1a:	e01b      	b.n	8001f54 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f1c:	897b      	ldrh	r3, [r7, #10]
 8001f1e:	11db      	asrs	r3, r3, #7
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	f003 0306 	and.w	r3, r3, #6
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	f063 030f 	orn	r3, r3, #15
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	490e      	ldr	r1, [pc, #56]	; (8001f74 <I2C_MasterRequestWrite+0xe4>)
 8001f3a:	68f8      	ldr	r0, [r7, #12]
 8001f3c:	f000 f92b 	bl	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e010      	b.n	8001f6c <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f4a:	897b      	ldrh	r3, [r7, #10]
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	4907      	ldr	r1, [pc, #28]	; (8001f78 <I2C_MasterRequestWrite+0xe8>)
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f000 f91b 	bl	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	00010008 	.word	0x00010008
 8001f78:	00010002 	.word	0x00010002

08001f7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af02      	add	r7, sp, #8
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	607a      	str	r2, [r7, #4]
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001fa0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	d006      	beq.n	8001fb6 <I2C_MasterRequestRead+0x3a>
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d003      	beq.n	8001fb6 <I2C_MasterRequestRead+0x3a>
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001fb4:	d108      	bne.n	8001fc8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fc4:	601a      	str	r2, [r3, #0]
 8001fc6:	e00b      	b.n	8001fe0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fcc:	2b11      	cmp	r3, #17
 8001fce:	d107      	bne.n	8001fe0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fde:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f000 f87b 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e06d      	b.n	80020d8 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002004:	d108      	bne.n	8002018 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002006:	897b      	ldrh	r3, [r7, #10]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	b2da      	uxtb	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	611a      	str	r2, [r3, #16]
 8002016:	e053      	b.n	80020c0 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002018:	897b      	ldrh	r3, [r7, #10]
 800201a:	11db      	asrs	r3, r3, #7
 800201c:	b2db      	uxtb	r3, r3
 800201e:	f003 0306 	and.w	r3, r3, #6
 8002022:	b2db      	uxtb	r3, r3
 8002024:	f063 030f 	orn	r3, r3, #15
 8002028:	b2da      	uxtb	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	492a      	ldr	r1, [pc, #168]	; (80020e0 <I2C_MasterRequestRead+0x164>)
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f000 f8ad 	bl	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e048      	b.n	80020d8 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002046:	897b      	ldrh	r3, [r7, #10]
 8002048:	b2da      	uxtb	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	4923      	ldr	r1, [pc, #140]	; (80020e4 <I2C_MasterRequestRead+0x168>)
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 f89d 	bl	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e038      	b.n	80020d8 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	695b      	ldr	r3, [r3, #20]
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800208a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 f825 	bl	80020e8 <I2C_WaitOnFlagUntilTimeout>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e017      	b.n	80020d8 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80020a8:	897b      	ldrh	r3, [r7, #10]
 80020aa:	11db      	asrs	r3, r3, #7
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f003 0306 	and.w	r3, r3, #6
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	f063 030e 	orn	r3, r3, #14
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	4907      	ldr	r1, [pc, #28]	; (80020e4 <I2C_MasterRequestRead+0x168>)
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f000 f865 	bl	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e000      	b.n	80020d8 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	00010008 	.word	0x00010008
 80020e4:	00010002 	.word	0x00010002

080020e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	4613      	mov	r3, r2
 80020f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020f8:	e025      	b.n	8002146 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002100:	d021      	beq.n	8002146 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002102:	f7fe ffa7 	bl	8001054 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	429a      	cmp	r2, r3
 8002110:	d302      	bcc.n	8002118 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d116      	bne.n	8002146 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	f043 0220 	orr.w	r2, r3, #32
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e023      	b.n	800218e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	0c1b      	lsrs	r3, r3, #16
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b01      	cmp	r3, #1
 800214e:	d10d      	bne.n	800216c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	43da      	mvns	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	4013      	ands	r3, r2
 800215c:	b29b      	uxth	r3, r3
 800215e:	2b00      	cmp	r3, #0
 8002160:	bf0c      	ite	eq
 8002162:	2301      	moveq	r3, #1
 8002164:	2300      	movne	r3, #0
 8002166:	b2db      	uxtb	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	e00c      	b.n	8002186 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	4013      	ands	r3, r2
 8002178:	b29b      	uxth	r3, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	bf0c      	ite	eq
 800217e:	2301      	moveq	r3, #1
 8002180:	2300      	movne	r3, #0
 8002182:	b2db      	uxtb	r3, r3
 8002184:	461a      	mov	r2, r3
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	429a      	cmp	r2, r3
 800218a:	d0b6      	beq.n	80020fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b084      	sub	sp, #16
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
 80021a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80021a4:	e051      	b.n	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	695b      	ldr	r3, [r3, #20]
 80021ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021b4:	d123      	bne.n	80021fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2200      	movs	r2, #0
 80021d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2220      	movs	r2, #32
 80021da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f043 0204 	orr.w	r2, r3, #4
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e046      	b.n	800228c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002204:	d021      	beq.n	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002206:	f7fe ff25 	bl	8001054 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	d302      	bcc.n	800221c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d116      	bne.n	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2220      	movs	r2, #32
 8002226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f043 0220 	orr.w	r2, r3, #32
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e020      	b.n	800228c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	0c1b      	lsrs	r3, r3, #16
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d10c      	bne.n	800226e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	43da      	mvns	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	4013      	ands	r3, r2
 8002260:	b29b      	uxth	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	bf14      	ite	ne
 8002266:	2301      	movne	r3, #1
 8002268:	2300      	moveq	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	e00b      	b.n	8002286 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	43da      	mvns	r2, r3
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	4013      	ands	r3, r2
 800227a:	b29b      	uxth	r3, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	bf14      	ite	ne
 8002280:	2301      	movne	r3, #1
 8002282:	2300      	moveq	r3, #0
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d18d      	bne.n	80021a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022a0:	e02d      	b.n	80022fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 f8ce 	bl	8002444 <I2C_IsAcknowledgeFailed>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e02d      	b.n	800230e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022b8:	d021      	beq.n	80022fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ba:	f7fe fecb 	bl	8001054 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d302      	bcc.n	80022d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d116      	bne.n	80022fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2220      	movs	r2, #32
 80022da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	f043 0220 	orr.w	r2, r3, #32
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e007      	b.n	800230e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002308:	2b80      	cmp	r3, #128	; 0x80
 800230a:	d1ca      	bne.n	80022a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b084      	sub	sp, #16
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002322:	e02d      	b.n	8002380 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f000 f88d 	bl	8002444 <I2C_IsAcknowledgeFailed>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e02d      	b.n	8002390 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800233a:	d021      	beq.n	8002380 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800233c:	f7fe fe8a 	bl	8001054 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	429a      	cmp	r2, r3
 800234a:	d302      	bcc.n	8002352 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d116      	bne.n	8002380 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2200      	movs	r2, #0
 8002356:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2220      	movs	r2, #32
 800235c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236c:	f043 0220 	orr.w	r2, r3, #32
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e007      	b.n	8002390 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b04      	cmp	r3, #4
 800238c:	d1ca      	bne.n	8002324 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80023a4:	e042      	b.n	800242c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d119      	bne.n	80023e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0210 	mvn.w	r2, #16
 80023bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2200      	movs	r2, #0
 80023c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e029      	b.n	800243c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e8:	f7fe fe34 	bl	8001054 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d302      	bcc.n	80023fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d116      	bne.n	800242c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2220      	movs	r2, #32
 8002408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	f043 0220 	orr.w	r2, r3, #32
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e007      	b.n	800243c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002436:	2b40      	cmp	r3, #64	; 0x40
 8002438:	d1b5      	bne.n	80023a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002456:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800245a:	d11b      	bne.n	8002494 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002464:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2220      	movs	r2, #32
 8002470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	f043 0204 	orr.w	r2, r3, #4
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e000      	b.n	8002496 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e22d      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d075      	beq.n	80025ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024c2:	4ba3      	ldr	r3, [pc, #652]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 030c 	and.w	r3, r3, #12
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d00c      	beq.n	80024e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ce:	4ba0      	ldr	r3, [pc, #640]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d112      	bne.n	8002500 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024da:	4b9d      	ldr	r3, [pc, #628]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024e6:	d10b      	bne.n	8002500 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e8:	4b99      	ldr	r3, [pc, #612]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d05b      	beq.n	80025ac <HAL_RCC_OscConfig+0x108>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d157      	bne.n	80025ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e208      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002508:	d106      	bne.n	8002518 <HAL_RCC_OscConfig+0x74>
 800250a:	4b91      	ldr	r3, [pc, #580]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a90      	ldr	r2, [pc, #576]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002514:	6013      	str	r3, [r2, #0]
 8002516:	e01d      	b.n	8002554 <HAL_RCC_OscConfig+0xb0>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002520:	d10c      	bne.n	800253c <HAL_RCC_OscConfig+0x98>
 8002522:	4b8b      	ldr	r3, [pc, #556]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a8a      	ldr	r2, [pc, #552]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002528:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b88      	ldr	r3, [pc, #544]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a87      	ldr	r2, [pc, #540]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e00b      	b.n	8002554 <HAL_RCC_OscConfig+0xb0>
 800253c:	4b84      	ldr	r3, [pc, #528]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a83      	ldr	r2, [pc, #524]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b81      	ldr	r3, [pc, #516]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a80      	ldr	r2, [pc, #512]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 800254e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d013      	beq.n	8002584 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255c:	f7fe fd7a 	bl	8001054 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002564:	f7fe fd76 	bl	8001054 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	; 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e1cd      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002576:	4b76      	ldr	r3, [pc, #472]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0xc0>
 8002582:	e014      	b.n	80025ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002584:	f7fe fd66 	bl	8001054 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800258c:	f7fe fd62 	bl	8001054 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b64      	cmp	r3, #100	; 0x64
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e1b9      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800259e:	4b6c      	ldr	r3, [pc, #432]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0xe8>
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d063      	beq.n	8002682 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ba:	4b65      	ldr	r3, [pc, #404]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00b      	beq.n	80025de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025c6:	4b62      	ldr	r3, [pc, #392]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ce:	2b08      	cmp	r3, #8
 80025d0:	d11c      	bne.n	800260c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d2:	4b5f      	ldr	r3, [pc, #380]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d116      	bne.n	800260c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025de:	4b5c      	ldr	r3, [pc, #368]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <HAL_RCC_OscConfig+0x152>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d001      	beq.n	80025f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e18d      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f6:	4b56      	ldr	r3, [pc, #344]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4952      	ldr	r1, [pc, #328]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002606:	4313      	orrs	r3, r2
 8002608:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260a:	e03a      	b.n	8002682 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d020      	beq.n	8002656 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002614:	4b4f      	ldr	r3, [pc, #316]	; (8002754 <HAL_RCC_OscConfig+0x2b0>)
 8002616:	2201      	movs	r2, #1
 8002618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261a:	f7fe fd1b 	bl	8001054 <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002620:	e008      	b.n	8002634 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002622:	f7fe fd17 	bl	8001054 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e16e      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002634:	4b46      	ldr	r3, [pc, #280]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f0      	beq.n	8002622 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002640:	4b43      	ldr	r3, [pc, #268]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4940      	ldr	r1, [pc, #256]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002650:	4313      	orrs	r3, r2
 8002652:	600b      	str	r3, [r1, #0]
 8002654:	e015      	b.n	8002682 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002656:	4b3f      	ldr	r3, [pc, #252]	; (8002754 <HAL_RCC_OscConfig+0x2b0>)
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7fe fcfa 	bl	8001054 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002664:	f7fe fcf6 	bl	8001054 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e14d      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002676:	4b36      	ldr	r3, [pc, #216]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f0      	bne.n	8002664 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0308 	and.w	r3, r3, #8
 800268a:	2b00      	cmp	r3, #0
 800268c:	d030      	beq.n	80026f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d016      	beq.n	80026c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002696:	4b30      	ldr	r3, [pc, #192]	; (8002758 <HAL_RCC_OscConfig+0x2b4>)
 8002698:	2201      	movs	r2, #1
 800269a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe fcda 	bl	8001054 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe fcd6 	bl	8001054 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e12d      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b6:	4b26      	ldr	r3, [pc, #152]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x200>
 80026c2:	e015      	b.n	80026f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c4:	4b24      	ldr	r3, [pc, #144]	; (8002758 <HAL_RCC_OscConfig+0x2b4>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ca:	f7fe fcc3 	bl	8001054 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d2:	f7fe fcbf 	bl	8001054 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e116      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026e4:	4b1a      	ldr	r3, [pc, #104]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 80026e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1f0      	bne.n	80026d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0304 	and.w	r3, r3, #4
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 80a0 	beq.w	800283e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026fe:	2300      	movs	r3, #0
 8002700:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002702:	4b13      	ldr	r3, [pc, #76]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10f      	bne.n	800272e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	4a0e      	ldr	r2, [pc, #56]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800271c:	6413      	str	r3, [r2, #64]	; 0x40
 800271e:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <HAL_RCC_OscConfig+0x2ac>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800272a:	2301      	movs	r3, #1
 800272c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272e:	4b0b      	ldr	r3, [pc, #44]	; (800275c <HAL_RCC_OscConfig+0x2b8>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002736:	2b00      	cmp	r3, #0
 8002738:	d121      	bne.n	800277e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273a:	4b08      	ldr	r3, [pc, #32]	; (800275c <HAL_RCC_OscConfig+0x2b8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a07      	ldr	r2, [pc, #28]	; (800275c <HAL_RCC_OscConfig+0x2b8>)
 8002740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002746:	f7fe fc85 	bl	8001054 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274c:	e011      	b.n	8002772 <HAL_RCC_OscConfig+0x2ce>
 800274e:	bf00      	nop
 8002750:	40023800 	.word	0x40023800
 8002754:	42470000 	.word	0x42470000
 8002758:	42470e80 	.word	0x42470e80
 800275c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002760:	f7fe fc78 	bl	8001054 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b02      	cmp	r3, #2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e0cf      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002772:	4b6a      	ldr	r3, [pc, #424]	; (800291c <HAL_RCC_OscConfig+0x478>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277a:	2b00      	cmp	r3, #0
 800277c:	d0f0      	beq.n	8002760 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d106      	bne.n	8002794 <HAL_RCC_OscConfig+0x2f0>
 8002786:	4b66      	ldr	r3, [pc, #408]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278a:	4a65      	ldr	r2, [pc, #404]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	6713      	str	r3, [r2, #112]	; 0x70
 8002792:	e01c      	b.n	80027ce <HAL_RCC_OscConfig+0x32a>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b05      	cmp	r3, #5
 800279a:	d10c      	bne.n	80027b6 <HAL_RCC_OscConfig+0x312>
 800279c:	4b60      	ldr	r3, [pc, #384]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 800279e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a0:	4a5f      	ldr	r2, [pc, #380]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027a2:	f043 0304 	orr.w	r3, r3, #4
 80027a6:	6713      	str	r3, [r2, #112]	; 0x70
 80027a8:	4b5d      	ldr	r3, [pc, #372]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ac:	4a5c      	ldr	r2, [pc, #368]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	6713      	str	r3, [r2, #112]	; 0x70
 80027b4:	e00b      	b.n	80027ce <HAL_RCC_OscConfig+0x32a>
 80027b6:	4b5a      	ldr	r3, [pc, #360]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ba:	4a59      	ldr	r2, [pc, #356]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027bc:	f023 0301 	bic.w	r3, r3, #1
 80027c0:	6713      	str	r3, [r2, #112]	; 0x70
 80027c2:	4b57      	ldr	r3, [pc, #348]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c6:	4a56      	ldr	r2, [pc, #344]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027c8:	f023 0304 	bic.w	r3, r3, #4
 80027cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d015      	beq.n	8002802 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d6:	f7fe fc3d 	bl	8001054 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027dc:	e00a      	b.n	80027f4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027de:	f7fe fc39 	bl	8001054 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e08e      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f4:	4b4a      	ldr	r3, [pc, #296]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80027f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0ee      	beq.n	80027de <HAL_RCC_OscConfig+0x33a>
 8002800:	e014      	b.n	800282c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002802:	f7fe fc27 	bl	8001054 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002808:	e00a      	b.n	8002820 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800280a:	f7fe fc23 	bl	8001054 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	f241 3288 	movw	r2, #5000	; 0x1388
 8002818:	4293      	cmp	r3, r2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e078      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002820:	4b3f      	ldr	r3, [pc, #252]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 8002822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1ee      	bne.n	800280a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800282c:	7dfb      	ldrb	r3, [r7, #23]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d105      	bne.n	800283e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002832:	4b3b      	ldr	r3, [pc, #236]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	4a3a      	ldr	r2, [pc, #232]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 8002838:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800283c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d064      	beq.n	8002910 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002846:	4b36      	ldr	r3, [pc, #216]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 030c 	and.w	r3, r3, #12
 800284e:	2b08      	cmp	r3, #8
 8002850:	d05c      	beq.n	800290c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	2b02      	cmp	r3, #2
 8002858:	d141      	bne.n	80028de <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b32      	ldr	r3, [pc, #200]	; (8002924 <HAL_RCC_OscConfig+0x480>)
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7fe fbf8 	bl	8001054 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002868:	f7fe fbf4 	bl	8001054 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e04b      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287a:	4b29      	ldr	r3, [pc, #164]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69da      	ldr	r2, [r3, #28]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002894:	019b      	lsls	r3, r3, #6
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	085b      	lsrs	r3, r3, #1
 800289e:	3b01      	subs	r3, #1
 80028a0:	041b      	lsls	r3, r3, #16
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a8:	061b      	lsls	r3, r3, #24
 80028aa:	491d      	ldr	r1, [pc, #116]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028b0:	4b1c      	ldr	r3, [pc, #112]	; (8002924 <HAL_RCC_OscConfig+0x480>)
 80028b2:	2201      	movs	r2, #1
 80028b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b6:	f7fe fbcd 	bl	8001054 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028be:	f7fe fbc9 	bl	8001054 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e020      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d0:	4b13      	ldr	r3, [pc, #76]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0f0      	beq.n	80028be <HAL_RCC_OscConfig+0x41a>
 80028dc:	e018      	b.n	8002910 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028de:	4b11      	ldr	r3, [pc, #68]	; (8002924 <HAL_RCC_OscConfig+0x480>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e4:	f7fe fbb6 	bl	8001054 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ec:	f7fe fbb2 	bl	8001054 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e009      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028fe:	4b08      	ldr	r3, [pc, #32]	; (8002920 <HAL_RCC_OscConfig+0x47c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f0      	bne.n	80028ec <HAL_RCC_OscConfig+0x448>
 800290a:	e001      	b.n	8002910 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3718      	adds	r7, #24
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40007000 	.word	0x40007000
 8002920:	40023800 	.word	0x40023800
 8002924:	42470060 	.word	0x42470060

08002928 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d101      	bne.n	800293c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e0ca      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800293c:	4b67      	ldr	r3, [pc, #412]	; (8002adc <HAL_RCC_ClockConfig+0x1b4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d90c      	bls.n	8002964 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294a:	4b64      	ldr	r3, [pc, #400]	; (8002adc <HAL_RCC_ClockConfig+0x1b4>)
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002952:	4b62      	ldr	r3, [pc, #392]	; (8002adc <HAL_RCC_ClockConfig+0x1b4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d001      	beq.n	8002964 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0b6      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d020      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800297c:	4b58      	ldr	r3, [pc, #352]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	4a57      	ldr	r2, [pc, #348]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002982:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002986:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002994:	4b52      	ldr	r3, [pc, #328]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	4a51      	ldr	r2, [pc, #324]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 800299a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800299e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a0:	4b4f      	ldr	r3, [pc, #316]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	494c      	ldr	r1, [pc, #304]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d044      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d107      	bne.n	80029d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c6:	4b46      	ldr	r3, [pc, #280]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d119      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e07d      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d003      	beq.n	80029e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	d107      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029e6:	4b3e      	ldr	r3, [pc, #248]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e06d      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f6:	4b3a      	ldr	r3, [pc, #232]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e065      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a06:	4b36      	ldr	r3, [pc, #216]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f023 0203 	bic.w	r2, r3, #3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	4933      	ldr	r1, [pc, #204]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a18:	f7fe fb1c 	bl	8001054 <HAL_GetTick>
 8002a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1e:	e00a      	b.n	8002a36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a20:	f7fe fb18 	bl	8001054 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e04d      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a36:	4b2a      	ldr	r3, [pc, #168]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 020c 	and.w	r2, r3, #12
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d1eb      	bne.n	8002a20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a48:	4b24      	ldr	r3, [pc, #144]	; (8002adc <HAL_RCC_ClockConfig+0x1b4>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 030f 	and.w	r3, r3, #15
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d20c      	bcs.n	8002a70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a56:	4b21      	ldr	r3, [pc, #132]	; (8002adc <HAL_RCC_ClockConfig+0x1b4>)
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5e:	4b1f      	ldr	r3, [pc, #124]	; (8002adc <HAL_RCC_ClockConfig+0x1b4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d001      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e030      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d008      	beq.n	8002a8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a7c:	4b18      	ldr	r3, [pc, #96]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	4915      	ldr	r1, [pc, #84]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d009      	beq.n	8002aae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a9a:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	490d      	ldr	r1, [pc, #52]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002aae:	f000 f81d 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8002ab2:	4601      	mov	r1, r0
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	; (8002ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	091b      	lsrs	r3, r3, #4
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	4a09      	ldr	r2, [pc, #36]	; (8002ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac0:	5cd3      	ldrb	r3, [r2, r3]
 8002ac2:	fa21 f303 	lsr.w	r3, r1, r3
 8002ac6:	4a08      	ldr	r2, [pc, #32]	; (8002ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002aca:	2000      	movs	r0, #0
 8002acc:	f7fe fa7e 	bl	8000fcc <HAL_InitTick>

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40023c00 	.word	0x40023c00
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	080085e0 	.word	0x080085e0
 8002ae8:	20000010 	.word	0x20000010

08002aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	607b      	str	r3, [r7, #4]
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	2300      	movs	r3, #0
 8002afc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002afe:	2300      	movs	r3, #0
 8002b00:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b02:	4b50      	ldr	r3, [pc, #320]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 030c 	and.w	r3, r3, #12
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d007      	beq.n	8002b1e <HAL_RCC_GetSysClockFreq+0x32>
 8002b0e:	2b08      	cmp	r3, #8
 8002b10:	d008      	beq.n	8002b24 <HAL_RCC_GetSysClockFreq+0x38>
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f040 808d 	bne.w	8002c32 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b18:	4b4b      	ldr	r3, [pc, #300]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002b1a:	60bb      	str	r3, [r7, #8]
       break;
 8002b1c:	e08c      	b.n	8002c38 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b1e:	4b4b      	ldr	r3, [pc, #300]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002b20:	60bb      	str	r3, [r7, #8]
      break;
 8002b22:	e089      	b.n	8002c38 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b24:	4b47      	ldr	r3, [pc, #284]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b2c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b2e:	4b45      	ldr	r3, [pc, #276]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d023      	beq.n	8002b82 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b3a:	4b42      	ldr	r3, [pc, #264]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	099b      	lsrs	r3, r3, #6
 8002b40:	f04f 0400 	mov.w	r4, #0
 8002b44:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	ea03 0501 	and.w	r5, r3, r1
 8002b50:	ea04 0602 	and.w	r6, r4, r2
 8002b54:	4a3d      	ldr	r2, [pc, #244]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002b56:	fb02 f106 	mul.w	r1, r2, r6
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	fb02 f205 	mul.w	r2, r2, r5
 8002b60:	440a      	add	r2, r1
 8002b62:	493a      	ldr	r1, [pc, #232]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x160>)
 8002b64:	fba5 0101 	umull	r0, r1, r5, r1
 8002b68:	1853      	adds	r3, r2, r1
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f04f 0400 	mov.w	r4, #0
 8002b72:	461a      	mov	r2, r3
 8002b74:	4623      	mov	r3, r4
 8002b76:	f7fe f887 	bl	8000c88 <__aeabi_uldivmod>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	460c      	mov	r4, r1
 8002b7e:	60fb      	str	r3, [r7, #12]
 8002b80:	e049      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b82:	4b30      	ldr	r3, [pc, #192]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	099b      	lsrs	r3, r3, #6
 8002b88:	f04f 0400 	mov.w	r4, #0
 8002b8c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	ea03 0501 	and.w	r5, r3, r1
 8002b98:	ea04 0602 	and.w	r6, r4, r2
 8002b9c:	4629      	mov	r1, r5
 8002b9e:	4632      	mov	r2, r6
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	f04f 0400 	mov.w	r4, #0
 8002ba8:	0154      	lsls	r4, r2, #5
 8002baa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002bae:	014b      	lsls	r3, r1, #5
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4622      	mov	r2, r4
 8002bb4:	1b49      	subs	r1, r1, r5
 8002bb6:	eb62 0206 	sbc.w	r2, r2, r6
 8002bba:	f04f 0300 	mov.w	r3, #0
 8002bbe:	f04f 0400 	mov.w	r4, #0
 8002bc2:	0194      	lsls	r4, r2, #6
 8002bc4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002bc8:	018b      	lsls	r3, r1, #6
 8002bca:	1a5b      	subs	r3, r3, r1
 8002bcc:	eb64 0402 	sbc.w	r4, r4, r2
 8002bd0:	f04f 0100 	mov.w	r1, #0
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	00e2      	lsls	r2, r4, #3
 8002bda:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002bde:	00d9      	lsls	r1, r3, #3
 8002be0:	460b      	mov	r3, r1
 8002be2:	4614      	mov	r4, r2
 8002be4:	195b      	adds	r3, r3, r5
 8002be6:	eb44 0406 	adc.w	r4, r4, r6
 8002bea:	f04f 0100 	mov.w	r1, #0
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	02a2      	lsls	r2, r4, #10
 8002bf4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002bf8:	0299      	lsls	r1, r3, #10
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	4614      	mov	r4, r2
 8002bfe:	4618      	mov	r0, r3
 8002c00:	4621      	mov	r1, r4
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f04f 0400 	mov.w	r4, #0
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4623      	mov	r3, r4
 8002c0c:	f7fe f83c 	bl	8000c88 <__aeabi_uldivmod>
 8002c10:	4603      	mov	r3, r0
 8002c12:	460c      	mov	r4, r1
 8002c14:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c16:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x158>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	0c1b      	lsrs	r3, r3, #16
 8002c1c:	f003 0303 	and.w	r3, r3, #3
 8002c20:	3301      	adds	r3, #1
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	60bb      	str	r3, [r7, #8]
      break;
 8002c30:	e002      	b.n	8002c38 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c32:	4b05      	ldr	r3, [pc, #20]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002c34:	60bb      	str	r3, [r7, #8]
      break;
 8002c36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c38:	68bb      	ldr	r3, [r7, #8]
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3714      	adds	r7, #20
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800
 8002c48:	00f42400 	.word	0x00f42400
 8002c4c:	017d7840 	.word	0x017d7840

08002c50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c54:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	20000010 	.word	0x20000010

08002c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c6c:	f7ff fff0 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c70:	4601      	mov	r1, r0
 8002c72:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	0a9b      	lsrs	r3, r3, #10
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	4a03      	ldr	r2, [pc, #12]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c7e:	5cd3      	ldrb	r3, [r2, r3]
 8002c80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	080085f0 	.word	0x080085f0

08002c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c94:	f7ff ffdc 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c98:	4601      	mov	r1, r0
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	0b5b      	lsrs	r3, r3, #13
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	4a03      	ldr	r2, [pc, #12]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ca6:	5cd3      	ldrb	r3, [r2, r3]
 8002ca8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	080085f0 	.word	0x080085f0

08002cb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e01d      	b.n	8002d06 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d106      	bne.n	8002ce4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f001 fe08 	bl	80048f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3304      	adds	r3, #4
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	f000 fb2a 	bl	8003350 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e01d      	b.n	8002d5c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d106      	bne.n	8002d3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f001 fdbb 	bl	80048b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3304      	adds	r3, #4
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	f000 faff 	bl	8003350 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2201      	movs	r2, #1
 8002d74:	6839      	ldr	r1, [r7, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 fdd4 	bl	8003924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <HAL_TIM_PWM_Start+0x74>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d004      	beq.n	8002d90 <HAL_TIM_PWM_Start+0x2c>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a14      	ldr	r2, [pc, #80]	; (8002ddc <HAL_TIM_PWM_Start+0x78>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d101      	bne.n	8002d94 <HAL_TIM_PWM_Start+0x30>
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <HAL_TIM_PWM_Start+0x32>
 8002d94:	2300      	movs	r3, #0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d007      	beq.n	8002daa <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002da8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2b06      	cmp	r3, #6
 8002dba:	d007      	beq.n	8002dcc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40010000 	.word	0x40010000
 8002ddc:	40010400 	.word	0x40010400

08002de0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d122      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d11b      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0202 	mvn.w	r2, #2
 8002e0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 fa75 	bl	8003312 <HAL_TIM_IC_CaptureCallback>
 8002e28:	e005      	b.n	8002e36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fa67 	bl	80032fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fa78 	bl	8003326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d122      	bne.n	8002e90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b04      	cmp	r3, #4
 8002e56:	d11b      	bne.n	8002e90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0204 	mvn.w	r2, #4
 8002e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2202      	movs	r2, #2
 8002e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d003      	beq.n	8002e7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fa4b 	bl	8003312 <HAL_TIM_IC_CaptureCallback>
 8002e7c:	e005      	b.n	8002e8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 fa3d 	bl	80032fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 fa4e 	bl	8003326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d122      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b08      	cmp	r3, #8
 8002eaa:	d11b      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f06f 0208 	mvn.w	r2, #8
 8002eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2204      	movs	r2, #4
 8002eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f003 0303 	and.w	r3, r3, #3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fa21 	bl	8003312 <HAL_TIM_IC_CaptureCallback>
 8002ed0:	e005      	b.n	8002ede <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 fa13 	bl	80032fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 fa24 	bl	8003326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b10      	cmp	r3, #16
 8002ef0:	d122      	bne.n	8002f38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f003 0310 	and.w	r3, r3, #16
 8002efc:	2b10      	cmp	r3, #16
 8002efe:	d11b      	bne.n	8002f38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f06f 0210 	mvn.w	r2, #16
 8002f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d003      	beq.n	8002f26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 f9f7 	bl	8003312 <HAL_TIM_IC_CaptureCallback>
 8002f24:	e005      	b.n	8002f32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f9e9 	bl	80032fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f9fa 	bl	8003326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d10e      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d107      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0201 	mvn.w	r2, #1
 8002f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f9c3 	bl	80032ea <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f6e:	2b80      	cmp	r3, #128	; 0x80
 8002f70:	d10e      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f7c:	2b80      	cmp	r3, #128	; 0x80
 8002f7e:	d107      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fd90 	bl	8003ab0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9a:	2b40      	cmp	r3, #64	; 0x40
 8002f9c:	d10e      	bne.n	8002fbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa8:	2b40      	cmp	r3, #64	; 0x40
 8002faa:	d107      	bne.n	8002fbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f9bf 	bl	800333a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	f003 0320 	and.w	r3, r3, #32
 8002fc6:	2b20      	cmp	r3, #32
 8002fc8:	d10e      	bne.n	8002fe8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f003 0320 	and.w	r3, r3, #32
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d107      	bne.n	8002fe8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f06f 0220 	mvn.w	r2, #32
 8002fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 fd5a 	bl	8003a9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fe8:	bf00      	nop
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003006:	2302      	movs	r3, #2
 8003008:	e0b4      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x184>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2202      	movs	r2, #2
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b0c      	cmp	r3, #12
 800301e:	f200 809f 	bhi.w	8003160 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003022:	a201      	add	r2, pc, #4	; (adr r2, 8003028 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003028:	0800305d 	.word	0x0800305d
 800302c:	08003161 	.word	0x08003161
 8003030:	08003161 	.word	0x08003161
 8003034:	08003161 	.word	0x08003161
 8003038:	0800309d 	.word	0x0800309d
 800303c:	08003161 	.word	0x08003161
 8003040:	08003161 	.word	0x08003161
 8003044:	08003161 	.word	0x08003161
 8003048:	080030df 	.word	0x080030df
 800304c:	08003161 	.word	0x08003161
 8003050:	08003161 	.word	0x08003161
 8003054:	08003161 	.word	0x08003161
 8003058:	0800311f 	.word	0x0800311f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68b9      	ldr	r1, [r7, #8]
 8003062:	4618      	mov	r0, r3
 8003064:	f000 fa14 	bl	8003490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	699a      	ldr	r2, [r3, #24]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0208 	orr.w	r2, r2, #8
 8003076:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699a      	ldr	r2, [r3, #24]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 0204 	bic.w	r2, r2, #4
 8003086:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6999      	ldr	r1, [r3, #24]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	691a      	ldr	r2, [r3, #16]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	619a      	str	r2, [r3, #24]
      break;
 800309a:	e062      	b.n	8003162 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68b9      	ldr	r1, [r7, #8]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 fa64 	bl	8003570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	699a      	ldr	r2, [r3, #24]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	699a      	ldr	r2, [r3, #24]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6999      	ldr	r1, [r3, #24]
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	021a      	lsls	r2, r3, #8
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	619a      	str	r2, [r3, #24]
      break;
 80030dc:	e041      	b.n	8003162 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68b9      	ldr	r1, [r7, #8]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 fab9 	bl	800365c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	69da      	ldr	r2, [r3, #28]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0208 	orr.w	r2, r2, #8
 80030f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	69da      	ldr	r2, [r3, #28]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0204 	bic.w	r2, r2, #4
 8003108:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	69d9      	ldr	r1, [r3, #28]
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	61da      	str	r2, [r3, #28]
      break;
 800311c:	e021      	b.n	8003162 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68b9      	ldr	r1, [r7, #8]
 8003124:	4618      	mov	r0, r3
 8003126:	f000 fb0d 	bl	8003744 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	69da      	ldr	r2, [r3, #28]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003138:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	69da      	ldr	r2, [r3, #28]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003148:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	69d9      	ldr	r1, [r3, #28]
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	021a      	lsls	r2, r3, #8
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	61da      	str	r2, [r3, #28]
      break;
 800315e:	e000      	b.n	8003162 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003160:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIM_ConfigClockSource+0x18>
 8003190:	2302      	movs	r3, #2
 8003192:	e0a6      	b.n	80032e2 <HAL_TIM_ConfigClockSource+0x166>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80031b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031ba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b40      	cmp	r3, #64	; 0x40
 80031ca:	d067      	beq.n	800329c <HAL_TIM_ConfigClockSource+0x120>
 80031cc:	2b40      	cmp	r3, #64	; 0x40
 80031ce:	d80b      	bhi.n	80031e8 <HAL_TIM_ConfigClockSource+0x6c>
 80031d0:	2b10      	cmp	r3, #16
 80031d2:	d073      	beq.n	80032bc <HAL_TIM_ConfigClockSource+0x140>
 80031d4:	2b10      	cmp	r3, #16
 80031d6:	d802      	bhi.n	80031de <HAL_TIM_ConfigClockSource+0x62>
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d06f      	beq.n	80032bc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80031dc:	e078      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80031de:	2b20      	cmp	r3, #32
 80031e0:	d06c      	beq.n	80032bc <HAL_TIM_ConfigClockSource+0x140>
 80031e2:	2b30      	cmp	r3, #48	; 0x30
 80031e4:	d06a      	beq.n	80032bc <HAL_TIM_ConfigClockSource+0x140>
      break;
 80031e6:	e073      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80031e8:	2b70      	cmp	r3, #112	; 0x70
 80031ea:	d00d      	beq.n	8003208 <HAL_TIM_ConfigClockSource+0x8c>
 80031ec:	2b70      	cmp	r3, #112	; 0x70
 80031ee:	d804      	bhi.n	80031fa <HAL_TIM_ConfigClockSource+0x7e>
 80031f0:	2b50      	cmp	r3, #80	; 0x50
 80031f2:	d033      	beq.n	800325c <HAL_TIM_ConfigClockSource+0xe0>
 80031f4:	2b60      	cmp	r3, #96	; 0x60
 80031f6:	d041      	beq.n	800327c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80031f8:	e06a      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80031fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031fe:	d066      	beq.n	80032ce <HAL_TIM_ConfigClockSource+0x152>
 8003200:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003204:	d017      	beq.n	8003236 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003206:	e063      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6818      	ldr	r0, [r3, #0]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	6899      	ldr	r1, [r3, #8]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	f000 fb64 	bl	80038e4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800322a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	609a      	str	r2, [r3, #8]
      break;
 8003234:	e04c      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6818      	ldr	r0, [r3, #0]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	6899      	ldr	r1, [r3, #8]
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	f000 fb4d 	bl	80038e4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003258:	609a      	str	r2, [r3, #8]
      break;
 800325a:	e039      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6818      	ldr	r0, [r3, #0]
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	6859      	ldr	r1, [r3, #4]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	461a      	mov	r2, r3
 800326a:	f000 fac1 	bl	80037f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2150      	movs	r1, #80	; 0x50
 8003274:	4618      	mov	r0, r3
 8003276:	f000 fb1a 	bl	80038ae <TIM_ITRx_SetConfig>
      break;
 800327a:	e029      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	6859      	ldr	r1, [r3, #4]
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	461a      	mov	r2, r3
 800328a:	f000 fae0 	bl	800384e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2160      	movs	r1, #96	; 0x60
 8003294:	4618      	mov	r0, r3
 8003296:	f000 fb0a 	bl	80038ae <TIM_ITRx_SetConfig>
      break;
 800329a:	e019      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6818      	ldr	r0, [r3, #0]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	6859      	ldr	r1, [r3, #4]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	461a      	mov	r2, r3
 80032aa:	f000 faa1 	bl	80037f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2140      	movs	r1, #64	; 0x40
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 fafa 	bl	80038ae <TIM_ITRx_SetConfig>
      break;
 80032ba:	e009      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	4610      	mov	r0, r2
 80032c8:	f000 faf1 	bl	80038ae <TIM_ITRx_SetConfig>
      break;
 80032cc:	e000      	b.n	80032d0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80032ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80032f2:	bf00      	nop
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr

08003312 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003312:	b480      	push	{r7}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003326:	b480      	push	{r7}
 8003328:	b083      	sub	sp, #12
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800332e:	bf00      	nop
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
	...

08003350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a40      	ldr	r2, [pc, #256]	; (8003464 <TIM_Base_SetConfig+0x114>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d013      	beq.n	8003390 <TIM_Base_SetConfig+0x40>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800336e:	d00f      	beq.n	8003390 <TIM_Base_SetConfig+0x40>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a3d      	ldr	r2, [pc, #244]	; (8003468 <TIM_Base_SetConfig+0x118>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d00b      	beq.n	8003390 <TIM_Base_SetConfig+0x40>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a3c      	ldr	r2, [pc, #240]	; (800346c <TIM_Base_SetConfig+0x11c>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d007      	beq.n	8003390 <TIM_Base_SetConfig+0x40>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a3b      	ldr	r2, [pc, #236]	; (8003470 <TIM_Base_SetConfig+0x120>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d003      	beq.n	8003390 <TIM_Base_SetConfig+0x40>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a3a      	ldr	r2, [pc, #232]	; (8003474 <TIM_Base_SetConfig+0x124>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d108      	bne.n	80033a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	4313      	orrs	r3, r2
 80033a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a2f      	ldr	r2, [pc, #188]	; (8003464 <TIM_Base_SetConfig+0x114>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d02b      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b0:	d027      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a2c      	ldr	r2, [pc, #176]	; (8003468 <TIM_Base_SetConfig+0x118>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d023      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a2b      	ldr	r2, [pc, #172]	; (800346c <TIM_Base_SetConfig+0x11c>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d01f      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a2a      	ldr	r2, [pc, #168]	; (8003470 <TIM_Base_SetConfig+0x120>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d01b      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a29      	ldr	r2, [pc, #164]	; (8003474 <TIM_Base_SetConfig+0x124>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d017      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a28      	ldr	r2, [pc, #160]	; (8003478 <TIM_Base_SetConfig+0x128>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d013      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a27      	ldr	r2, [pc, #156]	; (800347c <TIM_Base_SetConfig+0x12c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00f      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a26      	ldr	r2, [pc, #152]	; (8003480 <TIM_Base_SetConfig+0x130>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00b      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a25      	ldr	r2, [pc, #148]	; (8003484 <TIM_Base_SetConfig+0x134>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d007      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a24      	ldr	r2, [pc, #144]	; (8003488 <TIM_Base_SetConfig+0x138>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d003      	beq.n	8003402 <TIM_Base_SetConfig+0xb2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a23      	ldr	r2, [pc, #140]	; (800348c <TIM_Base_SetConfig+0x13c>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d108      	bne.n	8003414 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	4313      	orrs	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a0a      	ldr	r2, [pc, #40]	; (8003464 <TIM_Base_SetConfig+0x114>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d003      	beq.n	8003448 <TIM_Base_SetConfig+0xf8>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a0c      	ldr	r2, [pc, #48]	; (8003474 <TIM_Base_SetConfig+0x124>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d103      	bne.n	8003450 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	691a      	ldr	r2, [r3, #16]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	615a      	str	r2, [r3, #20]
}
 8003456:	bf00      	nop
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40010000 	.word	0x40010000
 8003468:	40000400 	.word	0x40000400
 800346c:	40000800 	.word	0x40000800
 8003470:	40000c00 	.word	0x40000c00
 8003474:	40010400 	.word	0x40010400
 8003478:	40014000 	.word	0x40014000
 800347c:	40014400 	.word	0x40014400
 8003480:	40014800 	.word	0x40014800
 8003484:	40001800 	.word	0x40001800
 8003488:	40001c00 	.word	0x40001c00
 800348c:	40002000 	.word	0x40002000

08003490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	f023 0201 	bic.w	r2, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f023 0303 	bic.w	r3, r3, #3
 80034c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f023 0302 	bic.w	r3, r3, #2
 80034d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a20      	ldr	r2, [pc, #128]	; (8003568 <TIM_OC1_SetConfig+0xd8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d003      	beq.n	80034f4 <TIM_OC1_SetConfig+0x64>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a1f      	ldr	r2, [pc, #124]	; (800356c <TIM_OC1_SetConfig+0xdc>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d10c      	bne.n	800350e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f023 0308 	bic.w	r3, r3, #8
 80034fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	4313      	orrs	r3, r2
 8003504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f023 0304 	bic.w	r3, r3, #4
 800350c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a15      	ldr	r2, [pc, #84]	; (8003568 <TIM_OC1_SetConfig+0xd8>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d003      	beq.n	800351e <TIM_OC1_SetConfig+0x8e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a14      	ldr	r2, [pc, #80]	; (800356c <TIM_OC1_SetConfig+0xdc>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d111      	bne.n	8003542 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800352c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4313      	orrs	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	4313      	orrs	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	697a      	ldr	r2, [r7, #20]
 800355a:	621a      	str	r2, [r3, #32]
}
 800355c:	bf00      	nop
 800355e:	371c      	adds	r7, #28
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	40010000 	.word	0x40010000
 800356c:	40010400 	.word	0x40010400

08003570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	f023 0210 	bic.w	r2, r3, #16
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800359e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	f023 0320 	bic.w	r3, r3, #32
 80035ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a22      	ldr	r2, [pc, #136]	; (8003654 <TIM_OC2_SetConfig+0xe4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d003      	beq.n	80035d8 <TIM_OC2_SetConfig+0x68>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a21      	ldr	r2, [pc, #132]	; (8003658 <TIM_OC2_SetConfig+0xe8>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d10d      	bne.n	80035f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a17      	ldr	r2, [pc, #92]	; (8003654 <TIM_OC2_SetConfig+0xe4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d003      	beq.n	8003604 <TIM_OC2_SetConfig+0x94>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a16      	ldr	r2, [pc, #88]	; (8003658 <TIM_OC2_SetConfig+0xe8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d113      	bne.n	800362c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800360a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	4313      	orrs	r3, r2
 800361e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	621a      	str	r2, [r3, #32]
}
 8003646:	bf00      	nop
 8003648:	371c      	adds	r7, #28
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40010000 	.word	0x40010000
 8003658:	40010400 	.word	0x40010400

0800365c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800365c:	b480      	push	{r7}
 800365e:	b087      	sub	sp, #28
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800368a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f023 0303 	bic.w	r3, r3, #3
 8003692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	021b      	lsls	r3, r3, #8
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a21      	ldr	r2, [pc, #132]	; (800373c <TIM_OC3_SetConfig+0xe0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <TIM_OC3_SetConfig+0x66>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a20      	ldr	r2, [pc, #128]	; (8003740 <TIM_OC3_SetConfig+0xe4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d10d      	bne.n	80036de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a16      	ldr	r2, [pc, #88]	; (800373c <TIM_OC3_SetConfig+0xe0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d003      	beq.n	80036ee <TIM_OC3_SetConfig+0x92>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a15      	ldr	r2, [pc, #84]	; (8003740 <TIM_OC3_SetConfig+0xe4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d113      	bne.n	8003716 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	011b      	lsls	r3, r3, #4
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	4313      	orrs	r3, r2
 8003708:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4313      	orrs	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	621a      	str	r2, [r3, #32]
}
 8003730:	bf00      	nop
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	40010000 	.word	0x40010000
 8003740:	40010400 	.word	0x40010400

08003744 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a1b      	ldr	r3, [r3, #32]
 8003752:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800377a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	021b      	lsls	r3, r3, #8
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	4313      	orrs	r3, r2
 8003786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800378e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	031b      	lsls	r3, r3, #12
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a12      	ldr	r2, [pc, #72]	; (80037e8 <TIM_OC4_SetConfig+0xa4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d003      	beq.n	80037ac <TIM_OC4_SetConfig+0x68>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a11      	ldr	r2, [pc, #68]	; (80037ec <TIM_OC4_SetConfig+0xa8>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d109      	bne.n	80037c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	019b      	lsls	r3, r3, #6
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4313      	orrs	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	621a      	str	r2, [r3, #32]
}
 80037da:	bf00      	nop
 80037dc:	371c      	adds	r7, #28
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40010000 	.word	0x40010000
 80037ec:	40010400 	.word	0x40010400

080037f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b087      	sub	sp, #28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	f023 0201 	bic.w	r2, r3, #1
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800381a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	011b      	lsls	r3, r3, #4
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	4313      	orrs	r3, r2
 8003824:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f023 030a 	bic.w	r3, r3, #10
 800382c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	4313      	orrs	r3, r2
 8003834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	621a      	str	r2, [r3, #32]
}
 8003842:	bf00      	nop
 8003844:	371c      	adds	r7, #28
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800384e:	b480      	push	{r7}
 8003850:	b087      	sub	sp, #28
 8003852:	af00      	add	r7, sp, #0
 8003854:	60f8      	str	r0, [r7, #12]
 8003856:	60b9      	str	r1, [r7, #8]
 8003858:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	f023 0210 	bic.w	r2, r3, #16
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003878:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	031b      	lsls	r3, r3, #12
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	4313      	orrs	r3, r2
 8003882:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800388a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4313      	orrs	r3, r2
 8003894:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	621a      	str	r2, [r3, #32]
}
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b085      	sub	sp, #20
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
 80038b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	f043 0307 	orr.w	r3, r3, #7
 80038d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	609a      	str	r2, [r3, #8]
}
 80038d8:	bf00      	nop
 80038da:	3714      	adds	r7, #20
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b087      	sub	sp, #28
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
 80038f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	021a      	lsls	r2, r3, #8
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	431a      	orrs	r2, r3
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	4313      	orrs	r3, r2
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	4313      	orrs	r3, r2
 8003910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	609a      	str	r2, [r3, #8]
}
 8003918:	bf00      	nop
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	f003 031f 	and.w	r3, r3, #31
 8003936:	2201      	movs	r2, #1
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6a1a      	ldr	r2, [r3, #32]
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	43db      	mvns	r3, r3
 8003946:	401a      	ands	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6a1a      	ldr	r2, [r3, #32]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	f003 031f 	and.w	r3, r3, #31
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	fa01 f303 	lsl.w	r3, r1, r3
 800395c:	431a      	orrs	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	621a      	str	r2, [r3, #32]
}
 8003962:	bf00      	nop
 8003964:	371c      	adds	r7, #28
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800396e:	b480      	push	{r7}
 8003970:	b085      	sub	sp, #20
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003982:	2302      	movs	r3, #2
 8003984:	e032      	b.n	80039ec <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2202      	movs	r2, #2
 8003992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039be:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	68ba      	ldr	r2, [r7, #8]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e03d      	b.n	8003a90 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3714      	adds	r7, #20
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e03f      	b.n	8003b56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 ff8e 	bl	8004a0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2224      	movs	r2, #36	; 0x24
 8003af4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f829 	bl	8003b60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	695a      	ldr	r2, [r3, #20]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
	...

08003b60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b60:	b5b0      	push	{r4, r5, r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003ba0:	f023 030c 	bic.w	r3, r3, #12
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	68f9      	ldr	r1, [r7, #12]
 8003baa:	430b      	orrs	r3, r1
 8003bac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699a      	ldr	r2, [r3, #24]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bcc:	f040 80e4 	bne.w	8003d98 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4aab      	ldr	r2, [pc, #684]	; (8003e84 <UART_SetConfig+0x324>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d004      	beq.n	8003be4 <UART_SetConfig+0x84>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4aaa      	ldr	r2, [pc, #680]	; (8003e88 <UART_SetConfig+0x328>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d16c      	bne.n	8003cbe <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003be4:	f7ff f854 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003be8:	4602      	mov	r2, r0
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	009a      	lsls	r2, r3, #2
 8003bf2:	441a      	add	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfe:	4aa3      	ldr	r2, [pc, #652]	; (8003e8c <UART_SetConfig+0x32c>)
 8003c00:	fba2 2303 	umull	r2, r3, r2, r3
 8003c04:	095b      	lsrs	r3, r3, #5
 8003c06:	011c      	lsls	r4, r3, #4
 8003c08:	f7ff f842 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	4613      	mov	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	009a      	lsls	r2, r3, #2
 8003c16:	441a      	add	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003c22:	f7ff f835 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003c26:	4602      	mov	r2, r0
 8003c28:	4613      	mov	r3, r2
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	4413      	add	r3, r2
 8003c2e:	009a      	lsls	r2, r3, #2
 8003c30:	441a      	add	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3c:	4a93      	ldr	r2, [pc, #588]	; (8003e8c <UART_SetConfig+0x32c>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	095b      	lsrs	r3, r3, #5
 8003c44:	2264      	movs	r2, #100	; 0x64
 8003c46:	fb02 f303 	mul.w	r3, r2, r3
 8003c4a:	1aeb      	subs	r3, r5, r3
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	3332      	adds	r3, #50	; 0x32
 8003c50:	4a8e      	ldr	r2, [pc, #568]	; (8003e8c <UART_SetConfig+0x32c>)
 8003c52:	fba2 2303 	umull	r2, r3, r2, r3
 8003c56:	095b      	lsrs	r3, r3, #5
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c5e:	441c      	add	r4, r3
 8003c60:	f7ff f816 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003c64:	4602      	mov	r2, r0
 8003c66:	4613      	mov	r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	009a      	lsls	r2, r3, #2
 8003c6e:	441a      	add	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	fbb2 f5f3 	udiv	r5, r2, r3
 8003c7a:	f7ff f809 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	4613      	mov	r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	4413      	add	r3, r2
 8003c86:	009a      	lsls	r2, r3, #2
 8003c88:	441a      	add	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c94:	4a7d      	ldr	r2, [pc, #500]	; (8003e8c <UART_SetConfig+0x32c>)
 8003c96:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9a:	095b      	lsrs	r3, r3, #5
 8003c9c:	2264      	movs	r2, #100	; 0x64
 8003c9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ca2:	1aeb      	subs	r3, r5, r3
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	3332      	adds	r3, #50	; 0x32
 8003ca8:	4a78      	ldr	r2, [pc, #480]	; (8003e8c <UART_SetConfig+0x32c>)
 8003caa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	f003 0207 	and.w	r2, r3, #7
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4422      	add	r2, r4
 8003cba:	609a      	str	r2, [r3, #8]
 8003cbc:	e154      	b.n	8003f68 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003cbe:	f7fe ffd3 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4413      	add	r3, r2
 8003cca:	009a      	lsls	r2, r3, #2
 8003ccc:	441a      	add	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	005b      	lsls	r3, r3, #1
 8003cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd8:	4a6c      	ldr	r2, [pc, #432]	; (8003e8c <UART_SetConfig+0x32c>)
 8003cda:	fba2 2303 	umull	r2, r3, r2, r3
 8003cde:	095b      	lsrs	r3, r3, #5
 8003ce0:	011c      	lsls	r4, r3, #4
 8003ce2:	f7fe ffc1 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	4613      	mov	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	009a      	lsls	r2, r3, #2
 8003cf0:	441a      	add	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	fbb2 f5f3 	udiv	r5, r2, r3
 8003cfc:	f7fe ffb4 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003d00:	4602      	mov	r2, r0
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	009a      	lsls	r2, r3, #2
 8003d0a:	441a      	add	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d16:	4a5d      	ldr	r2, [pc, #372]	; (8003e8c <UART_SetConfig+0x32c>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	095b      	lsrs	r3, r3, #5
 8003d1e:	2264      	movs	r2, #100	; 0x64
 8003d20:	fb02 f303 	mul.w	r3, r2, r3
 8003d24:	1aeb      	subs	r3, r5, r3
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	3332      	adds	r3, #50	; 0x32
 8003d2a:	4a58      	ldr	r2, [pc, #352]	; (8003e8c <UART_SetConfig+0x32c>)
 8003d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d30:	095b      	lsrs	r3, r3, #5
 8003d32:	005b      	lsls	r3, r3, #1
 8003d34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d38:	441c      	add	r4, r3
 8003d3a:	f7fe ff95 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	4613      	mov	r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	009a      	lsls	r2, r3, #2
 8003d48:	441a      	add	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	fbb2 f5f3 	udiv	r5, r2, r3
 8003d54:	f7fe ff88 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	009a      	lsls	r2, r3, #2
 8003d62:	441a      	add	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6e:	4a47      	ldr	r2, [pc, #284]	; (8003e8c <UART_SetConfig+0x32c>)
 8003d70:	fba2 2303 	umull	r2, r3, r2, r3
 8003d74:	095b      	lsrs	r3, r3, #5
 8003d76:	2264      	movs	r2, #100	; 0x64
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	1aeb      	subs	r3, r5, r3
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	3332      	adds	r3, #50	; 0x32
 8003d82:	4a42      	ldr	r2, [pc, #264]	; (8003e8c <UART_SetConfig+0x32c>)
 8003d84:	fba2 2303 	umull	r2, r3, r2, r3
 8003d88:	095b      	lsrs	r3, r3, #5
 8003d8a:	f003 0207 	and.w	r2, r3, #7
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4422      	add	r2, r4
 8003d94:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003d96:	e0e7      	b.n	8003f68 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a39      	ldr	r2, [pc, #228]	; (8003e84 <UART_SetConfig+0x324>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d004      	beq.n	8003dac <UART_SetConfig+0x24c>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a38      	ldr	r2, [pc, #224]	; (8003e88 <UART_SetConfig+0x328>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d171      	bne.n	8003e90 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003dac:	f7fe ff70 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003db0:	4602      	mov	r2, r0
 8003db2:	4613      	mov	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	009a      	lsls	r2, r3, #2
 8003dba:	441a      	add	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc6:	4a31      	ldr	r2, [pc, #196]	; (8003e8c <UART_SetConfig+0x32c>)
 8003dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dcc:	095b      	lsrs	r3, r3, #5
 8003dce:	011c      	lsls	r4, r3, #4
 8003dd0:	f7fe ff5e 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	009a      	lsls	r2, r3, #2
 8003dde:	441a      	add	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	fbb2 f5f3 	udiv	r5, r2, r3
 8003dea:	f7fe ff51 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003dee:	4602      	mov	r2, r0
 8003df0:	4613      	mov	r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	4413      	add	r3, r2
 8003df6:	009a      	lsls	r2, r3, #2
 8003df8:	441a      	add	r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e04:	4a21      	ldr	r2, [pc, #132]	; (8003e8c <UART_SetConfig+0x32c>)
 8003e06:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0a:	095b      	lsrs	r3, r3, #5
 8003e0c:	2264      	movs	r2, #100	; 0x64
 8003e0e:	fb02 f303 	mul.w	r3, r2, r3
 8003e12:	1aeb      	subs	r3, r5, r3
 8003e14:	011b      	lsls	r3, r3, #4
 8003e16:	3332      	adds	r3, #50	; 0x32
 8003e18:	4a1c      	ldr	r2, [pc, #112]	; (8003e8c <UART_SetConfig+0x32c>)
 8003e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e24:	441c      	add	r4, r3
 8003e26:	f7fe ff33 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4413      	add	r3, r2
 8003e32:	009a      	lsls	r2, r3, #2
 8003e34:	441a      	add	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	fbb2 f5f3 	udiv	r5, r2, r3
 8003e40:	f7fe ff26 	bl	8002c90 <HAL_RCC_GetPCLK2Freq>
 8003e44:	4602      	mov	r2, r0
 8003e46:	4613      	mov	r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009a      	lsls	r2, r3, #2
 8003e4e:	441a      	add	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	4a0c      	ldr	r2, [pc, #48]	; (8003e8c <UART_SetConfig+0x32c>)
 8003e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e60:	095b      	lsrs	r3, r3, #5
 8003e62:	2264      	movs	r2, #100	; 0x64
 8003e64:	fb02 f303 	mul.w	r3, r2, r3
 8003e68:	1aeb      	subs	r3, r5, r3
 8003e6a:	011b      	lsls	r3, r3, #4
 8003e6c:	3332      	adds	r3, #50	; 0x32
 8003e6e:	4a07      	ldr	r2, [pc, #28]	; (8003e8c <UART_SetConfig+0x32c>)
 8003e70:	fba2 2303 	umull	r2, r3, r2, r3
 8003e74:	095b      	lsrs	r3, r3, #5
 8003e76:	f003 020f 	and.w	r2, r3, #15
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4422      	add	r2, r4
 8003e80:	609a      	str	r2, [r3, #8]
 8003e82:	e071      	b.n	8003f68 <UART_SetConfig+0x408>
 8003e84:	40011000 	.word	0x40011000
 8003e88:	40011400 	.word	0x40011400
 8003e8c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003e90:	f7fe feea 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003e94:	4602      	mov	r2, r0
 8003e96:	4613      	mov	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	009a      	lsls	r2, r3, #2
 8003e9e:	441a      	add	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eaa:	4a31      	ldr	r2, [pc, #196]	; (8003f70 <UART_SetConfig+0x410>)
 8003eac:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb0:	095b      	lsrs	r3, r3, #5
 8003eb2:	011c      	lsls	r4, r3, #4
 8003eb4:	f7fe fed8 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	009a      	lsls	r2, r3, #2
 8003ec2:	441a      	add	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	fbb2 f5f3 	udiv	r5, r2, r3
 8003ece:	f7fe fecb 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	009a      	lsls	r2, r3, #2
 8003edc:	441a      	add	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee8:	4a21      	ldr	r2, [pc, #132]	; (8003f70 <UART_SetConfig+0x410>)
 8003eea:	fba2 2303 	umull	r2, r3, r2, r3
 8003eee:	095b      	lsrs	r3, r3, #5
 8003ef0:	2264      	movs	r2, #100	; 0x64
 8003ef2:	fb02 f303 	mul.w	r3, r2, r3
 8003ef6:	1aeb      	subs	r3, r5, r3
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	3332      	adds	r3, #50	; 0x32
 8003efc:	4a1c      	ldr	r2, [pc, #112]	; (8003f70 <UART_SetConfig+0x410>)
 8003efe:	fba2 2303 	umull	r2, r3, r2, r3
 8003f02:	095b      	lsrs	r3, r3, #5
 8003f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f08:	441c      	add	r4, r3
 8003f0a:	f7fe fead 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	4613      	mov	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	009a      	lsls	r2, r3, #2
 8003f18:	441a      	add	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	fbb2 f5f3 	udiv	r5, r2, r3
 8003f24:	f7fe fea0 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	009a      	lsls	r2, r3, #2
 8003f32:	441a      	add	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3e:	4a0c      	ldr	r2, [pc, #48]	; (8003f70 <UART_SetConfig+0x410>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	095b      	lsrs	r3, r3, #5
 8003f46:	2264      	movs	r2, #100	; 0x64
 8003f48:	fb02 f303 	mul.w	r3, r2, r3
 8003f4c:	1aeb      	subs	r3, r5, r3
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	3332      	adds	r3, #50	; 0x32
 8003f52:	4a07      	ldr	r2, [pc, #28]	; (8003f70 <UART_SetConfig+0x410>)
 8003f54:	fba2 2303 	umull	r2, r3, r2, r3
 8003f58:	095b      	lsrs	r3, r3, #5
 8003f5a:	f003 020f 	and.w	r2, r3, #15
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4422      	add	r2, r4
 8003f64:	609a      	str	r2, [r3, #8]
}
 8003f66:	e7ff      	b.n	8003f68 <UART_SetConfig+0x408>
 8003f68:	bf00      	nop
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bdb0      	pop	{r4, r5, r7, pc}
 8003f70:	51eb851f 	.word	0x51eb851f

08003f74 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08a      	sub	sp, #40	; 0x28
 8003f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f7a:	f107 0314 	add.w	r3, r7, #20
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	605a      	str	r2, [r3, #4]
 8003f84:	609a      	str	r2, [r3, #8]
 8003f86:	60da      	str	r2, [r3, #12]
 8003f88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	4b37      	ldr	r3, [pc, #220]	; (800406c <MX_GPIO_Init+0xf8>)
 8003f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f92:	4a36      	ldr	r2, [pc, #216]	; (800406c <MX_GPIO_Init+0xf8>)
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9a:	4b34      	ldr	r3, [pc, #208]	; (800406c <MX_GPIO_Init+0xf8>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	4b30      	ldr	r3, [pc, #192]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fae:	4a2f      	ldr	r2, [pc, #188]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fb0:	f043 0304 	orr.w	r3, r3, #4
 8003fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb6:	4b2d      	ldr	r3, [pc, #180]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fba:	f003 0304 	and.w	r3, r3, #4
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	4b29      	ldr	r3, [pc, #164]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fca:	4a28      	ldr	r2, [pc, #160]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fcc:	f043 0310 	orr.w	r3, r3, #16
 8003fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fd2:	4b26      	ldr	r3, [pc, #152]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd6:	f003 0310 	and.w	r3, r3, #16
 8003fda:	60bb      	str	r3, [r7, #8]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	607b      	str	r3, [r7, #4]
 8003fe2:	4b22      	ldr	r3, [pc, #136]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe6:	4a21      	ldr	r2, [pc, #132]	; (800406c <MX_GPIO_Init+0xf8>)
 8003fe8:	f043 0302 	orr.w	r3, r3, #2
 8003fec:	6313      	str	r3, [r2, #48]	; 0x30
 8003fee:	4b1f      	ldr	r3, [pc, #124]	; (800406c <MX_GPIO_Init+0xf8>)
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2103      	movs	r1, #3
 8003ffe:	481c      	ldr	r0, [pc, #112]	; (8004070 <MX_GPIO_Init+0xfc>)
 8004000:	f7fd fae0 	bl	80015c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8004004:	2200      	movs	r2, #0
 8004006:	2130      	movs	r1, #48	; 0x30
 8004008:	481a      	ldr	r0, [pc, #104]	; (8004074 <MX_GPIO_Init+0x100>)
 800400a:	f7fd fadb 	bl	80015c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 800400e:	2303      	movs	r3, #3
 8004010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004012:	2301      	movs	r3, #1
 8004014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800401a:	2302      	movs	r3, #2
 800401c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800401e:	f107 0314 	add.w	r3, r7, #20
 8004022:	4619      	mov	r1, r3
 8004024:	4812      	ldr	r0, [pc, #72]	; (8004070 <MX_GPIO_Init+0xfc>)
 8004026:	f7fd f933 	bl	8001290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN3_Pin;
 800402a:	2310      	movs	r3, #16
 800402c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800402e:	2301      	movs	r3, #1
 8004030:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004032:	2300      	movs	r3, #0
 8004034:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004036:	2302      	movs	r3, #2
 8004038:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 800403a:	f107 0314 	add.w	r3, r7, #20
 800403e:	4619      	mov	r1, r3
 8004040:	480c      	ldr	r0, [pc, #48]	; (8004074 <MX_GPIO_Init+0x100>)
 8004042:	f7fd f925 	bl	8001290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN4_Pin;
 8004046:	2320      	movs	r3, #32
 8004048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800404a:	2301      	movs	r3, #1
 800404c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404e:	2300      	movs	r3, #0
 8004050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004052:	2303      	movs	r3, #3
 8004054:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	4619      	mov	r1, r3
 800405c:	4805      	ldr	r0, [pc, #20]	; (8004074 <MX_GPIO_Init+0x100>)
 800405e:	f7fd f917 	bl	8001290 <HAL_GPIO_Init>

}
 8004062:	bf00      	nop
 8004064:	3728      	adds	r7, #40	; 0x28
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40023800 	.word	0x40023800
 8004070:	40020000 	.word	0x40020000
 8004074:	40020800 	.word	0x40020800

08004078 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800407c:	4b12      	ldr	r3, [pc, #72]	; (80040c8 <MX_I2C1_Init+0x50>)
 800407e:	4a13      	ldr	r2, [pc, #76]	; (80040cc <MX_I2C1_Init+0x54>)
 8004080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004082:	4b11      	ldr	r3, [pc, #68]	; (80040c8 <MX_I2C1_Init+0x50>)
 8004084:	4a12      	ldr	r2, [pc, #72]	; (80040d0 <MX_I2C1_Init+0x58>)
 8004086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004088:	4b0f      	ldr	r3, [pc, #60]	; (80040c8 <MX_I2C1_Init+0x50>)
 800408a:	2200      	movs	r2, #0
 800408c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800408e:	4b0e      	ldr	r3, [pc, #56]	; (80040c8 <MX_I2C1_Init+0x50>)
 8004090:	2200      	movs	r2, #0
 8004092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004094:	4b0c      	ldr	r3, [pc, #48]	; (80040c8 <MX_I2C1_Init+0x50>)
 8004096:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800409a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800409c:	4b0a      	ldr	r3, [pc, #40]	; (80040c8 <MX_I2C1_Init+0x50>)
 800409e:	2200      	movs	r2, #0
 80040a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80040a2:	4b09      	ldr	r3, [pc, #36]	; (80040c8 <MX_I2C1_Init+0x50>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80040a8:	4b07      	ldr	r3, [pc, #28]	; (80040c8 <MX_I2C1_Init+0x50>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80040ae:	4b06      	ldr	r3, [pc, #24]	; (80040c8 <MX_I2C1_Init+0x50>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040b4:	4804      	ldr	r0, [pc, #16]	; (80040c8 <MX_I2C1_Init+0x50>)
 80040b6:	f7fd fa9f 	bl	80015f8 <HAL_I2C_Init>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80040c0:	f000 fa50 	bl	8004564 <Error_Handler>
  }

}
 80040c4:	bf00      	nop
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	20000230 	.word	0x20000230
 80040cc:	40005400 	.word	0x40005400
 80040d0:	000186a0 	.word	0x000186a0

080040d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08a      	sub	sp, #40	; 0x28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040dc:	f107 0314 	add.w	r3, r7, #20
 80040e0:	2200      	movs	r2, #0
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	609a      	str	r2, [r3, #8]
 80040e8:	60da      	str	r2, [r3, #12]
 80040ea:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a19      	ldr	r2, [pc, #100]	; (8004158 <HAL_I2C_MspInit+0x84>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d12b      	bne.n	800414e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f6:	2300      	movs	r3, #0
 80040f8:	613b      	str	r3, [r7, #16]
 80040fa:	4b18      	ldr	r3, [pc, #96]	; (800415c <HAL_I2C_MspInit+0x88>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fe:	4a17      	ldr	r2, [pc, #92]	; (800415c <HAL_I2C_MspInit+0x88>)
 8004100:	f043 0302 	orr.w	r3, r3, #2
 8004104:	6313      	str	r3, [r2, #48]	; 0x30
 8004106:	4b15      	ldr	r3, [pc, #84]	; (800415c <HAL_I2C_MspInit+0x88>)
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	613b      	str	r3, [r7, #16]
 8004110:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004112:	23c0      	movs	r3, #192	; 0xc0
 8004114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004116:	2312      	movs	r3, #18
 8004118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800411a:	2301      	movs	r3, #1
 800411c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800411e:	2303      	movs	r3, #3
 8004120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004122:	2304      	movs	r3, #4
 8004124:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004126:	f107 0314 	add.w	r3, r7, #20
 800412a:	4619      	mov	r1, r3
 800412c:	480c      	ldr	r0, [pc, #48]	; (8004160 <HAL_I2C_MspInit+0x8c>)
 800412e:	f7fd f8af 	bl	8001290 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004132:	2300      	movs	r3, #0
 8004134:	60fb      	str	r3, [r7, #12]
 8004136:	4b09      	ldr	r3, [pc, #36]	; (800415c <HAL_I2C_MspInit+0x88>)
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	4a08      	ldr	r2, [pc, #32]	; (800415c <HAL_I2C_MspInit+0x88>)
 800413c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004140:	6413      	str	r3, [r2, #64]	; 0x40
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_I2C_MspInit+0x88>)
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800414e:	bf00      	nop
 8004150:	3728      	adds	r7, #40	; 0x28
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40005400 	.word	0x40005400
 800415c:	40023800 	.word	0x40023800
 8004160:	40020400 	.word	0x40020400

08004164 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004164:	b598      	push	{r3, r4, r7, lr}
 8004166:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

HAL_Init();
 8004168:	f7fc ff0e 	bl	8000f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800416c:	f000 f876 	bl	800425c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004170:	f7ff ff00 	bl	8003f74 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004174:	f7ff ff80 	bl	8004078 <MX_I2C1_Init>
  MX_TIM1_Init();
 8004178:	f000 fabe 	bl	80046f8 <MX_TIM1_Init>
  MX_TIM3_Init();
 800417c:	f000 fb4c 	bl	8004818 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8004180:	f000 fc1a 	bl	80049b8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  configurarMPU6050();
 8004184:	f000 f8c8 	bl	8004318 <configurarMPU6050>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8004188:	2100      	movs	r1, #0
 800418a:	482c      	ldr	r0, [pc, #176]	; (800423c <main+0xd8>)
 800418c:	f7fe fdea 	bl	8002d64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8004190:	2104      	movs	r1, #4
 8004192:	482a      	ldr	r0, [pc, #168]	; (800423c <main+0xd8>)
 8004194:	f7fe fde6 	bl	8002d64 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Y=pedirDatosMPU();
 8004198:	f000 f8f2 	bl	8004380 <pedirDatosMPU>
 800419c:	eef0 7a40 	vmov.f32	s15, s0
 80041a0:	4b27      	ldr	r3, [pc, #156]	; (8004240 <main+0xdc>)
 80041a2:	edc3 7a00 	vstr	s15, [r3]
	  x[0]=Ref-Y;
 80041a6:	4b27      	ldr	r3, [pc, #156]	; (8004244 <main+0xe0>)
 80041a8:	ed93 7a00 	vldr	s14, [r3]
 80041ac:	4b24      	ldr	r3, [pc, #144]	; (8004240 <main+0xdc>)
 80041ae:	edd3 7a00 	vldr	s15, [r3]
 80041b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041b6:	4b24      	ldr	r3, [pc, #144]	; (8004248 <main+0xe4>)
 80041b8:	edc3 7a00 	vstr	s15, [r3]
	  x[2]=x[0]+x[2];
 80041bc:	4b22      	ldr	r3, [pc, #136]	; (8004248 <main+0xe4>)
 80041be:	ed93 7a00 	vldr	s14, [r3]
 80041c2:	4b21      	ldr	r3, [pc, #132]	; (8004248 <main+0xe4>)
 80041c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80041c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041cc:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <main+0xe4>)
 80041ce:	edc3 7a02 	vstr	s15, [r3, #8]
	  u=Kp*x[0]+Ki*(x[2])+Kd*(x[0]-x[1]);
 80041d2:	4b1d      	ldr	r3, [pc, #116]	; (8004248 <main+0xe4>)
 80041d4:	ed93 7a00 	vldr	s14, [r3]
 80041d8:	4b1c      	ldr	r3, [pc, #112]	; (800424c <main+0xe8>)
 80041da:	edd3 7a00 	vldr	s15, [r3]
 80041de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041e2:	4b19      	ldr	r3, [pc, #100]	; (8004248 <main+0xe4>)
 80041e4:	edd3 6a02 	vldr	s13, [r3, #8]
 80041e8:	4b19      	ldr	r3, [pc, #100]	; (8004250 <main+0xec>)
 80041ea:	edd3 7a00 	vldr	s15, [r3]
 80041ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80041f6:	4b14      	ldr	r3, [pc, #80]	; (8004248 <main+0xe4>)
 80041f8:	edd3 6a00 	vldr	s13, [r3]
 80041fc:	4b12      	ldr	r3, [pc, #72]	; (8004248 <main+0xe4>)
 80041fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8004202:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004206:	4b13      	ldr	r3, [pc, #76]	; (8004254 <main+0xf0>)
 8004208:	edd3 7a00 	vldr	s15, [r3]
 800420c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004210:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004214:	4b10      	ldr	r3, [pc, #64]	; (8004258 <main+0xf4>)
 8004216:	edc3 7a00 	vstr	s15, [r3]
	  motores(u);
 800421a:	4b0f      	ldr	r3, [pc, #60]	; (8004258 <main+0xf4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fc f992 	bl	8000548 <__aeabi_f2d>
 8004224:	4603      	mov	r3, r0
 8004226:	460c      	mov	r4, r1
 8004228:	ec44 3b10 	vmov	d0, r3, r4
 800422c:	f000 f8e4 	bl	80043f8 <motores>
	  x[1]=x[0];
 8004230:	4b05      	ldr	r3, [pc, #20]	; (8004248 <main+0xe4>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a04      	ldr	r2, [pc, #16]	; (8004248 <main+0xe4>)
 8004236:	6053      	str	r3, [r2, #4]
	  Y=pedirDatosMPU();
 8004238:	e7ae      	b.n	8004198 <main+0x34>
 800423a:	bf00      	nop
 800423c:	200002fc 	.word	0x200002fc
 8004240:	20000200 	.word	0x20000200
 8004244:	20000208 	.word	0x20000208
 8004248:	20000214 	.word	0x20000214
 800424c:	20000008 	.word	0x20000008
 8004250:	20000204 	.word	0x20000204
 8004254:	2000000c 	.word	0x2000000c
 8004258:	200002b8 	.word	0x200002b8

0800425c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b094      	sub	sp, #80	; 0x50
 8004260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004262:	f107 0320 	add.w	r3, r7, #32
 8004266:	2230      	movs	r2, #48	; 0x30
 8004268:	2100      	movs	r1, #0
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fc6a 	bl	8004b44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004270:	f107 030c 	add.w	r3, r7, #12
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004280:	2300      	movs	r3, #0
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	4b22      	ldr	r3, [pc, #136]	; (8004310 <SystemClock_Config+0xb4>)
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	4a21      	ldr	r2, [pc, #132]	; (8004310 <SystemClock_Config+0xb4>)
 800428a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800428e:	6413      	str	r3, [r2, #64]	; 0x40
 8004290:	4b1f      	ldr	r3, [pc, #124]	; (8004310 <SystemClock_Config+0xb4>)
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004298:	60bb      	str	r3, [r7, #8]
 800429a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800429c:	2300      	movs	r3, #0
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	4b1c      	ldr	r3, [pc, #112]	; (8004314 <SystemClock_Config+0xb8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1b      	ldr	r2, [pc, #108]	; (8004314 <SystemClock_Config+0xb8>)
 80042a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4b19      	ldr	r3, [pc, #100]	; (8004314 <SystemClock_Config+0xb8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042b4:	607b      	str	r3, [r7, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80042b8:	2302      	movs	r3, #2
 80042ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80042bc:	2301      	movs	r3, #1
 80042be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80042c0:	2310      	movs	r3, #16
 80042c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80042c4:	2300      	movs	r3, #0
 80042c6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042c8:	f107 0320 	add.w	r3, r7, #32
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7fe f8e9 	bl	80024a4 <HAL_RCC_OscConfig>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80042d8:	f000 f944 	bl	8004564 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80042dc:	230f      	movs	r3, #15
 80042de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80042e0:	2300      	movs	r3, #0
 80042e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80042e4:	2300      	movs	r3, #0
 80042e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80042e8:	2300      	movs	r3, #0
 80042ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80042ec:	2300      	movs	r3, #0
 80042ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80042f0:	f107 030c 	add.w	r3, r7, #12
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fe fb16 	bl	8002928 <HAL_RCC_ClockConfig>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8004302:	f000 f92f 	bl	8004564 <Error_Handler>
  }
}
 8004306:	bf00      	nop
 8004308:	3750      	adds	r7, #80	; 0x50
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	40023800 	.word	0x40023800
 8004314:	40007000 	.word	0x40007000

08004318 <configurarMPU6050>:

/* USER CODE BEGIN 4 */
void configurarMPU6050(){
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af02      	add	r7, sp, #8
	   DatoEnviado[0]=0x6B;
 800431e:	4b16      	ldr	r3, [pc, #88]	; (8004378 <configurarMPU6050+0x60>)
 8004320:	226b      	movs	r2, #107	; 0x6b
 8004322:	701a      	strb	r2, [r3, #0]
	   DatoEnviado[1]=0x00;
 8004324:	4b14      	ldr	r3, [pc, #80]	; (8004378 <configurarMPU6050+0x60>)
 8004326:	2200      	movs	r2, #0
 8004328:	705a      	strb	r2, [r3, #1]
	   HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050_AD,DatoEnviado,2,100);
 800432a:	2364      	movs	r3, #100	; 0x64
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	2302      	movs	r3, #2
 8004330:	4a11      	ldr	r2, [pc, #68]	; (8004378 <configurarMPU6050+0x60>)
 8004332:	21d0      	movs	r1, #208	; 0xd0
 8004334:	4811      	ldr	r0, [pc, #68]	; (800437c <configurarMPU6050+0x64>)
 8004336:	f7fd fa87 	bl	8001848 <HAL_I2C_Master_Transmit>
	   DatoEnviado[0]=0x19;
 800433a:	4b0f      	ldr	r3, [pc, #60]	; (8004378 <configurarMPU6050+0x60>)
 800433c:	2219      	movs	r2, #25
 800433e:	701a      	strb	r2, [r3, #0]
	   DatoEnviado[1]=0x07;
 8004340:	4b0d      	ldr	r3, [pc, #52]	; (8004378 <configurarMPU6050+0x60>)
 8004342:	2207      	movs	r2, #7
 8004344:	705a      	strb	r2, [r3, #1]
	   HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050_AD,DatoEnviado,2,100);
 8004346:	2364      	movs	r3, #100	; 0x64
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	2302      	movs	r3, #2
 800434c:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <configurarMPU6050+0x60>)
 800434e:	21d0      	movs	r1, #208	; 0xd0
 8004350:	480a      	ldr	r0, [pc, #40]	; (800437c <configurarMPU6050+0x64>)
 8004352:	f7fd fa79 	bl	8001848 <HAL_I2C_Master_Transmit>
	   DatoEnviado[0]=0x19;
 8004356:	4b08      	ldr	r3, [pc, #32]	; (8004378 <configurarMPU6050+0x60>)
 8004358:	2219      	movs	r2, #25
 800435a:	701a      	strb	r2, [r3, #0]
	   DatoEnviado[1]=0x07;
 800435c:	4b06      	ldr	r3, [pc, #24]	; (8004378 <configurarMPU6050+0x60>)
 800435e:	2207      	movs	r2, #7
 8004360:	705a      	strb	r2, [r3, #1]
	   HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050_AD,DatoEnviado,2,100);
 8004362:	2364      	movs	r3, #100	; 0x64
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	2302      	movs	r3, #2
 8004368:	4a03      	ldr	r2, [pc, #12]	; (8004378 <configurarMPU6050+0x60>)
 800436a:	21d0      	movs	r1, #208	; 0xd0
 800436c:	4803      	ldr	r0, [pc, #12]	; (800437c <configurarMPU6050+0x64>)
 800436e:	f7fd fa6b 	bl	8001848 <HAL_I2C_Master_Transmit>
}
 8004372:	bf00      	nop
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	20000294 	.word	0x20000294
 800437c:	20000230 	.word	0x20000230

08004380 <pedirDatosMPU>:

float pedirDatosMPU(){
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af02      	add	r7, sp, #8
	  float AY;
	  DatoEnviado[0]=0x3B;
 8004386:	4b18      	ldr	r3, [pc, #96]	; (80043e8 <pedirDatosMPU+0x68>)
 8004388:	223b      	movs	r2, #59	; 0x3b
 800438a:	701a      	strb	r2, [r3, #0]
	  DatoEnviado[1]=0x00;
 800438c:	4b16      	ldr	r3, [pc, #88]	; (80043e8 <pedirDatosMPU+0x68>)
 800438e:	2200      	movs	r2, #0
 8004390:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050_AD,&DatoEnviado[0],1,100);
 8004392:	2364      	movs	r3, #100	; 0x64
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	2301      	movs	r3, #1
 8004398:	4a13      	ldr	r2, [pc, #76]	; (80043e8 <pedirDatosMPU+0x68>)
 800439a:	21d0      	movs	r1, #208	; 0xd0
 800439c:	4813      	ldr	r0, [pc, #76]	; (80043ec <pedirDatosMPU+0x6c>)
 800439e:	f7fd fa53 	bl	8001848 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Receive(&hi2c1,(uint16_t)MPU6050_AD,DatoRecibido,14,100);
 80043a2:	2364      	movs	r3, #100	; 0x64
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	230e      	movs	r3, #14
 80043a8:	4a11      	ldr	r2, [pc, #68]	; (80043f0 <pedirDatosMPU+0x70>)
 80043aa:	21d0      	movs	r1, #208	; 0xd0
 80043ac:	480f      	ldr	r0, [pc, #60]	; (80043ec <pedirDatosMPU+0x6c>)
 80043ae:	f7fd fb49 	bl	8001a44 <HAL_I2C_Master_Receive>
	  AY=(float)(((int16_t)(DatoRecibido[2]<<8|DatoRecibido[3]))/(float)1638);
 80043b2:	4b0f      	ldr	r3, [pc, #60]	; (80043f0 <pedirDatosMPU+0x70>)
 80043b4:	789b      	ldrb	r3, [r3, #2]
 80043b6:	021b      	lsls	r3, r3, #8
 80043b8:	b21a      	sxth	r2, r3
 80043ba:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <pedirDatosMPU+0x70>)
 80043bc:	78db      	ldrb	r3, [r3, #3]
 80043be:	b21b      	sxth	r3, r3
 80043c0:	4313      	orrs	r3, r2
 80043c2:	b21b      	sxth	r3, r3
 80043c4:	ee07 3a90 	vmov	s15, r3
 80043c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80043cc:	eddf 6a09 	vldr	s13, [pc, #36]	; 80043f4 <pedirDatosMPU+0x74>
 80043d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043d4:	edc7 7a01 	vstr	s15, [r7, #4]
	  return AY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	ee07 3a90 	vmov	s15, r3
}
 80043de:	eeb0 0a67 	vmov.f32	s0, s15
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	20000294 	.word	0x20000294
 80043ec:	20000230 	.word	0x20000230
 80043f0:	20000284 	.word	0x20000284
 80043f4:	44ccc000 	.word	0x44ccc000

080043f8 <motores>:

void motores(double U){
 80043f8:	b5b0      	push	{r4, r5, r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	ed87 0b00 	vstr	d0, [r7]
	if (U < -1750){
 8004402:	a354      	add	r3, pc, #336	; (adr r3, 8004554 <motores+0x15c>)
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800440c:	f7fc fb66 	bl	8000adc <__aeabi_dcmplt>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d004      	beq.n	8004420 <motores+0x28>
		U=-1750;
 8004416:	a34f      	add	r3, pc, #316	; (adr r3, 8004554 <motores+0x15c>)
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	e9c7 2300 	strd	r2, r3, [r7]
	}
	if (U >1750){
 8004420:	a34e      	add	r3, pc, #312	; (adr r3, 800455c <motores+0x164>)
 8004422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004426:	e9d7 0100 	ldrd	r0, r1, [r7]
 800442a:	f7fc fb75 	bl	8000b18 <__aeabi_dcmpgt>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <motores+0x46>
			U=1750;
 8004434:	a349      	add	r3, pc, #292	; (adr r3, 800455c <motores+0x164>)
 8004436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443a:	e9c7 2300 	strd	r2, r3, [r7]
			}

	atras=0;
 800443e:	4b40      	ldr	r3, [pc, #256]	; (8004540 <motores+0x148>)
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
	adelante=0;
 8004444:	4b3f      	ldr	r3, [pc, #252]	; (8004544 <motores+0x14c>)
 8004446:	2200      	movs	r2, #0
 8004448:	601a      	str	r2, [r3, #0]
	if (U>0){
 800444a:	f04f 0200 	mov.w	r2, #0
 800444e:	f04f 0300 	mov.w	r3, #0
 8004452:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004456:	f7fc fb5f 	bl	8000b18 <__aeabi_dcmpgt>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d006      	beq.n	800446e <motores+0x76>
		adelante=U;       // PWM de los motores atras y adelante (las dos ruedas funcionan al tiempo)
 8004460:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004464:	f7fc fb78 	bl	8000b58 <__aeabi_d2iz>
 8004468:	4602      	mov	r2, r0
 800446a:	4b36      	ldr	r3, [pc, #216]	; (8004544 <motores+0x14c>)
 800446c:	601a      	str	r2, [r3, #0]
		}
	if (U<0){
 800446e:	f04f 0200 	mov.w	r2, #0
 8004472:	f04f 0300 	mov.w	r3, #0
 8004476:	e9d7 0100 	ldrd	r0, r1, [r7]
 800447a:	f7fc fb2f 	bl	8000adc <__aeabi_dcmplt>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00a      	beq.n	800449a <motores+0xa2>
		atras =fabs(U);
 8004484:	683c      	ldr	r4, [r7, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800448c:	4620      	mov	r0, r4
 800448e:	4629      	mov	r1, r5
 8004490:	f7fc fb62 	bl	8000b58 <__aeabi_d2iz>
 8004494:	4602      	mov	r2, r0
 8004496:	4b2a      	ldr	r3, [pc, #168]	; (8004540 <motores+0x148>)
 8004498:	601a      	str	r2, [r3, #0]
		}
	if (adelante != 0){
 800449a:	4b2a      	ldr	r3, [pc, #168]	; (8004544 <motores+0x14c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d021      	beq.n	80044e6 <motores+0xee>
	     if (atras == 0 ){
 80044a2:	4b27      	ldr	r3, [pc, #156]	; (8004540 <motores+0x148>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d11d      	bne.n	80044e6 <motores+0xee>
	    	 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,adelante);
 80044aa:	4b26      	ldr	r3, [pc, #152]	; (8004544 <motores+0x14c>)
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	4b26      	ldr	r3, [pc, #152]	; (8004548 <motores+0x150>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	635a      	str	r2, [r3, #52]	; 0x34
		 	 HAL_GPIO_WritePin(GPIOA,IN1_Pin,GPIO_PIN_SET);	///MANDAR UNO AL PIN IN1 DEL PUENTE H
 80044b4:	2201      	movs	r2, #1
 80044b6:	2101      	movs	r1, #1
 80044b8:	4824      	ldr	r0, [pc, #144]	; (800454c <motores+0x154>)
 80044ba:	f7fd f883 	bl	80015c4 <HAL_GPIO_WritePin>
		 	 HAL_GPIO_WritePin(GPIOA,IN2_Pin,GPIO_PIN_RESET);
 80044be:	2200      	movs	r2, #0
 80044c0:	2102      	movs	r1, #2
 80044c2:	4822      	ldr	r0, [pc, #136]	; (800454c <motores+0x154>)
 80044c4:	f7fd f87e 	bl	80015c4 <HAL_GPIO_WritePin>
		 	 __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,adelante);
 80044c8:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <motores+0x14c>)
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	4b1e      	ldr	r3, [pc, #120]	; (8004548 <motores+0x150>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	639a      	str	r2, [r3, #56]	; 0x38
		 	 HAL_GPIO_WritePin(GPIOC,IN3_Pin,GPIO_PIN_RESET);	///MANDAR UNO AL PIN IN1 DEL PUENTE H
 80044d2:	2200      	movs	r2, #0
 80044d4:	2110      	movs	r1, #16
 80044d6:	481e      	ldr	r0, [pc, #120]	; (8004550 <motores+0x158>)
 80044d8:	f7fd f874 	bl	80015c4 <HAL_GPIO_WritePin>
		 	 HAL_GPIO_WritePin(GPIOC,IN4_Pin,GPIO_PIN_SET);
 80044dc:	2201      	movs	r2, #1
 80044de:	2120      	movs	r1, #32
 80044e0:	481b      	ldr	r0, [pc, #108]	; (8004550 <motores+0x158>)
 80044e2:	f7fd f86f 	bl	80015c4 <HAL_GPIO_WritePin>
	     }
	  }

	if (atras != 0){
 80044e6:	4b16      	ldr	r3, [pc, #88]	; (8004540 <motores+0x148>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d021      	beq.n	8004532 <motores+0x13a>
		if (adelante == 0){
 80044ee:	4b15      	ldr	r3, [pc, #84]	; (8004544 <motores+0x14c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d11d      	bne.n	8004532 <motores+0x13a>
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,atras);
 80044f6:	4b12      	ldr	r3, [pc, #72]	; (8004540 <motores+0x148>)
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	4b13      	ldr	r3, [pc, #76]	; (8004548 <motores+0x150>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	635a      	str	r2, [r3, #52]	; 0x34
		 	HAL_GPIO_WritePin(GPIOA,IN1_Pin,GPIO_PIN_RESET);	///MANDAR CERO AL PIN IN1 DEL PUENTE H
 8004500:	2200      	movs	r2, #0
 8004502:	2101      	movs	r1, #1
 8004504:	4811      	ldr	r0, [pc, #68]	; (800454c <motores+0x154>)
 8004506:	f7fd f85d 	bl	80015c4 <HAL_GPIO_WritePin>
		 	HAL_GPIO_WritePin(GPIOA,IN2_Pin,GPIO_PIN_SET);
 800450a:	2201      	movs	r2, #1
 800450c:	2102      	movs	r1, #2
 800450e:	480f      	ldr	r0, [pc, #60]	; (800454c <motores+0x154>)
 8004510:	f7fd f858 	bl	80015c4 <HAL_GPIO_WritePin>
		    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,atras);
 8004514:	4b0a      	ldr	r3, [pc, #40]	; (8004540 <motores+0x148>)
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	4b0b      	ldr	r3, [pc, #44]	; (8004548 <motores+0x150>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	639a      	str	r2, [r3, #56]	; 0x38
		    HAL_GPIO_WritePin(GPIOC,IN3_Pin,GPIO_PIN_SET);	///MANDAR CERO AL PIN IN1 DEL PUENTE H
 800451e:	2201      	movs	r2, #1
 8004520:	2110      	movs	r1, #16
 8004522:	480b      	ldr	r0, [pc, #44]	; (8004550 <motores+0x158>)
 8004524:	f7fd f84e 	bl	80015c4 <HAL_GPIO_WritePin>
		 	HAL_GPIO_WritePin(GPIOC,IN4_Pin,GPIO_PIN_RESET);
 8004528:	2200      	movs	r2, #0
 800452a:	2120      	movs	r1, #32
 800452c:	4808      	ldr	r0, [pc, #32]	; (8004550 <motores+0x158>)
 800452e:	f7fd f849 	bl	80015c4 <HAL_GPIO_WritePin>
				}
			}
}
 8004532:	bf00      	nop
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bdb0      	pop	{r4, r5, r7, pc}
 800453a:	bf00      	nop
 800453c:	f3af 8000 	nop.w
 8004540:	2000020c 	.word	0x2000020c
 8004544:	20000210 	.word	0x20000210
 8004548:	200002fc 	.word	0x200002fc
 800454c:	40020000 	.word	0x40020000
 8004550:	40020800 	.word	0x40020800
 8004554:	00000000 	.word	0x00000000
 8004558:	c09b5800 	.word	0xc09b5800
 800455c:	00000000 	.word	0x00000000
 8004560:	409b5800 	.word	0x409b5800

08004564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004568:	bf00      	nop
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457a:	2300      	movs	r3, #0
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	4b10      	ldr	r3, [pc, #64]	; (80045c0 <HAL_MspInit+0x4c>)
 8004580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004582:	4a0f      	ldr	r2, [pc, #60]	; (80045c0 <HAL_MspInit+0x4c>)
 8004584:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004588:	6453      	str	r3, [r2, #68]	; 0x44
 800458a:	4b0d      	ldr	r3, [pc, #52]	; (80045c0 <HAL_MspInit+0x4c>)
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004592:	607b      	str	r3, [r7, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	603b      	str	r3, [r7, #0]
 800459a:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <HAL_MspInit+0x4c>)
 800459c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459e:	4a08      	ldr	r2, [pc, #32]	; (80045c0 <HAL_MspInit+0x4c>)
 80045a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045a4:	6413      	str	r3, [r2, #64]	; 0x40
 80045a6:	4b06      	ldr	r3, [pc, #24]	; (80045c0 <HAL_MspInit+0x4c>)
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ae:	603b      	str	r3, [r7, #0]
 80045b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	40023800 	.word	0x40023800

080045c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80045c8:	bf00      	nop
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045d2:	b480      	push	{r7}
 80045d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045d6:	e7fe      	b.n	80045d6 <HardFault_Handler+0x4>

080045d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045dc:	e7fe      	b.n	80045dc <MemManage_Handler+0x4>

080045de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045de:	b480      	push	{r7}
 80045e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80045e2:	e7fe      	b.n	80045e2 <BusFault_Handler+0x4>

080045e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80045e4:	b480      	push	{r7}
 80045e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80045e8:	e7fe      	b.n	80045e8 <UsageFault_Handler+0x4>

080045ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80045ea:	b480      	push	{r7}
 80045ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045ee:	bf00      	nop
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045fc:	bf00      	nop
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004606:	b480      	push	{r7}
 8004608:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800460a:	bf00      	nop
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004618:	f7fc fd08 	bl	800102c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800461c:	bf00      	nop
 800461e:	bd80      	pop	{r7, pc}

08004620 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004624:	4802      	ldr	r0, [pc, #8]	; (8004630 <TIM3_IRQHandler+0x10>)
 8004626:	f7fe fbdb 	bl	8002de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  /* USER CODE END TIM3_IRQn 1 */
}
 800462a:	bf00      	nop
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	200002bc 	.word	0x200002bc

08004634 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800463c:	4b11      	ldr	r3, [pc, #68]	; (8004684 <_sbrk+0x50>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d102      	bne.n	800464a <_sbrk+0x16>
		heap_end = &end;
 8004644:	4b0f      	ldr	r3, [pc, #60]	; (8004684 <_sbrk+0x50>)
 8004646:	4a10      	ldr	r2, [pc, #64]	; (8004688 <_sbrk+0x54>)
 8004648:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800464a:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <_sbrk+0x50>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004650:	4b0c      	ldr	r3, [pc, #48]	; (8004684 <_sbrk+0x50>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4413      	add	r3, r2
 8004658:	466a      	mov	r2, sp
 800465a:	4293      	cmp	r3, r2
 800465c:	d907      	bls.n	800466e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800465e:	f000 fa47 	bl	8004af0 <__errno>
 8004662:	4602      	mov	r2, r0
 8004664:	230c      	movs	r3, #12
 8004666:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004668:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800466c:	e006      	b.n	800467c <_sbrk+0x48>
	}

	heap_end += incr;
 800466e:	4b05      	ldr	r3, [pc, #20]	; (8004684 <_sbrk+0x50>)
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4413      	add	r3, r2
 8004676:	4a03      	ldr	r2, [pc, #12]	; (8004684 <_sbrk+0x50>)
 8004678:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800467a:	68fb      	ldr	r3, [r7, #12]
}
 800467c:	4618      	mov	r0, r3
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	20000220 	.word	0x20000220
 8004688:	20000380 	.word	0x20000380

0800468c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004690:	4b16      	ldr	r3, [pc, #88]	; (80046ec <SystemInit+0x60>)
 8004692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004696:	4a15      	ldr	r2, [pc, #84]	; (80046ec <SystemInit+0x60>)
 8004698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800469c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80046a0:	4b13      	ldr	r3, [pc, #76]	; (80046f0 <SystemInit+0x64>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a12      	ldr	r2, [pc, #72]	; (80046f0 <SystemInit+0x64>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80046ac:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <SystemInit+0x64>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80046b2:	4b0f      	ldr	r3, [pc, #60]	; (80046f0 <SystemInit+0x64>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a0e      	ldr	r2, [pc, #56]	; (80046f0 <SystemInit+0x64>)
 80046b8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80046bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80046c2:	4b0b      	ldr	r3, [pc, #44]	; (80046f0 <SystemInit+0x64>)
 80046c4:	4a0b      	ldr	r2, [pc, #44]	; (80046f4 <SystemInit+0x68>)
 80046c6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80046c8:	4b09      	ldr	r3, [pc, #36]	; (80046f0 <SystemInit+0x64>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a08      	ldr	r2, [pc, #32]	; (80046f0 <SystemInit+0x64>)
 80046ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80046d4:	4b06      	ldr	r3, [pc, #24]	; (80046f0 <SystemInit+0x64>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80046da:	4b04      	ldr	r3, [pc, #16]	; (80046ec <SystemInit+0x60>)
 80046dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80046e0:	609a      	str	r2, [r3, #8]
#endif
}
 80046e2:	bf00      	nop
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	e000ed00 	.word	0xe000ed00
 80046f0:	40023800 	.word	0x40023800
 80046f4:	24003010 	.word	0x24003010

080046f8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b092      	sub	sp, #72	; 0x48
 80046fc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004702:	2200      	movs	r2, #0
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	605a      	str	r2, [r3, #4]
 8004712:	609a      	str	r2, [r3, #8]
 8004714:	60da      	str	r2, [r3, #12]
 8004716:	611a      	str	r2, [r3, #16]
 8004718:	615a      	str	r2, [r3, #20]
 800471a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800471c:	1d3b      	adds	r3, r7, #4
 800471e:	2220      	movs	r2, #32
 8004720:	2100      	movs	r1, #0
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fa0e 	bl	8004b44 <memset>

  htim1.Instance = TIM1;
 8004728:	4b39      	ldr	r3, [pc, #228]	; (8004810 <MX_TIM1_Init+0x118>)
 800472a:	4a3a      	ldr	r2, [pc, #232]	; (8004814 <MX_TIM1_Init+0x11c>)
 800472c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 177;
 800472e:	4b38      	ldr	r3, [pc, #224]	; (8004810 <MX_TIM1_Init+0x118>)
 8004730:	22b1      	movs	r2, #177	; 0xb1
 8004732:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004734:	4b36      	ldr	r3, [pc, #216]	; (8004810 <MX_TIM1_Init+0x118>)
 8004736:	2200      	movs	r2, #0
 8004738:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1800;
 800473a:	4b35      	ldr	r3, [pc, #212]	; (8004810 <MX_TIM1_Init+0x118>)
 800473c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004740:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004742:	4b33      	ldr	r3, [pc, #204]	; (8004810 <MX_TIM1_Init+0x118>)
 8004744:	2200      	movs	r2, #0
 8004746:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004748:	4b31      	ldr	r3, [pc, #196]	; (8004810 <MX_TIM1_Init+0x118>)
 800474a:	2200      	movs	r2, #0
 800474c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800474e:	4b30      	ldr	r3, [pc, #192]	; (8004810 <MX_TIM1_Init+0x118>)
 8004750:	2200      	movs	r2, #0
 8004752:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004754:	482e      	ldr	r0, [pc, #184]	; (8004810 <MX_TIM1_Init+0x118>)
 8004756:	f7fe fada 	bl	8002d0e <HAL_TIM_PWM_Init>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8004760:	f7ff ff00 	bl	8004564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004764:	2300      	movs	r3, #0
 8004766:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004768:	2300      	movs	r3, #0
 800476a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800476c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004770:	4619      	mov	r1, r3
 8004772:	4827      	ldr	r0, [pc, #156]	; (8004810 <MX_TIM1_Init+0x118>)
 8004774:	f7ff f8fb 	bl	800396e <HAL_TIMEx_MasterConfigSynchronization>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800477e:	f7ff fef1 	bl	8004564 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004782:	2360      	movs	r3, #96	; 0x60
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004786:	2300      	movs	r3, #0
 8004788:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800478a:	2300      	movs	r3, #0
 800478c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800478e:	2300      	movs	r3, #0
 8004790:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004792:	2300      	movs	r3, #0
 8004794:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004796:	2300      	movs	r3, #0
 8004798:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800479a:	2300      	movs	r3, #0
 800479c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800479e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047a2:	2200      	movs	r2, #0
 80047a4:	4619      	mov	r1, r3
 80047a6:	481a      	ldr	r0, [pc, #104]	; (8004810 <MX_TIM1_Init+0x118>)
 80047a8:	f7fe fc22 	bl	8002ff0 <HAL_TIM_PWM_ConfigChannel>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80047b2:	f7ff fed7 	bl	8004564 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047ba:	2204      	movs	r2, #4
 80047bc:	4619      	mov	r1, r3
 80047be:	4814      	ldr	r0, [pc, #80]	; (8004810 <MX_TIM1_Init+0x118>)
 80047c0:	f7fe fc16 	bl	8002ff0 <HAL_TIM_PWM_ConfigChannel>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80047ca:	f7ff fecb 	bl	8004564 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80047ce:	2300      	movs	r3, #0
 80047d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80047da:	2300      	movs	r3, #0
 80047dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80047e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80047e8:	2300      	movs	r3, #0
 80047ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80047ec:	1d3b      	adds	r3, r7, #4
 80047ee:	4619      	mov	r1, r3
 80047f0:	4807      	ldr	r0, [pc, #28]	; (8004810 <MX_TIM1_Init+0x118>)
 80047f2:	f7ff f901 	bl	80039f8 <HAL_TIMEx_ConfigBreakDeadTime>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80047fc:	f7ff feb2 	bl	8004564 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8004800:	4803      	ldr	r0, [pc, #12]	; (8004810 <MX_TIM1_Init+0x118>)
 8004802:	f000 f89f 	bl	8004944 <HAL_TIM_MspPostInit>

}
 8004806:	bf00      	nop
 8004808:	3748      	adds	r7, #72	; 0x48
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	200002fc 	.word	0x200002fc
 8004814:	40010000 	.word	0x40010000

08004818 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800481e:	f107 0308 	add.w	r3, r7, #8
 8004822:	2200      	movs	r2, #0
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	605a      	str	r2, [r3, #4]
 8004828:	609a      	str	r2, [r3, #8]
 800482a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800482c:	463b      	mov	r3, r7
 800482e:	2200      	movs	r2, #0
 8004830:	601a      	str	r2, [r3, #0]
 8004832:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8004834:	4b1c      	ldr	r3, [pc, #112]	; (80048a8 <MX_TIM3_Init+0x90>)
 8004836:	4a1d      	ldr	r2, [pc, #116]	; (80048ac <MX_TIM3_Init+0x94>)
 8004838:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 800483a:	4b1b      	ldr	r3, [pc, #108]	; (80048a8 <MX_TIM3_Init+0x90>)
 800483c:	229f      	movs	r2, #159	; 0x9f
 800483e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004840:	4b19      	ldr	r3, [pc, #100]	; (80048a8 <MX_TIM3_Init+0x90>)
 8004842:	2200      	movs	r2, #0
 8004844:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8004846:	4b18      	ldr	r3, [pc, #96]	; (80048a8 <MX_TIM3_Init+0x90>)
 8004848:	2209      	movs	r2, #9
 800484a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800484c:	4b16      	ldr	r3, [pc, #88]	; (80048a8 <MX_TIM3_Init+0x90>)
 800484e:	2200      	movs	r2, #0
 8004850:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004852:	4b15      	ldr	r3, [pc, #84]	; (80048a8 <MX_TIM3_Init+0x90>)
 8004854:	2200      	movs	r2, #0
 8004856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004858:	4813      	ldr	r0, [pc, #76]	; (80048a8 <MX_TIM3_Init+0x90>)
 800485a:	f7fe fa2d 	bl	8002cb8 <HAL_TIM_Base_Init>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8004864:	f7ff fe7e 	bl	8004564 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004868:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800486c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800486e:	f107 0308 	add.w	r3, r7, #8
 8004872:	4619      	mov	r1, r3
 8004874:	480c      	ldr	r0, [pc, #48]	; (80048a8 <MX_TIM3_Init+0x90>)
 8004876:	f7fe fc81 	bl	800317c <HAL_TIM_ConfigClockSource>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8004880:	f7ff fe70 	bl	8004564 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004884:	2300      	movs	r3, #0
 8004886:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004888:	2300      	movs	r3, #0
 800488a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800488c:	463b      	mov	r3, r7
 800488e:	4619      	mov	r1, r3
 8004890:	4805      	ldr	r0, [pc, #20]	; (80048a8 <MX_TIM3_Init+0x90>)
 8004892:	f7ff f86c 	bl	800396e <HAL_TIMEx_MasterConfigSynchronization>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 800489c:	f7ff fe62 	bl	8004564 <Error_Handler>
  }

}
 80048a0:	bf00      	nop
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	200002bc 	.word	0x200002bc
 80048ac:	40000400 	.word	0x40000400

080048b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a0b      	ldr	r2, [pc, #44]	; (80048ec <HAL_TIM_PWM_MspInit+0x3c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d10d      	bne.n	80048de <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	4b0a      	ldr	r3, [pc, #40]	; (80048f0 <HAL_TIM_PWM_MspInit+0x40>)
 80048c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ca:	4a09      	ldr	r2, [pc, #36]	; (80048f0 <HAL_TIM_PWM_MspInit+0x40>)
 80048cc:	f043 0301 	orr.w	r3, r3, #1
 80048d0:	6453      	str	r3, [r2, #68]	; 0x44
 80048d2:	4b07      	ldr	r3, [pc, #28]	; (80048f0 <HAL_TIM_PWM_MspInit+0x40>)
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80048de:	bf00      	nop
 80048e0:	3714      	adds	r7, #20
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40010000 	.word	0x40010000
 80048f0:	40023800 	.word	0x40023800

080048f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a0e      	ldr	r2, [pc, #56]	; (800493c <HAL_TIM_Base_MspInit+0x48>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d115      	bne.n	8004932 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	4b0d      	ldr	r3, [pc, #52]	; (8004940 <HAL_TIM_Base_MspInit+0x4c>)
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	4a0c      	ldr	r2, [pc, #48]	; (8004940 <HAL_TIM_Base_MspInit+0x4c>)
 8004910:	f043 0302 	orr.w	r3, r3, #2
 8004914:	6413      	str	r3, [r2, #64]	; 0x40
 8004916:	4b0a      	ldr	r3, [pc, #40]	; (8004940 <HAL_TIM_Base_MspInit+0x4c>)
 8004918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004922:	2200      	movs	r2, #0
 8004924:	2100      	movs	r1, #0
 8004926:	201d      	movs	r0, #29
 8004928:	f7fc fc7b 	bl	8001222 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800492c:	201d      	movs	r0, #29
 800492e:	f7fc fc94 	bl	800125a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004932:	bf00      	nop
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40000400 	.word	0x40000400
 8004940:	40023800 	.word	0x40023800

08004944 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b088      	sub	sp, #32
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800494c:	f107 030c 	add.w	r3, r7, #12
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	605a      	str	r2, [r3, #4]
 8004956:	609a      	str	r2, [r3, #8]
 8004958:	60da      	str	r2, [r3, #12]
 800495a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a12      	ldr	r2, [pc, #72]	; (80049ac <HAL_TIM_MspPostInit+0x68>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d11e      	bne.n	80049a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004966:	2300      	movs	r3, #0
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <HAL_TIM_MspPostInit+0x6c>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496e:	4a10      	ldr	r2, [pc, #64]	; (80049b0 <HAL_TIM_MspPostInit+0x6c>)
 8004970:	f043 0310 	orr.w	r3, r3, #16
 8004974:	6313      	str	r3, [r2, #48]	; 0x30
 8004976:	4b0e      	ldr	r3, [pc, #56]	; (80049b0 <HAL_TIM_MspPostInit+0x6c>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	f003 0310 	and.w	r3, r3, #16
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8004982:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8004986:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004988:	2302      	movs	r3, #2
 800498a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498c:	2300      	movs	r3, #0
 800498e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004990:	2300      	movs	r3, #0
 8004992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004994:	2301      	movs	r3, #1
 8004996:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004998:	f107 030c 	add.w	r3, r7, #12
 800499c:	4619      	mov	r1, r3
 800499e:	4805      	ldr	r0, [pc, #20]	; (80049b4 <HAL_TIM_MspPostInit+0x70>)
 80049a0:	f7fc fc76 	bl	8001290 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80049a4:	bf00      	nop
 80049a6:	3720      	adds	r7, #32
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40010000 	.word	0x40010000
 80049b0:	40023800 	.word	0x40023800
 80049b4:	40021000 	.word	0x40021000

080049b8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80049bc:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049be:	4a12      	ldr	r2, [pc, #72]	; (8004a08 <MX_USART3_UART_Init+0x50>)
 80049c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80049c2:	4b10      	ldr	r3, [pc, #64]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80049c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80049ca:	4b0e      	ldr	r3, [pc, #56]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80049d0:	4b0c      	ldr	r3, [pc, #48]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80049d6:	4b0b      	ldr	r3, [pc, #44]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049d8:	2200      	movs	r2, #0
 80049da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80049dc:	4b09      	ldr	r3, [pc, #36]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049de:	220c      	movs	r2, #12
 80049e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049e2:	4b08      	ldr	r3, [pc, #32]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80049e8:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80049ee:	4805      	ldr	r0, [pc, #20]	; (8004a04 <MX_USART3_UART_Init+0x4c>)
 80049f0:	f7ff f868 	bl	8003ac4 <HAL_UART_Init>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d001      	beq.n	80049fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80049fa:	f7ff fdb3 	bl	8004564 <Error_Handler>
  }

}
 80049fe:	bf00      	nop
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	2000033c 	.word	0x2000033c
 8004a08:	40004800 	.word	0x40004800

08004a0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08a      	sub	sp, #40	; 0x28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	605a      	str	r2, [r3, #4]
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	60da      	str	r2, [r3, #12]
 8004a22:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a19      	ldr	r2, [pc, #100]	; (8004a90 <HAL_UART_MspInit+0x84>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d12c      	bne.n	8004a88 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004a2e:	2300      	movs	r3, #0
 8004a30:	613b      	str	r3, [r7, #16]
 8004a32:	4b18      	ldr	r3, [pc, #96]	; (8004a94 <HAL_UART_MspInit+0x88>)
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	4a17      	ldr	r2, [pc, #92]	; (8004a94 <HAL_UART_MspInit+0x88>)
 8004a38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a3e:	4b15      	ldr	r3, [pc, #84]	; (8004a94 <HAL_UART_MspInit+0x88>)
 8004a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a46:	613b      	str	r3, [r7, #16]
 8004a48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	4b11      	ldr	r3, [pc, #68]	; (8004a94 <HAL_UART_MspInit+0x88>)
 8004a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a52:	4a10      	ldr	r2, [pc, #64]	; (8004a94 <HAL_UART_MspInit+0x88>)
 8004a54:	f043 0302 	orr.w	r3, r3, #2
 8004a58:	6313      	str	r3, [r2, #48]	; 0x30
 8004a5a:	4b0e      	ldr	r3, [pc, #56]	; (8004a94 <HAL_UART_MspInit+0x88>)
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004a66:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a70:	2301      	movs	r3, #1
 8004a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a74:	2303      	movs	r3, #3
 8004a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004a78:	2307      	movs	r3, #7
 8004a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a7c:	f107 0314 	add.w	r3, r7, #20
 8004a80:	4619      	mov	r1, r3
 8004a82:	4805      	ldr	r0, [pc, #20]	; (8004a98 <HAL_UART_MspInit+0x8c>)
 8004a84:	f7fc fc04 	bl	8001290 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004a88:	bf00      	nop
 8004a8a:	3728      	adds	r7, #40	; 0x28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40004800 	.word	0x40004800
 8004a94:	40023800 	.word	0x40023800
 8004a98:	40020400 	.word	0x40020400

08004a9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004a9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ad4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004aa0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004aa2:	e003      	b.n	8004aac <LoopCopyDataInit>

08004aa4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004aa4:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004aa6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004aa8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004aaa:	3104      	adds	r1, #4

08004aac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004aac:	480b      	ldr	r0, [pc, #44]	; (8004adc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004aae:	4b0c      	ldr	r3, [pc, #48]	; (8004ae0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004ab0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004ab2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004ab4:	d3f6      	bcc.n	8004aa4 <CopyDataInit>
  ldr  r2, =_sbss
 8004ab6:	4a0b      	ldr	r2, [pc, #44]	; (8004ae4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004ab8:	e002      	b.n	8004ac0 <LoopFillZerobss>

08004aba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004aba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004abc:	f842 3b04 	str.w	r3, [r2], #4

08004ac0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004ac0:	4b09      	ldr	r3, [pc, #36]	; (8004ae8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004ac2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004ac4:	d3f9      	bcc.n	8004aba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004ac6:	f7ff fde1 	bl	800468c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004aca:	f000 f817 	bl	8004afc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ace:	f7ff fb49 	bl	8004164 <main>
  bx  lr    
 8004ad2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004ad4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004ad8:	080088c0 	.word	0x080088c0
  ldr  r0, =_sdata
 8004adc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004ae0:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8004ae4:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8004ae8:	20000380 	.word	0x20000380

08004aec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004aec:	e7fe      	b.n	8004aec <ADC_IRQHandler>
	...

08004af0 <__errno>:
 8004af0:	4b01      	ldr	r3, [pc, #4]	; (8004af8 <__errno+0x8>)
 8004af2:	6818      	ldr	r0, [r3, #0]
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	20000014 	.word	0x20000014

08004afc <__libc_init_array>:
 8004afc:	b570      	push	{r4, r5, r6, lr}
 8004afe:	4e0d      	ldr	r6, [pc, #52]	; (8004b34 <__libc_init_array+0x38>)
 8004b00:	4c0d      	ldr	r4, [pc, #52]	; (8004b38 <__libc_init_array+0x3c>)
 8004b02:	1ba4      	subs	r4, r4, r6
 8004b04:	10a4      	asrs	r4, r4, #2
 8004b06:	2500      	movs	r5, #0
 8004b08:	42a5      	cmp	r5, r4
 8004b0a:	d109      	bne.n	8004b20 <__libc_init_array+0x24>
 8004b0c:	4e0b      	ldr	r6, [pc, #44]	; (8004b3c <__libc_init_array+0x40>)
 8004b0e:	4c0c      	ldr	r4, [pc, #48]	; (8004b40 <__libc_init_array+0x44>)
 8004b10:	f003 fd58 	bl	80085c4 <_init>
 8004b14:	1ba4      	subs	r4, r4, r6
 8004b16:	10a4      	asrs	r4, r4, #2
 8004b18:	2500      	movs	r5, #0
 8004b1a:	42a5      	cmp	r5, r4
 8004b1c:	d105      	bne.n	8004b2a <__libc_init_array+0x2e>
 8004b1e:	bd70      	pop	{r4, r5, r6, pc}
 8004b20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b24:	4798      	blx	r3
 8004b26:	3501      	adds	r5, #1
 8004b28:	e7ee      	b.n	8004b08 <__libc_init_array+0xc>
 8004b2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b2e:	4798      	blx	r3
 8004b30:	3501      	adds	r5, #1
 8004b32:	e7f2      	b.n	8004b1a <__libc_init_array+0x1e>
 8004b34:	080088b8 	.word	0x080088b8
 8004b38:	080088b8 	.word	0x080088b8
 8004b3c:	080088b8 	.word	0x080088b8
 8004b40:	080088bc 	.word	0x080088bc

08004b44 <memset>:
 8004b44:	4402      	add	r2, r0
 8004b46:	4603      	mov	r3, r0
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d100      	bne.n	8004b4e <memset+0xa>
 8004b4c:	4770      	bx	lr
 8004b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b52:	e7f9      	b.n	8004b48 <memset+0x4>

08004b54 <__cvt>:
 8004b54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b58:	ec55 4b10 	vmov	r4, r5, d0
 8004b5c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004b5e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b62:	2d00      	cmp	r5, #0
 8004b64:	460e      	mov	r6, r1
 8004b66:	4691      	mov	r9, r2
 8004b68:	4619      	mov	r1, r3
 8004b6a:	bfb8      	it	lt
 8004b6c:	4622      	movlt	r2, r4
 8004b6e:	462b      	mov	r3, r5
 8004b70:	f027 0720 	bic.w	r7, r7, #32
 8004b74:	bfbb      	ittet	lt
 8004b76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004b7a:	461d      	movlt	r5, r3
 8004b7c:	2300      	movge	r3, #0
 8004b7e:	232d      	movlt	r3, #45	; 0x2d
 8004b80:	bfb8      	it	lt
 8004b82:	4614      	movlt	r4, r2
 8004b84:	2f46      	cmp	r7, #70	; 0x46
 8004b86:	700b      	strb	r3, [r1, #0]
 8004b88:	d004      	beq.n	8004b94 <__cvt+0x40>
 8004b8a:	2f45      	cmp	r7, #69	; 0x45
 8004b8c:	d100      	bne.n	8004b90 <__cvt+0x3c>
 8004b8e:	3601      	adds	r6, #1
 8004b90:	2102      	movs	r1, #2
 8004b92:	e000      	b.n	8004b96 <__cvt+0x42>
 8004b94:	2103      	movs	r1, #3
 8004b96:	ab03      	add	r3, sp, #12
 8004b98:	9301      	str	r3, [sp, #4]
 8004b9a:	ab02      	add	r3, sp, #8
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	4632      	mov	r2, r6
 8004ba0:	4653      	mov	r3, sl
 8004ba2:	ec45 4b10 	vmov	d0, r4, r5
 8004ba6:	f001 fd77 	bl	8006698 <_dtoa_r>
 8004baa:	2f47      	cmp	r7, #71	; 0x47
 8004bac:	4680      	mov	r8, r0
 8004bae:	d102      	bne.n	8004bb6 <__cvt+0x62>
 8004bb0:	f019 0f01 	tst.w	r9, #1
 8004bb4:	d026      	beq.n	8004c04 <__cvt+0xb0>
 8004bb6:	2f46      	cmp	r7, #70	; 0x46
 8004bb8:	eb08 0906 	add.w	r9, r8, r6
 8004bbc:	d111      	bne.n	8004be2 <__cvt+0x8e>
 8004bbe:	f898 3000 	ldrb.w	r3, [r8]
 8004bc2:	2b30      	cmp	r3, #48	; 0x30
 8004bc4:	d10a      	bne.n	8004bdc <__cvt+0x88>
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2300      	movs	r3, #0
 8004bca:	4620      	mov	r0, r4
 8004bcc:	4629      	mov	r1, r5
 8004bce:	f7fb ff7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bd2:	b918      	cbnz	r0, 8004bdc <__cvt+0x88>
 8004bd4:	f1c6 0601 	rsb	r6, r6, #1
 8004bd8:	f8ca 6000 	str.w	r6, [sl]
 8004bdc:	f8da 3000 	ldr.w	r3, [sl]
 8004be0:	4499      	add	r9, r3
 8004be2:	2200      	movs	r2, #0
 8004be4:	2300      	movs	r3, #0
 8004be6:	4620      	mov	r0, r4
 8004be8:	4629      	mov	r1, r5
 8004bea:	f7fb ff6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bee:	b938      	cbnz	r0, 8004c00 <__cvt+0xac>
 8004bf0:	2230      	movs	r2, #48	; 0x30
 8004bf2:	9b03      	ldr	r3, [sp, #12]
 8004bf4:	454b      	cmp	r3, r9
 8004bf6:	d205      	bcs.n	8004c04 <__cvt+0xb0>
 8004bf8:	1c59      	adds	r1, r3, #1
 8004bfa:	9103      	str	r1, [sp, #12]
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	e7f8      	b.n	8004bf2 <__cvt+0x9e>
 8004c00:	f8cd 900c 	str.w	r9, [sp, #12]
 8004c04:	9b03      	ldr	r3, [sp, #12]
 8004c06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c08:	eba3 0308 	sub.w	r3, r3, r8
 8004c0c:	4640      	mov	r0, r8
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	b004      	add	sp, #16
 8004c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004c16 <__exponent>:
 8004c16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c18:	2900      	cmp	r1, #0
 8004c1a:	4604      	mov	r4, r0
 8004c1c:	bfba      	itte	lt
 8004c1e:	4249      	neglt	r1, r1
 8004c20:	232d      	movlt	r3, #45	; 0x2d
 8004c22:	232b      	movge	r3, #43	; 0x2b
 8004c24:	2909      	cmp	r1, #9
 8004c26:	f804 2b02 	strb.w	r2, [r4], #2
 8004c2a:	7043      	strb	r3, [r0, #1]
 8004c2c:	dd20      	ble.n	8004c70 <__exponent+0x5a>
 8004c2e:	f10d 0307 	add.w	r3, sp, #7
 8004c32:	461f      	mov	r7, r3
 8004c34:	260a      	movs	r6, #10
 8004c36:	fb91 f5f6 	sdiv	r5, r1, r6
 8004c3a:	fb06 1115 	mls	r1, r6, r5, r1
 8004c3e:	3130      	adds	r1, #48	; 0x30
 8004c40:	2d09      	cmp	r5, #9
 8004c42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004c46:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004c4a:	4629      	mov	r1, r5
 8004c4c:	dc09      	bgt.n	8004c62 <__exponent+0x4c>
 8004c4e:	3130      	adds	r1, #48	; 0x30
 8004c50:	3b02      	subs	r3, #2
 8004c52:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004c56:	42bb      	cmp	r3, r7
 8004c58:	4622      	mov	r2, r4
 8004c5a:	d304      	bcc.n	8004c66 <__exponent+0x50>
 8004c5c:	1a10      	subs	r0, r2, r0
 8004c5e:	b003      	add	sp, #12
 8004c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c62:	4613      	mov	r3, r2
 8004c64:	e7e7      	b.n	8004c36 <__exponent+0x20>
 8004c66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c6a:	f804 2b01 	strb.w	r2, [r4], #1
 8004c6e:	e7f2      	b.n	8004c56 <__exponent+0x40>
 8004c70:	2330      	movs	r3, #48	; 0x30
 8004c72:	4419      	add	r1, r3
 8004c74:	7083      	strb	r3, [r0, #2]
 8004c76:	1d02      	adds	r2, r0, #4
 8004c78:	70c1      	strb	r1, [r0, #3]
 8004c7a:	e7ef      	b.n	8004c5c <__exponent+0x46>

08004c7c <_printf_float>:
 8004c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c80:	b08d      	sub	sp, #52	; 0x34
 8004c82:	460c      	mov	r4, r1
 8004c84:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004c88:	4616      	mov	r6, r2
 8004c8a:	461f      	mov	r7, r3
 8004c8c:	4605      	mov	r5, r0
 8004c8e:	f002 fde7 	bl	8007860 <_localeconv_r>
 8004c92:	6803      	ldr	r3, [r0, #0]
 8004c94:	9304      	str	r3, [sp, #16]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fb fa9a 	bl	80001d0 <strlen>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004ca0:	f8d8 3000 	ldr.w	r3, [r8]
 8004ca4:	9005      	str	r0, [sp, #20]
 8004ca6:	3307      	adds	r3, #7
 8004ca8:	f023 0307 	bic.w	r3, r3, #7
 8004cac:	f103 0208 	add.w	r2, r3, #8
 8004cb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004cb4:	f8d4 b000 	ldr.w	fp, [r4]
 8004cb8:	f8c8 2000 	str.w	r2, [r8]
 8004cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004cc4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004cc8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ccc:	9307      	str	r3, [sp, #28]
 8004cce:	f8cd 8018 	str.w	r8, [sp, #24]
 8004cd2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cd6:	4ba7      	ldr	r3, [pc, #668]	; (8004f74 <_printf_float+0x2f8>)
 8004cd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cdc:	f7fb ff26 	bl	8000b2c <__aeabi_dcmpun>
 8004ce0:	bb70      	cbnz	r0, 8004d40 <_printf_float+0xc4>
 8004ce2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ce6:	4ba3      	ldr	r3, [pc, #652]	; (8004f74 <_printf_float+0x2f8>)
 8004ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cec:	f7fb ff00 	bl	8000af0 <__aeabi_dcmple>
 8004cf0:	bb30      	cbnz	r0, 8004d40 <_printf_float+0xc4>
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	4640      	mov	r0, r8
 8004cf8:	4649      	mov	r1, r9
 8004cfa:	f7fb feef 	bl	8000adc <__aeabi_dcmplt>
 8004cfe:	b110      	cbz	r0, 8004d06 <_printf_float+0x8a>
 8004d00:	232d      	movs	r3, #45	; 0x2d
 8004d02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d06:	4a9c      	ldr	r2, [pc, #624]	; (8004f78 <_printf_float+0x2fc>)
 8004d08:	4b9c      	ldr	r3, [pc, #624]	; (8004f7c <_printf_float+0x300>)
 8004d0a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004d0e:	bf8c      	ite	hi
 8004d10:	4690      	movhi	r8, r2
 8004d12:	4698      	movls	r8, r3
 8004d14:	2303      	movs	r3, #3
 8004d16:	f02b 0204 	bic.w	r2, fp, #4
 8004d1a:	6123      	str	r3, [r4, #16]
 8004d1c:	6022      	str	r2, [r4, #0]
 8004d1e:	f04f 0900 	mov.w	r9, #0
 8004d22:	9700      	str	r7, [sp, #0]
 8004d24:	4633      	mov	r3, r6
 8004d26:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d28:	4621      	mov	r1, r4
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	f000 f9e6 	bl	80050fc <_printf_common>
 8004d30:	3001      	adds	r0, #1
 8004d32:	f040 808d 	bne.w	8004e50 <_printf_float+0x1d4>
 8004d36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d3a:	b00d      	add	sp, #52	; 0x34
 8004d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d40:	4642      	mov	r2, r8
 8004d42:	464b      	mov	r3, r9
 8004d44:	4640      	mov	r0, r8
 8004d46:	4649      	mov	r1, r9
 8004d48:	f7fb fef0 	bl	8000b2c <__aeabi_dcmpun>
 8004d4c:	b110      	cbz	r0, 8004d54 <_printf_float+0xd8>
 8004d4e:	4a8c      	ldr	r2, [pc, #560]	; (8004f80 <_printf_float+0x304>)
 8004d50:	4b8c      	ldr	r3, [pc, #560]	; (8004f84 <_printf_float+0x308>)
 8004d52:	e7da      	b.n	8004d0a <_printf_float+0x8e>
 8004d54:	6861      	ldr	r1, [r4, #4]
 8004d56:	1c4b      	adds	r3, r1, #1
 8004d58:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004d5c:	a80a      	add	r0, sp, #40	; 0x28
 8004d5e:	d13e      	bne.n	8004dde <_printf_float+0x162>
 8004d60:	2306      	movs	r3, #6
 8004d62:	6063      	str	r3, [r4, #4]
 8004d64:	2300      	movs	r3, #0
 8004d66:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004d6a:	ab09      	add	r3, sp, #36	; 0x24
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	ec49 8b10 	vmov	d0, r8, r9
 8004d72:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d76:	6022      	str	r2, [r4, #0]
 8004d78:	f8cd a004 	str.w	sl, [sp, #4]
 8004d7c:	6861      	ldr	r1, [r4, #4]
 8004d7e:	4628      	mov	r0, r5
 8004d80:	f7ff fee8 	bl	8004b54 <__cvt>
 8004d84:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004d88:	2b47      	cmp	r3, #71	; 0x47
 8004d8a:	4680      	mov	r8, r0
 8004d8c:	d109      	bne.n	8004da2 <_printf_float+0x126>
 8004d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d90:	1cd8      	adds	r0, r3, #3
 8004d92:	db02      	blt.n	8004d9a <_printf_float+0x11e>
 8004d94:	6862      	ldr	r2, [r4, #4]
 8004d96:	4293      	cmp	r3, r2
 8004d98:	dd47      	ble.n	8004e2a <_printf_float+0x1ae>
 8004d9a:	f1aa 0a02 	sub.w	sl, sl, #2
 8004d9e:	fa5f fa8a 	uxtb.w	sl, sl
 8004da2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004da6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004da8:	d824      	bhi.n	8004df4 <_printf_float+0x178>
 8004daa:	3901      	subs	r1, #1
 8004dac:	4652      	mov	r2, sl
 8004dae:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004db2:	9109      	str	r1, [sp, #36]	; 0x24
 8004db4:	f7ff ff2f 	bl	8004c16 <__exponent>
 8004db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dba:	1813      	adds	r3, r2, r0
 8004dbc:	2a01      	cmp	r2, #1
 8004dbe:	4681      	mov	r9, r0
 8004dc0:	6123      	str	r3, [r4, #16]
 8004dc2:	dc02      	bgt.n	8004dca <_printf_float+0x14e>
 8004dc4:	6822      	ldr	r2, [r4, #0]
 8004dc6:	07d1      	lsls	r1, r2, #31
 8004dc8:	d501      	bpl.n	8004dce <_printf_float+0x152>
 8004dca:	3301      	adds	r3, #1
 8004dcc:	6123      	str	r3, [r4, #16]
 8004dce:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d0a5      	beq.n	8004d22 <_printf_float+0xa6>
 8004dd6:	232d      	movs	r3, #45	; 0x2d
 8004dd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ddc:	e7a1      	b.n	8004d22 <_printf_float+0xa6>
 8004dde:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004de2:	f000 8177 	beq.w	80050d4 <_printf_float+0x458>
 8004de6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004dea:	d1bb      	bne.n	8004d64 <_printf_float+0xe8>
 8004dec:	2900      	cmp	r1, #0
 8004dee:	d1b9      	bne.n	8004d64 <_printf_float+0xe8>
 8004df0:	2301      	movs	r3, #1
 8004df2:	e7b6      	b.n	8004d62 <_printf_float+0xe6>
 8004df4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004df8:	d119      	bne.n	8004e2e <_printf_float+0x1b2>
 8004dfa:	2900      	cmp	r1, #0
 8004dfc:	6863      	ldr	r3, [r4, #4]
 8004dfe:	dd0c      	ble.n	8004e1a <_printf_float+0x19e>
 8004e00:	6121      	str	r1, [r4, #16]
 8004e02:	b913      	cbnz	r3, 8004e0a <_printf_float+0x18e>
 8004e04:	6822      	ldr	r2, [r4, #0]
 8004e06:	07d2      	lsls	r2, r2, #31
 8004e08:	d502      	bpl.n	8004e10 <_printf_float+0x194>
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	440b      	add	r3, r1
 8004e0e:	6123      	str	r3, [r4, #16]
 8004e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e12:	65a3      	str	r3, [r4, #88]	; 0x58
 8004e14:	f04f 0900 	mov.w	r9, #0
 8004e18:	e7d9      	b.n	8004dce <_printf_float+0x152>
 8004e1a:	b913      	cbnz	r3, 8004e22 <_printf_float+0x1a6>
 8004e1c:	6822      	ldr	r2, [r4, #0]
 8004e1e:	07d0      	lsls	r0, r2, #31
 8004e20:	d501      	bpl.n	8004e26 <_printf_float+0x1aa>
 8004e22:	3302      	adds	r3, #2
 8004e24:	e7f3      	b.n	8004e0e <_printf_float+0x192>
 8004e26:	2301      	movs	r3, #1
 8004e28:	e7f1      	b.n	8004e0e <_printf_float+0x192>
 8004e2a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004e2e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004e32:	4293      	cmp	r3, r2
 8004e34:	db05      	blt.n	8004e42 <_printf_float+0x1c6>
 8004e36:	6822      	ldr	r2, [r4, #0]
 8004e38:	6123      	str	r3, [r4, #16]
 8004e3a:	07d1      	lsls	r1, r2, #31
 8004e3c:	d5e8      	bpl.n	8004e10 <_printf_float+0x194>
 8004e3e:	3301      	adds	r3, #1
 8004e40:	e7e5      	b.n	8004e0e <_printf_float+0x192>
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	bfd4      	ite	le
 8004e46:	f1c3 0302 	rsble	r3, r3, #2
 8004e4a:	2301      	movgt	r3, #1
 8004e4c:	4413      	add	r3, r2
 8004e4e:	e7de      	b.n	8004e0e <_printf_float+0x192>
 8004e50:	6823      	ldr	r3, [r4, #0]
 8004e52:	055a      	lsls	r2, r3, #21
 8004e54:	d407      	bmi.n	8004e66 <_printf_float+0x1ea>
 8004e56:	6923      	ldr	r3, [r4, #16]
 8004e58:	4642      	mov	r2, r8
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	47b8      	blx	r7
 8004e60:	3001      	adds	r0, #1
 8004e62:	d12b      	bne.n	8004ebc <_printf_float+0x240>
 8004e64:	e767      	b.n	8004d36 <_printf_float+0xba>
 8004e66:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004e6a:	f240 80dc 	bls.w	8005026 <_printf_float+0x3aa>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2300      	movs	r3, #0
 8004e72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e76:	f7fb fe27 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e7a:	2800      	cmp	r0, #0
 8004e7c:	d033      	beq.n	8004ee6 <_printf_float+0x26a>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	4a41      	ldr	r2, [pc, #260]	; (8004f88 <_printf_float+0x30c>)
 8004e82:	4631      	mov	r1, r6
 8004e84:	4628      	mov	r0, r5
 8004e86:	47b8      	blx	r7
 8004e88:	3001      	adds	r0, #1
 8004e8a:	f43f af54 	beq.w	8004d36 <_printf_float+0xba>
 8004e8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e92:	429a      	cmp	r2, r3
 8004e94:	db02      	blt.n	8004e9c <_printf_float+0x220>
 8004e96:	6823      	ldr	r3, [r4, #0]
 8004e98:	07d8      	lsls	r0, r3, #31
 8004e9a:	d50f      	bpl.n	8004ebc <_printf_float+0x240>
 8004e9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ea0:	4631      	mov	r1, r6
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	47b8      	blx	r7
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	f43f af45 	beq.w	8004d36 <_printf_float+0xba>
 8004eac:	f04f 0800 	mov.w	r8, #0
 8004eb0:	f104 091a 	add.w	r9, r4, #26
 8004eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	4543      	cmp	r3, r8
 8004eba:	dc09      	bgt.n	8004ed0 <_printf_float+0x254>
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	079b      	lsls	r3, r3, #30
 8004ec0:	f100 8103 	bmi.w	80050ca <_printf_float+0x44e>
 8004ec4:	68e0      	ldr	r0, [r4, #12]
 8004ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ec8:	4298      	cmp	r0, r3
 8004eca:	bfb8      	it	lt
 8004ecc:	4618      	movlt	r0, r3
 8004ece:	e734      	b.n	8004d3a <_printf_float+0xbe>
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	464a      	mov	r2, r9
 8004ed4:	4631      	mov	r1, r6
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	47b8      	blx	r7
 8004eda:	3001      	adds	r0, #1
 8004edc:	f43f af2b 	beq.w	8004d36 <_printf_float+0xba>
 8004ee0:	f108 0801 	add.w	r8, r8, #1
 8004ee4:	e7e6      	b.n	8004eb4 <_printf_float+0x238>
 8004ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	dc2b      	bgt.n	8004f44 <_printf_float+0x2c8>
 8004eec:	2301      	movs	r3, #1
 8004eee:	4a26      	ldr	r2, [pc, #152]	; (8004f88 <_printf_float+0x30c>)
 8004ef0:	4631      	mov	r1, r6
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	47b8      	blx	r7
 8004ef6:	3001      	adds	r0, #1
 8004ef8:	f43f af1d 	beq.w	8004d36 <_printf_float+0xba>
 8004efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004efe:	b923      	cbnz	r3, 8004f0a <_printf_float+0x28e>
 8004f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f02:	b913      	cbnz	r3, 8004f0a <_printf_float+0x28e>
 8004f04:	6823      	ldr	r3, [r4, #0]
 8004f06:	07d9      	lsls	r1, r3, #31
 8004f08:	d5d8      	bpl.n	8004ebc <_printf_float+0x240>
 8004f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f0e:	4631      	mov	r1, r6
 8004f10:	4628      	mov	r0, r5
 8004f12:	47b8      	blx	r7
 8004f14:	3001      	adds	r0, #1
 8004f16:	f43f af0e 	beq.w	8004d36 <_printf_float+0xba>
 8004f1a:	f04f 0900 	mov.w	r9, #0
 8004f1e:	f104 0a1a 	add.w	sl, r4, #26
 8004f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f24:	425b      	negs	r3, r3
 8004f26:	454b      	cmp	r3, r9
 8004f28:	dc01      	bgt.n	8004f2e <_printf_float+0x2b2>
 8004f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f2c:	e794      	b.n	8004e58 <_printf_float+0x1dc>
 8004f2e:	2301      	movs	r3, #1
 8004f30:	4652      	mov	r2, sl
 8004f32:	4631      	mov	r1, r6
 8004f34:	4628      	mov	r0, r5
 8004f36:	47b8      	blx	r7
 8004f38:	3001      	adds	r0, #1
 8004f3a:	f43f aefc 	beq.w	8004d36 <_printf_float+0xba>
 8004f3e:	f109 0901 	add.w	r9, r9, #1
 8004f42:	e7ee      	b.n	8004f22 <_printf_float+0x2a6>
 8004f44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	bfa8      	it	ge
 8004f4c:	461a      	movge	r2, r3
 8004f4e:	2a00      	cmp	r2, #0
 8004f50:	4691      	mov	r9, r2
 8004f52:	dd07      	ble.n	8004f64 <_printf_float+0x2e8>
 8004f54:	4613      	mov	r3, r2
 8004f56:	4631      	mov	r1, r6
 8004f58:	4642      	mov	r2, r8
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	47b8      	blx	r7
 8004f5e:	3001      	adds	r0, #1
 8004f60:	f43f aee9 	beq.w	8004d36 <_printf_float+0xba>
 8004f64:	f104 031a 	add.w	r3, r4, #26
 8004f68:	f04f 0b00 	mov.w	fp, #0
 8004f6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f70:	9306      	str	r3, [sp, #24]
 8004f72:	e015      	b.n	8004fa0 <_printf_float+0x324>
 8004f74:	7fefffff 	.word	0x7fefffff
 8004f78:	080085fc 	.word	0x080085fc
 8004f7c:	080085f8 	.word	0x080085f8
 8004f80:	08008604 	.word	0x08008604
 8004f84:	08008600 	.word	0x08008600
 8004f88:	08008608 	.word	0x08008608
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	9a06      	ldr	r2, [sp, #24]
 8004f90:	4631      	mov	r1, r6
 8004f92:	4628      	mov	r0, r5
 8004f94:	47b8      	blx	r7
 8004f96:	3001      	adds	r0, #1
 8004f98:	f43f aecd 	beq.w	8004d36 <_printf_float+0xba>
 8004f9c:	f10b 0b01 	add.w	fp, fp, #1
 8004fa0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004fa4:	ebaa 0309 	sub.w	r3, sl, r9
 8004fa8:	455b      	cmp	r3, fp
 8004faa:	dcef      	bgt.n	8004f8c <_printf_float+0x310>
 8004fac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	44d0      	add	r8, sl
 8004fb4:	db15      	blt.n	8004fe2 <_printf_float+0x366>
 8004fb6:	6823      	ldr	r3, [r4, #0]
 8004fb8:	07da      	lsls	r2, r3, #31
 8004fba:	d412      	bmi.n	8004fe2 <_printf_float+0x366>
 8004fbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fc0:	eba3 020a 	sub.w	r2, r3, sl
 8004fc4:	eba3 0a01 	sub.w	sl, r3, r1
 8004fc8:	4592      	cmp	sl, r2
 8004fca:	bfa8      	it	ge
 8004fcc:	4692      	movge	sl, r2
 8004fce:	f1ba 0f00 	cmp.w	sl, #0
 8004fd2:	dc0e      	bgt.n	8004ff2 <_printf_float+0x376>
 8004fd4:	f04f 0800 	mov.w	r8, #0
 8004fd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004fdc:	f104 091a 	add.w	r9, r4, #26
 8004fe0:	e019      	b.n	8005016 <_printf_float+0x39a>
 8004fe2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fe6:	4631      	mov	r1, r6
 8004fe8:	4628      	mov	r0, r5
 8004fea:	47b8      	blx	r7
 8004fec:	3001      	adds	r0, #1
 8004fee:	d1e5      	bne.n	8004fbc <_printf_float+0x340>
 8004ff0:	e6a1      	b.n	8004d36 <_printf_float+0xba>
 8004ff2:	4653      	mov	r3, sl
 8004ff4:	4642      	mov	r2, r8
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	47b8      	blx	r7
 8004ffc:	3001      	adds	r0, #1
 8004ffe:	d1e9      	bne.n	8004fd4 <_printf_float+0x358>
 8005000:	e699      	b.n	8004d36 <_printf_float+0xba>
 8005002:	2301      	movs	r3, #1
 8005004:	464a      	mov	r2, r9
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	f43f ae92 	beq.w	8004d36 <_printf_float+0xba>
 8005012:	f108 0801 	add.w	r8, r8, #1
 8005016:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800501a:	1a9b      	subs	r3, r3, r2
 800501c:	eba3 030a 	sub.w	r3, r3, sl
 8005020:	4543      	cmp	r3, r8
 8005022:	dcee      	bgt.n	8005002 <_printf_float+0x386>
 8005024:	e74a      	b.n	8004ebc <_printf_float+0x240>
 8005026:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005028:	2a01      	cmp	r2, #1
 800502a:	dc01      	bgt.n	8005030 <_printf_float+0x3b4>
 800502c:	07db      	lsls	r3, r3, #31
 800502e:	d53a      	bpl.n	80050a6 <_printf_float+0x42a>
 8005030:	2301      	movs	r3, #1
 8005032:	4642      	mov	r2, r8
 8005034:	4631      	mov	r1, r6
 8005036:	4628      	mov	r0, r5
 8005038:	47b8      	blx	r7
 800503a:	3001      	adds	r0, #1
 800503c:	f43f ae7b 	beq.w	8004d36 <_printf_float+0xba>
 8005040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005044:	4631      	mov	r1, r6
 8005046:	4628      	mov	r0, r5
 8005048:	47b8      	blx	r7
 800504a:	3001      	adds	r0, #1
 800504c:	f108 0801 	add.w	r8, r8, #1
 8005050:	f43f ae71 	beq.w	8004d36 <_printf_float+0xba>
 8005054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005056:	2200      	movs	r2, #0
 8005058:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800505c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005060:	2300      	movs	r3, #0
 8005062:	f7fb fd31 	bl	8000ac8 <__aeabi_dcmpeq>
 8005066:	b9c8      	cbnz	r0, 800509c <_printf_float+0x420>
 8005068:	4653      	mov	r3, sl
 800506a:	4642      	mov	r2, r8
 800506c:	4631      	mov	r1, r6
 800506e:	4628      	mov	r0, r5
 8005070:	47b8      	blx	r7
 8005072:	3001      	adds	r0, #1
 8005074:	d10e      	bne.n	8005094 <_printf_float+0x418>
 8005076:	e65e      	b.n	8004d36 <_printf_float+0xba>
 8005078:	2301      	movs	r3, #1
 800507a:	4652      	mov	r2, sl
 800507c:	4631      	mov	r1, r6
 800507e:	4628      	mov	r0, r5
 8005080:	47b8      	blx	r7
 8005082:	3001      	adds	r0, #1
 8005084:	f43f ae57 	beq.w	8004d36 <_printf_float+0xba>
 8005088:	f108 0801 	add.w	r8, r8, #1
 800508c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800508e:	3b01      	subs	r3, #1
 8005090:	4543      	cmp	r3, r8
 8005092:	dcf1      	bgt.n	8005078 <_printf_float+0x3fc>
 8005094:	464b      	mov	r3, r9
 8005096:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800509a:	e6de      	b.n	8004e5a <_printf_float+0x1de>
 800509c:	f04f 0800 	mov.w	r8, #0
 80050a0:	f104 0a1a 	add.w	sl, r4, #26
 80050a4:	e7f2      	b.n	800508c <_printf_float+0x410>
 80050a6:	2301      	movs	r3, #1
 80050a8:	e7df      	b.n	800506a <_printf_float+0x3ee>
 80050aa:	2301      	movs	r3, #1
 80050ac:	464a      	mov	r2, r9
 80050ae:	4631      	mov	r1, r6
 80050b0:	4628      	mov	r0, r5
 80050b2:	47b8      	blx	r7
 80050b4:	3001      	adds	r0, #1
 80050b6:	f43f ae3e 	beq.w	8004d36 <_printf_float+0xba>
 80050ba:	f108 0801 	add.w	r8, r8, #1
 80050be:	68e3      	ldr	r3, [r4, #12]
 80050c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80050c2:	1a9b      	subs	r3, r3, r2
 80050c4:	4543      	cmp	r3, r8
 80050c6:	dcf0      	bgt.n	80050aa <_printf_float+0x42e>
 80050c8:	e6fc      	b.n	8004ec4 <_printf_float+0x248>
 80050ca:	f04f 0800 	mov.w	r8, #0
 80050ce:	f104 0919 	add.w	r9, r4, #25
 80050d2:	e7f4      	b.n	80050be <_printf_float+0x442>
 80050d4:	2900      	cmp	r1, #0
 80050d6:	f43f ae8b 	beq.w	8004df0 <_printf_float+0x174>
 80050da:	2300      	movs	r3, #0
 80050dc:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80050e0:	ab09      	add	r3, sp, #36	; 0x24
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	ec49 8b10 	vmov	d0, r8, r9
 80050e8:	6022      	str	r2, [r4, #0]
 80050ea:	f8cd a004 	str.w	sl, [sp, #4]
 80050ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80050f2:	4628      	mov	r0, r5
 80050f4:	f7ff fd2e 	bl	8004b54 <__cvt>
 80050f8:	4680      	mov	r8, r0
 80050fa:	e648      	b.n	8004d8e <_printf_float+0x112>

080050fc <_printf_common>:
 80050fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005100:	4691      	mov	r9, r2
 8005102:	461f      	mov	r7, r3
 8005104:	688a      	ldr	r2, [r1, #8]
 8005106:	690b      	ldr	r3, [r1, #16]
 8005108:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800510c:	4293      	cmp	r3, r2
 800510e:	bfb8      	it	lt
 8005110:	4613      	movlt	r3, r2
 8005112:	f8c9 3000 	str.w	r3, [r9]
 8005116:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800511a:	4606      	mov	r6, r0
 800511c:	460c      	mov	r4, r1
 800511e:	b112      	cbz	r2, 8005126 <_printf_common+0x2a>
 8005120:	3301      	adds	r3, #1
 8005122:	f8c9 3000 	str.w	r3, [r9]
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	0699      	lsls	r1, r3, #26
 800512a:	bf42      	ittt	mi
 800512c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005130:	3302      	addmi	r3, #2
 8005132:	f8c9 3000 	strmi.w	r3, [r9]
 8005136:	6825      	ldr	r5, [r4, #0]
 8005138:	f015 0506 	ands.w	r5, r5, #6
 800513c:	d107      	bne.n	800514e <_printf_common+0x52>
 800513e:	f104 0a19 	add.w	sl, r4, #25
 8005142:	68e3      	ldr	r3, [r4, #12]
 8005144:	f8d9 2000 	ldr.w	r2, [r9]
 8005148:	1a9b      	subs	r3, r3, r2
 800514a:	42ab      	cmp	r3, r5
 800514c:	dc28      	bgt.n	80051a0 <_printf_common+0xa4>
 800514e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005152:	6822      	ldr	r2, [r4, #0]
 8005154:	3300      	adds	r3, #0
 8005156:	bf18      	it	ne
 8005158:	2301      	movne	r3, #1
 800515a:	0692      	lsls	r2, r2, #26
 800515c:	d42d      	bmi.n	80051ba <_printf_common+0xbe>
 800515e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005162:	4639      	mov	r1, r7
 8005164:	4630      	mov	r0, r6
 8005166:	47c0      	blx	r8
 8005168:	3001      	adds	r0, #1
 800516a:	d020      	beq.n	80051ae <_printf_common+0xb2>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	68e5      	ldr	r5, [r4, #12]
 8005170:	f8d9 2000 	ldr.w	r2, [r9]
 8005174:	f003 0306 	and.w	r3, r3, #6
 8005178:	2b04      	cmp	r3, #4
 800517a:	bf08      	it	eq
 800517c:	1aad      	subeq	r5, r5, r2
 800517e:	68a3      	ldr	r3, [r4, #8]
 8005180:	6922      	ldr	r2, [r4, #16]
 8005182:	bf0c      	ite	eq
 8005184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005188:	2500      	movne	r5, #0
 800518a:	4293      	cmp	r3, r2
 800518c:	bfc4      	itt	gt
 800518e:	1a9b      	subgt	r3, r3, r2
 8005190:	18ed      	addgt	r5, r5, r3
 8005192:	f04f 0900 	mov.w	r9, #0
 8005196:	341a      	adds	r4, #26
 8005198:	454d      	cmp	r5, r9
 800519a:	d11a      	bne.n	80051d2 <_printf_common+0xd6>
 800519c:	2000      	movs	r0, #0
 800519e:	e008      	b.n	80051b2 <_printf_common+0xb6>
 80051a0:	2301      	movs	r3, #1
 80051a2:	4652      	mov	r2, sl
 80051a4:	4639      	mov	r1, r7
 80051a6:	4630      	mov	r0, r6
 80051a8:	47c0      	blx	r8
 80051aa:	3001      	adds	r0, #1
 80051ac:	d103      	bne.n	80051b6 <_printf_common+0xba>
 80051ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b6:	3501      	adds	r5, #1
 80051b8:	e7c3      	b.n	8005142 <_printf_common+0x46>
 80051ba:	18e1      	adds	r1, r4, r3
 80051bc:	1c5a      	adds	r2, r3, #1
 80051be:	2030      	movs	r0, #48	; 0x30
 80051c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051c4:	4422      	add	r2, r4
 80051c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051ce:	3302      	adds	r3, #2
 80051d0:	e7c5      	b.n	800515e <_printf_common+0x62>
 80051d2:	2301      	movs	r3, #1
 80051d4:	4622      	mov	r2, r4
 80051d6:	4639      	mov	r1, r7
 80051d8:	4630      	mov	r0, r6
 80051da:	47c0      	blx	r8
 80051dc:	3001      	adds	r0, #1
 80051de:	d0e6      	beq.n	80051ae <_printf_common+0xb2>
 80051e0:	f109 0901 	add.w	r9, r9, #1
 80051e4:	e7d8      	b.n	8005198 <_printf_common+0x9c>
	...

080051e8 <_printf_i>:
 80051e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80051ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80051f0:	460c      	mov	r4, r1
 80051f2:	7e09      	ldrb	r1, [r1, #24]
 80051f4:	b085      	sub	sp, #20
 80051f6:	296e      	cmp	r1, #110	; 0x6e
 80051f8:	4617      	mov	r7, r2
 80051fa:	4606      	mov	r6, r0
 80051fc:	4698      	mov	r8, r3
 80051fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005200:	f000 80b3 	beq.w	800536a <_printf_i+0x182>
 8005204:	d822      	bhi.n	800524c <_printf_i+0x64>
 8005206:	2963      	cmp	r1, #99	; 0x63
 8005208:	d036      	beq.n	8005278 <_printf_i+0x90>
 800520a:	d80a      	bhi.n	8005222 <_printf_i+0x3a>
 800520c:	2900      	cmp	r1, #0
 800520e:	f000 80b9 	beq.w	8005384 <_printf_i+0x19c>
 8005212:	2958      	cmp	r1, #88	; 0x58
 8005214:	f000 8083 	beq.w	800531e <_printf_i+0x136>
 8005218:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800521c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005220:	e032      	b.n	8005288 <_printf_i+0xa0>
 8005222:	2964      	cmp	r1, #100	; 0x64
 8005224:	d001      	beq.n	800522a <_printf_i+0x42>
 8005226:	2969      	cmp	r1, #105	; 0x69
 8005228:	d1f6      	bne.n	8005218 <_printf_i+0x30>
 800522a:	6820      	ldr	r0, [r4, #0]
 800522c:	6813      	ldr	r3, [r2, #0]
 800522e:	0605      	lsls	r5, r0, #24
 8005230:	f103 0104 	add.w	r1, r3, #4
 8005234:	d52a      	bpl.n	800528c <_printf_i+0xa4>
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6011      	str	r1, [r2, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	da03      	bge.n	8005246 <_printf_i+0x5e>
 800523e:	222d      	movs	r2, #45	; 0x2d
 8005240:	425b      	negs	r3, r3
 8005242:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005246:	486f      	ldr	r0, [pc, #444]	; (8005404 <_printf_i+0x21c>)
 8005248:	220a      	movs	r2, #10
 800524a:	e039      	b.n	80052c0 <_printf_i+0xd8>
 800524c:	2973      	cmp	r1, #115	; 0x73
 800524e:	f000 809d 	beq.w	800538c <_printf_i+0x1a4>
 8005252:	d808      	bhi.n	8005266 <_printf_i+0x7e>
 8005254:	296f      	cmp	r1, #111	; 0x6f
 8005256:	d020      	beq.n	800529a <_printf_i+0xb2>
 8005258:	2970      	cmp	r1, #112	; 0x70
 800525a:	d1dd      	bne.n	8005218 <_printf_i+0x30>
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	f043 0320 	orr.w	r3, r3, #32
 8005262:	6023      	str	r3, [r4, #0]
 8005264:	e003      	b.n	800526e <_printf_i+0x86>
 8005266:	2975      	cmp	r1, #117	; 0x75
 8005268:	d017      	beq.n	800529a <_printf_i+0xb2>
 800526a:	2978      	cmp	r1, #120	; 0x78
 800526c:	d1d4      	bne.n	8005218 <_printf_i+0x30>
 800526e:	2378      	movs	r3, #120	; 0x78
 8005270:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005274:	4864      	ldr	r0, [pc, #400]	; (8005408 <_printf_i+0x220>)
 8005276:	e055      	b.n	8005324 <_printf_i+0x13c>
 8005278:	6813      	ldr	r3, [r2, #0]
 800527a:	1d19      	adds	r1, r3, #4
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6011      	str	r1, [r2, #0]
 8005280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005284:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005288:	2301      	movs	r3, #1
 800528a:	e08c      	b.n	80053a6 <_printf_i+0x1be>
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6011      	str	r1, [r2, #0]
 8005290:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005294:	bf18      	it	ne
 8005296:	b21b      	sxthne	r3, r3
 8005298:	e7cf      	b.n	800523a <_printf_i+0x52>
 800529a:	6813      	ldr	r3, [r2, #0]
 800529c:	6825      	ldr	r5, [r4, #0]
 800529e:	1d18      	adds	r0, r3, #4
 80052a0:	6010      	str	r0, [r2, #0]
 80052a2:	0628      	lsls	r0, r5, #24
 80052a4:	d501      	bpl.n	80052aa <_printf_i+0xc2>
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	e002      	b.n	80052b0 <_printf_i+0xc8>
 80052aa:	0668      	lsls	r0, r5, #25
 80052ac:	d5fb      	bpl.n	80052a6 <_printf_i+0xbe>
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	4854      	ldr	r0, [pc, #336]	; (8005404 <_printf_i+0x21c>)
 80052b2:	296f      	cmp	r1, #111	; 0x6f
 80052b4:	bf14      	ite	ne
 80052b6:	220a      	movne	r2, #10
 80052b8:	2208      	moveq	r2, #8
 80052ba:	2100      	movs	r1, #0
 80052bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052c0:	6865      	ldr	r5, [r4, #4]
 80052c2:	60a5      	str	r5, [r4, #8]
 80052c4:	2d00      	cmp	r5, #0
 80052c6:	f2c0 8095 	blt.w	80053f4 <_printf_i+0x20c>
 80052ca:	6821      	ldr	r1, [r4, #0]
 80052cc:	f021 0104 	bic.w	r1, r1, #4
 80052d0:	6021      	str	r1, [r4, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d13d      	bne.n	8005352 <_printf_i+0x16a>
 80052d6:	2d00      	cmp	r5, #0
 80052d8:	f040 808e 	bne.w	80053f8 <_printf_i+0x210>
 80052dc:	4665      	mov	r5, ip
 80052de:	2a08      	cmp	r2, #8
 80052e0:	d10b      	bne.n	80052fa <_printf_i+0x112>
 80052e2:	6823      	ldr	r3, [r4, #0]
 80052e4:	07db      	lsls	r3, r3, #31
 80052e6:	d508      	bpl.n	80052fa <_printf_i+0x112>
 80052e8:	6923      	ldr	r3, [r4, #16]
 80052ea:	6862      	ldr	r2, [r4, #4]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	bfde      	ittt	le
 80052f0:	2330      	movle	r3, #48	; 0x30
 80052f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052f6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80052fa:	ebac 0305 	sub.w	r3, ip, r5
 80052fe:	6123      	str	r3, [r4, #16]
 8005300:	f8cd 8000 	str.w	r8, [sp]
 8005304:	463b      	mov	r3, r7
 8005306:	aa03      	add	r2, sp, #12
 8005308:	4621      	mov	r1, r4
 800530a:	4630      	mov	r0, r6
 800530c:	f7ff fef6 	bl	80050fc <_printf_common>
 8005310:	3001      	adds	r0, #1
 8005312:	d14d      	bne.n	80053b0 <_printf_i+0x1c8>
 8005314:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005318:	b005      	add	sp, #20
 800531a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800531e:	4839      	ldr	r0, [pc, #228]	; (8005404 <_printf_i+0x21c>)
 8005320:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005324:	6813      	ldr	r3, [r2, #0]
 8005326:	6821      	ldr	r1, [r4, #0]
 8005328:	1d1d      	adds	r5, r3, #4
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6015      	str	r5, [r2, #0]
 800532e:	060a      	lsls	r2, r1, #24
 8005330:	d50b      	bpl.n	800534a <_printf_i+0x162>
 8005332:	07ca      	lsls	r2, r1, #31
 8005334:	bf44      	itt	mi
 8005336:	f041 0120 	orrmi.w	r1, r1, #32
 800533a:	6021      	strmi	r1, [r4, #0]
 800533c:	b91b      	cbnz	r3, 8005346 <_printf_i+0x15e>
 800533e:	6822      	ldr	r2, [r4, #0]
 8005340:	f022 0220 	bic.w	r2, r2, #32
 8005344:	6022      	str	r2, [r4, #0]
 8005346:	2210      	movs	r2, #16
 8005348:	e7b7      	b.n	80052ba <_printf_i+0xd2>
 800534a:	064d      	lsls	r5, r1, #25
 800534c:	bf48      	it	mi
 800534e:	b29b      	uxthmi	r3, r3
 8005350:	e7ef      	b.n	8005332 <_printf_i+0x14a>
 8005352:	4665      	mov	r5, ip
 8005354:	fbb3 f1f2 	udiv	r1, r3, r2
 8005358:	fb02 3311 	mls	r3, r2, r1, r3
 800535c:	5cc3      	ldrb	r3, [r0, r3]
 800535e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005362:	460b      	mov	r3, r1
 8005364:	2900      	cmp	r1, #0
 8005366:	d1f5      	bne.n	8005354 <_printf_i+0x16c>
 8005368:	e7b9      	b.n	80052de <_printf_i+0xf6>
 800536a:	6813      	ldr	r3, [r2, #0]
 800536c:	6825      	ldr	r5, [r4, #0]
 800536e:	6961      	ldr	r1, [r4, #20]
 8005370:	1d18      	adds	r0, r3, #4
 8005372:	6010      	str	r0, [r2, #0]
 8005374:	0628      	lsls	r0, r5, #24
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	d501      	bpl.n	800537e <_printf_i+0x196>
 800537a:	6019      	str	r1, [r3, #0]
 800537c:	e002      	b.n	8005384 <_printf_i+0x19c>
 800537e:	066a      	lsls	r2, r5, #25
 8005380:	d5fb      	bpl.n	800537a <_printf_i+0x192>
 8005382:	8019      	strh	r1, [r3, #0]
 8005384:	2300      	movs	r3, #0
 8005386:	6123      	str	r3, [r4, #16]
 8005388:	4665      	mov	r5, ip
 800538a:	e7b9      	b.n	8005300 <_printf_i+0x118>
 800538c:	6813      	ldr	r3, [r2, #0]
 800538e:	1d19      	adds	r1, r3, #4
 8005390:	6011      	str	r1, [r2, #0]
 8005392:	681d      	ldr	r5, [r3, #0]
 8005394:	6862      	ldr	r2, [r4, #4]
 8005396:	2100      	movs	r1, #0
 8005398:	4628      	mov	r0, r5
 800539a:	f7fa ff21 	bl	80001e0 <memchr>
 800539e:	b108      	cbz	r0, 80053a4 <_printf_i+0x1bc>
 80053a0:	1b40      	subs	r0, r0, r5
 80053a2:	6060      	str	r0, [r4, #4]
 80053a4:	6863      	ldr	r3, [r4, #4]
 80053a6:	6123      	str	r3, [r4, #16]
 80053a8:	2300      	movs	r3, #0
 80053aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053ae:	e7a7      	b.n	8005300 <_printf_i+0x118>
 80053b0:	6923      	ldr	r3, [r4, #16]
 80053b2:	462a      	mov	r2, r5
 80053b4:	4639      	mov	r1, r7
 80053b6:	4630      	mov	r0, r6
 80053b8:	47c0      	blx	r8
 80053ba:	3001      	adds	r0, #1
 80053bc:	d0aa      	beq.n	8005314 <_printf_i+0x12c>
 80053be:	6823      	ldr	r3, [r4, #0]
 80053c0:	079b      	lsls	r3, r3, #30
 80053c2:	d413      	bmi.n	80053ec <_printf_i+0x204>
 80053c4:	68e0      	ldr	r0, [r4, #12]
 80053c6:	9b03      	ldr	r3, [sp, #12]
 80053c8:	4298      	cmp	r0, r3
 80053ca:	bfb8      	it	lt
 80053cc:	4618      	movlt	r0, r3
 80053ce:	e7a3      	b.n	8005318 <_printf_i+0x130>
 80053d0:	2301      	movs	r3, #1
 80053d2:	464a      	mov	r2, r9
 80053d4:	4639      	mov	r1, r7
 80053d6:	4630      	mov	r0, r6
 80053d8:	47c0      	blx	r8
 80053da:	3001      	adds	r0, #1
 80053dc:	d09a      	beq.n	8005314 <_printf_i+0x12c>
 80053de:	3501      	adds	r5, #1
 80053e0:	68e3      	ldr	r3, [r4, #12]
 80053e2:	9a03      	ldr	r2, [sp, #12]
 80053e4:	1a9b      	subs	r3, r3, r2
 80053e6:	42ab      	cmp	r3, r5
 80053e8:	dcf2      	bgt.n	80053d0 <_printf_i+0x1e8>
 80053ea:	e7eb      	b.n	80053c4 <_printf_i+0x1dc>
 80053ec:	2500      	movs	r5, #0
 80053ee:	f104 0919 	add.w	r9, r4, #25
 80053f2:	e7f5      	b.n	80053e0 <_printf_i+0x1f8>
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1ac      	bne.n	8005352 <_printf_i+0x16a>
 80053f8:	7803      	ldrb	r3, [r0, #0]
 80053fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005402:	e76c      	b.n	80052de <_printf_i+0xf6>
 8005404:	0800860a 	.word	0x0800860a
 8005408:	0800861b 	.word	0x0800861b

0800540c <_scanf_float>:
 800540c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005410:	469a      	mov	sl, r3
 8005412:	688b      	ldr	r3, [r1, #8]
 8005414:	4616      	mov	r6, r2
 8005416:	1e5a      	subs	r2, r3, #1
 8005418:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800541c:	b087      	sub	sp, #28
 800541e:	bf83      	ittte	hi
 8005420:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005424:	189b      	addhi	r3, r3, r2
 8005426:	9301      	strhi	r3, [sp, #4]
 8005428:	2300      	movls	r3, #0
 800542a:	bf86      	itte	hi
 800542c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005430:	608b      	strhi	r3, [r1, #8]
 8005432:	9301      	strls	r3, [sp, #4]
 8005434:	680b      	ldr	r3, [r1, #0]
 8005436:	4688      	mov	r8, r1
 8005438:	f04f 0b00 	mov.w	fp, #0
 800543c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005440:	f848 3b1c 	str.w	r3, [r8], #28
 8005444:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8005448:	4607      	mov	r7, r0
 800544a:	460c      	mov	r4, r1
 800544c:	4645      	mov	r5, r8
 800544e:	465a      	mov	r2, fp
 8005450:	46d9      	mov	r9, fp
 8005452:	f8cd b008 	str.w	fp, [sp, #8]
 8005456:	68a1      	ldr	r1, [r4, #8]
 8005458:	b181      	cbz	r1, 800547c <_scanf_float+0x70>
 800545a:	6833      	ldr	r3, [r6, #0]
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	2b49      	cmp	r3, #73	; 0x49
 8005460:	d071      	beq.n	8005546 <_scanf_float+0x13a>
 8005462:	d84d      	bhi.n	8005500 <_scanf_float+0xf4>
 8005464:	2b39      	cmp	r3, #57	; 0x39
 8005466:	d840      	bhi.n	80054ea <_scanf_float+0xde>
 8005468:	2b31      	cmp	r3, #49	; 0x31
 800546a:	f080 8088 	bcs.w	800557e <_scanf_float+0x172>
 800546e:	2b2d      	cmp	r3, #45	; 0x2d
 8005470:	f000 8090 	beq.w	8005594 <_scanf_float+0x188>
 8005474:	d815      	bhi.n	80054a2 <_scanf_float+0x96>
 8005476:	2b2b      	cmp	r3, #43	; 0x2b
 8005478:	f000 808c 	beq.w	8005594 <_scanf_float+0x188>
 800547c:	f1b9 0f00 	cmp.w	r9, #0
 8005480:	d003      	beq.n	800548a <_scanf_float+0x7e>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005488:	6023      	str	r3, [r4, #0]
 800548a:	3a01      	subs	r2, #1
 800548c:	2a01      	cmp	r2, #1
 800548e:	f200 80ea 	bhi.w	8005666 <_scanf_float+0x25a>
 8005492:	4545      	cmp	r5, r8
 8005494:	f200 80dc 	bhi.w	8005650 <_scanf_float+0x244>
 8005498:	2601      	movs	r6, #1
 800549a:	4630      	mov	r0, r6
 800549c:	b007      	add	sp, #28
 800549e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a2:	2b2e      	cmp	r3, #46	; 0x2e
 80054a4:	f000 809f 	beq.w	80055e6 <_scanf_float+0x1da>
 80054a8:	2b30      	cmp	r3, #48	; 0x30
 80054aa:	d1e7      	bne.n	800547c <_scanf_float+0x70>
 80054ac:	6820      	ldr	r0, [r4, #0]
 80054ae:	f410 7f80 	tst.w	r0, #256	; 0x100
 80054b2:	d064      	beq.n	800557e <_scanf_float+0x172>
 80054b4:	9b01      	ldr	r3, [sp, #4]
 80054b6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80054ba:	6020      	str	r0, [r4, #0]
 80054bc:	f109 0901 	add.w	r9, r9, #1
 80054c0:	b11b      	cbz	r3, 80054ca <_scanf_float+0xbe>
 80054c2:	3b01      	subs	r3, #1
 80054c4:	3101      	adds	r1, #1
 80054c6:	9301      	str	r3, [sp, #4]
 80054c8:	60a1      	str	r1, [r4, #8]
 80054ca:	68a3      	ldr	r3, [r4, #8]
 80054cc:	3b01      	subs	r3, #1
 80054ce:	60a3      	str	r3, [r4, #8]
 80054d0:	6923      	ldr	r3, [r4, #16]
 80054d2:	3301      	adds	r3, #1
 80054d4:	6123      	str	r3, [r4, #16]
 80054d6:	6873      	ldr	r3, [r6, #4]
 80054d8:	3b01      	subs	r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	6073      	str	r3, [r6, #4]
 80054de:	f340 80ac 	ble.w	800563a <_scanf_float+0x22e>
 80054e2:	6833      	ldr	r3, [r6, #0]
 80054e4:	3301      	adds	r3, #1
 80054e6:	6033      	str	r3, [r6, #0]
 80054e8:	e7b5      	b.n	8005456 <_scanf_float+0x4a>
 80054ea:	2b45      	cmp	r3, #69	; 0x45
 80054ec:	f000 8085 	beq.w	80055fa <_scanf_float+0x1ee>
 80054f0:	2b46      	cmp	r3, #70	; 0x46
 80054f2:	d06a      	beq.n	80055ca <_scanf_float+0x1be>
 80054f4:	2b41      	cmp	r3, #65	; 0x41
 80054f6:	d1c1      	bne.n	800547c <_scanf_float+0x70>
 80054f8:	2a01      	cmp	r2, #1
 80054fa:	d1bf      	bne.n	800547c <_scanf_float+0x70>
 80054fc:	2202      	movs	r2, #2
 80054fe:	e046      	b.n	800558e <_scanf_float+0x182>
 8005500:	2b65      	cmp	r3, #101	; 0x65
 8005502:	d07a      	beq.n	80055fa <_scanf_float+0x1ee>
 8005504:	d818      	bhi.n	8005538 <_scanf_float+0x12c>
 8005506:	2b54      	cmp	r3, #84	; 0x54
 8005508:	d066      	beq.n	80055d8 <_scanf_float+0x1cc>
 800550a:	d811      	bhi.n	8005530 <_scanf_float+0x124>
 800550c:	2b4e      	cmp	r3, #78	; 0x4e
 800550e:	d1b5      	bne.n	800547c <_scanf_float+0x70>
 8005510:	2a00      	cmp	r2, #0
 8005512:	d146      	bne.n	80055a2 <_scanf_float+0x196>
 8005514:	f1b9 0f00 	cmp.w	r9, #0
 8005518:	d145      	bne.n	80055a6 <_scanf_float+0x19a>
 800551a:	6821      	ldr	r1, [r4, #0]
 800551c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005520:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005524:	d13f      	bne.n	80055a6 <_scanf_float+0x19a>
 8005526:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800552a:	6021      	str	r1, [r4, #0]
 800552c:	2201      	movs	r2, #1
 800552e:	e02e      	b.n	800558e <_scanf_float+0x182>
 8005530:	2b59      	cmp	r3, #89	; 0x59
 8005532:	d01e      	beq.n	8005572 <_scanf_float+0x166>
 8005534:	2b61      	cmp	r3, #97	; 0x61
 8005536:	e7de      	b.n	80054f6 <_scanf_float+0xea>
 8005538:	2b6e      	cmp	r3, #110	; 0x6e
 800553a:	d0e9      	beq.n	8005510 <_scanf_float+0x104>
 800553c:	d815      	bhi.n	800556a <_scanf_float+0x15e>
 800553e:	2b66      	cmp	r3, #102	; 0x66
 8005540:	d043      	beq.n	80055ca <_scanf_float+0x1be>
 8005542:	2b69      	cmp	r3, #105	; 0x69
 8005544:	d19a      	bne.n	800547c <_scanf_float+0x70>
 8005546:	f1bb 0f00 	cmp.w	fp, #0
 800554a:	d138      	bne.n	80055be <_scanf_float+0x1b2>
 800554c:	f1b9 0f00 	cmp.w	r9, #0
 8005550:	d197      	bne.n	8005482 <_scanf_float+0x76>
 8005552:	6821      	ldr	r1, [r4, #0]
 8005554:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005558:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800555c:	d195      	bne.n	800548a <_scanf_float+0x7e>
 800555e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005562:	6021      	str	r1, [r4, #0]
 8005564:	f04f 0b01 	mov.w	fp, #1
 8005568:	e011      	b.n	800558e <_scanf_float+0x182>
 800556a:	2b74      	cmp	r3, #116	; 0x74
 800556c:	d034      	beq.n	80055d8 <_scanf_float+0x1cc>
 800556e:	2b79      	cmp	r3, #121	; 0x79
 8005570:	d184      	bne.n	800547c <_scanf_float+0x70>
 8005572:	f1bb 0f07 	cmp.w	fp, #7
 8005576:	d181      	bne.n	800547c <_scanf_float+0x70>
 8005578:	f04f 0b08 	mov.w	fp, #8
 800557c:	e007      	b.n	800558e <_scanf_float+0x182>
 800557e:	eb12 0f0b 	cmn.w	r2, fp
 8005582:	f47f af7b 	bne.w	800547c <_scanf_float+0x70>
 8005586:	6821      	ldr	r1, [r4, #0]
 8005588:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800558c:	6021      	str	r1, [r4, #0]
 800558e:	702b      	strb	r3, [r5, #0]
 8005590:	3501      	adds	r5, #1
 8005592:	e79a      	b.n	80054ca <_scanf_float+0xbe>
 8005594:	6821      	ldr	r1, [r4, #0]
 8005596:	0608      	lsls	r0, r1, #24
 8005598:	f57f af70 	bpl.w	800547c <_scanf_float+0x70>
 800559c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80055a0:	e7f4      	b.n	800558c <_scanf_float+0x180>
 80055a2:	2a02      	cmp	r2, #2
 80055a4:	d047      	beq.n	8005636 <_scanf_float+0x22a>
 80055a6:	f1bb 0f01 	cmp.w	fp, #1
 80055aa:	d003      	beq.n	80055b4 <_scanf_float+0x1a8>
 80055ac:	f1bb 0f04 	cmp.w	fp, #4
 80055b0:	f47f af64 	bne.w	800547c <_scanf_float+0x70>
 80055b4:	f10b 0b01 	add.w	fp, fp, #1
 80055b8:	fa5f fb8b 	uxtb.w	fp, fp
 80055bc:	e7e7      	b.n	800558e <_scanf_float+0x182>
 80055be:	f1bb 0f03 	cmp.w	fp, #3
 80055c2:	d0f7      	beq.n	80055b4 <_scanf_float+0x1a8>
 80055c4:	f1bb 0f05 	cmp.w	fp, #5
 80055c8:	e7f2      	b.n	80055b0 <_scanf_float+0x1a4>
 80055ca:	f1bb 0f02 	cmp.w	fp, #2
 80055ce:	f47f af55 	bne.w	800547c <_scanf_float+0x70>
 80055d2:	f04f 0b03 	mov.w	fp, #3
 80055d6:	e7da      	b.n	800558e <_scanf_float+0x182>
 80055d8:	f1bb 0f06 	cmp.w	fp, #6
 80055dc:	f47f af4e 	bne.w	800547c <_scanf_float+0x70>
 80055e0:	f04f 0b07 	mov.w	fp, #7
 80055e4:	e7d3      	b.n	800558e <_scanf_float+0x182>
 80055e6:	6821      	ldr	r1, [r4, #0]
 80055e8:	0588      	lsls	r0, r1, #22
 80055ea:	f57f af47 	bpl.w	800547c <_scanf_float+0x70>
 80055ee:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80055f2:	6021      	str	r1, [r4, #0]
 80055f4:	f8cd 9008 	str.w	r9, [sp, #8]
 80055f8:	e7c9      	b.n	800558e <_scanf_float+0x182>
 80055fa:	6821      	ldr	r1, [r4, #0]
 80055fc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005600:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005604:	d006      	beq.n	8005614 <_scanf_float+0x208>
 8005606:	0548      	lsls	r0, r1, #21
 8005608:	f57f af38 	bpl.w	800547c <_scanf_float+0x70>
 800560c:	f1b9 0f00 	cmp.w	r9, #0
 8005610:	f43f af3b 	beq.w	800548a <_scanf_float+0x7e>
 8005614:	0588      	lsls	r0, r1, #22
 8005616:	bf58      	it	pl
 8005618:	9802      	ldrpl	r0, [sp, #8]
 800561a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800561e:	bf58      	it	pl
 8005620:	eba9 0000 	subpl.w	r0, r9, r0
 8005624:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8005628:	bf58      	it	pl
 800562a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800562e:	6021      	str	r1, [r4, #0]
 8005630:	f04f 0900 	mov.w	r9, #0
 8005634:	e7ab      	b.n	800558e <_scanf_float+0x182>
 8005636:	2203      	movs	r2, #3
 8005638:	e7a9      	b.n	800558e <_scanf_float+0x182>
 800563a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800563e:	9205      	str	r2, [sp, #20]
 8005640:	4631      	mov	r1, r6
 8005642:	4638      	mov	r0, r7
 8005644:	4798      	blx	r3
 8005646:	9a05      	ldr	r2, [sp, #20]
 8005648:	2800      	cmp	r0, #0
 800564a:	f43f af04 	beq.w	8005456 <_scanf_float+0x4a>
 800564e:	e715      	b.n	800547c <_scanf_float+0x70>
 8005650:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005654:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005658:	4632      	mov	r2, r6
 800565a:	4638      	mov	r0, r7
 800565c:	4798      	blx	r3
 800565e:	6923      	ldr	r3, [r4, #16]
 8005660:	3b01      	subs	r3, #1
 8005662:	6123      	str	r3, [r4, #16]
 8005664:	e715      	b.n	8005492 <_scanf_float+0x86>
 8005666:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800566a:	2b06      	cmp	r3, #6
 800566c:	d80a      	bhi.n	8005684 <_scanf_float+0x278>
 800566e:	f1bb 0f02 	cmp.w	fp, #2
 8005672:	d968      	bls.n	8005746 <_scanf_float+0x33a>
 8005674:	f1ab 0b03 	sub.w	fp, fp, #3
 8005678:	fa5f fb8b 	uxtb.w	fp, fp
 800567c:	eba5 0b0b 	sub.w	fp, r5, fp
 8005680:	455d      	cmp	r5, fp
 8005682:	d14b      	bne.n	800571c <_scanf_float+0x310>
 8005684:	6823      	ldr	r3, [r4, #0]
 8005686:	05da      	lsls	r2, r3, #23
 8005688:	d51f      	bpl.n	80056ca <_scanf_float+0x2be>
 800568a:	055b      	lsls	r3, r3, #21
 800568c:	d468      	bmi.n	8005760 <_scanf_float+0x354>
 800568e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005692:	6923      	ldr	r3, [r4, #16]
 8005694:	2965      	cmp	r1, #101	; 0x65
 8005696:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800569a:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 800569e:	6123      	str	r3, [r4, #16]
 80056a0:	d00d      	beq.n	80056be <_scanf_float+0x2b2>
 80056a2:	2945      	cmp	r1, #69	; 0x45
 80056a4:	d00b      	beq.n	80056be <_scanf_float+0x2b2>
 80056a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056aa:	4632      	mov	r2, r6
 80056ac:	4638      	mov	r0, r7
 80056ae:	4798      	blx	r3
 80056b0:	6923      	ldr	r3, [r4, #16]
 80056b2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80056b6:	3b01      	subs	r3, #1
 80056b8:	f1a5 0b02 	sub.w	fp, r5, #2
 80056bc:	6123      	str	r3, [r4, #16]
 80056be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056c2:	4632      	mov	r2, r6
 80056c4:	4638      	mov	r0, r7
 80056c6:	4798      	blx	r3
 80056c8:	465d      	mov	r5, fp
 80056ca:	6826      	ldr	r6, [r4, #0]
 80056cc:	f016 0610 	ands.w	r6, r6, #16
 80056d0:	d17a      	bne.n	80057c8 <_scanf_float+0x3bc>
 80056d2:	702e      	strb	r6, [r5, #0]
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056de:	d142      	bne.n	8005766 <_scanf_float+0x35a>
 80056e0:	9b02      	ldr	r3, [sp, #8]
 80056e2:	eba9 0303 	sub.w	r3, r9, r3
 80056e6:	425a      	negs	r2, r3
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d149      	bne.n	8005780 <_scanf_float+0x374>
 80056ec:	2200      	movs	r2, #0
 80056ee:	4641      	mov	r1, r8
 80056f0:	4638      	mov	r0, r7
 80056f2:	f000 fea5 	bl	8006440 <_strtod_r>
 80056f6:	6825      	ldr	r5, [r4, #0]
 80056f8:	f8da 3000 	ldr.w	r3, [sl]
 80056fc:	f015 0f02 	tst.w	r5, #2
 8005700:	f103 0204 	add.w	r2, r3, #4
 8005704:	ec59 8b10 	vmov	r8, r9, d0
 8005708:	f8ca 2000 	str.w	r2, [sl]
 800570c:	d043      	beq.n	8005796 <_scanf_float+0x38a>
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	e9c3 8900 	strd	r8, r9, [r3]
 8005714:	68e3      	ldr	r3, [r4, #12]
 8005716:	3301      	adds	r3, #1
 8005718:	60e3      	str	r3, [r4, #12]
 800571a:	e6be      	b.n	800549a <_scanf_float+0x8e>
 800571c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005720:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005724:	4632      	mov	r2, r6
 8005726:	4638      	mov	r0, r7
 8005728:	4798      	blx	r3
 800572a:	6923      	ldr	r3, [r4, #16]
 800572c:	3b01      	subs	r3, #1
 800572e:	6123      	str	r3, [r4, #16]
 8005730:	e7a6      	b.n	8005680 <_scanf_float+0x274>
 8005732:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005736:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800573a:	4632      	mov	r2, r6
 800573c:	4638      	mov	r0, r7
 800573e:	4798      	blx	r3
 8005740:	6923      	ldr	r3, [r4, #16]
 8005742:	3b01      	subs	r3, #1
 8005744:	6123      	str	r3, [r4, #16]
 8005746:	4545      	cmp	r5, r8
 8005748:	d8f3      	bhi.n	8005732 <_scanf_float+0x326>
 800574a:	e6a5      	b.n	8005498 <_scanf_float+0x8c>
 800574c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005750:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005754:	4632      	mov	r2, r6
 8005756:	4638      	mov	r0, r7
 8005758:	4798      	blx	r3
 800575a:	6923      	ldr	r3, [r4, #16]
 800575c:	3b01      	subs	r3, #1
 800575e:	6123      	str	r3, [r4, #16]
 8005760:	4545      	cmp	r5, r8
 8005762:	d8f3      	bhi.n	800574c <_scanf_float+0x340>
 8005764:	e698      	b.n	8005498 <_scanf_float+0x8c>
 8005766:	9b03      	ldr	r3, [sp, #12]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0bf      	beq.n	80056ec <_scanf_float+0x2e0>
 800576c:	9904      	ldr	r1, [sp, #16]
 800576e:	230a      	movs	r3, #10
 8005770:	4632      	mov	r2, r6
 8005772:	3101      	adds	r1, #1
 8005774:	4638      	mov	r0, r7
 8005776:	f000 feef 	bl	8006558 <_strtol_r>
 800577a:	9b03      	ldr	r3, [sp, #12]
 800577c:	9d04      	ldr	r5, [sp, #16]
 800577e:	1ac2      	subs	r2, r0, r3
 8005780:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005784:	429d      	cmp	r5, r3
 8005786:	bf28      	it	cs
 8005788:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800578c:	490f      	ldr	r1, [pc, #60]	; (80057cc <_scanf_float+0x3c0>)
 800578e:	4628      	mov	r0, r5
 8005790:	f000 f824 	bl	80057dc <siprintf>
 8005794:	e7aa      	b.n	80056ec <_scanf_float+0x2e0>
 8005796:	f015 0504 	ands.w	r5, r5, #4
 800579a:	d1b8      	bne.n	800570e <_scanf_float+0x302>
 800579c:	681f      	ldr	r7, [r3, #0]
 800579e:	ee10 2a10 	vmov	r2, s0
 80057a2:	464b      	mov	r3, r9
 80057a4:	ee10 0a10 	vmov	r0, s0
 80057a8:	4649      	mov	r1, r9
 80057aa:	f7fb f9bf 	bl	8000b2c <__aeabi_dcmpun>
 80057ae:	b128      	cbz	r0, 80057bc <_scanf_float+0x3b0>
 80057b0:	4628      	mov	r0, r5
 80057b2:	f000 f80d 	bl	80057d0 <nanf>
 80057b6:	ed87 0a00 	vstr	s0, [r7]
 80057ba:	e7ab      	b.n	8005714 <_scanf_float+0x308>
 80057bc:	4640      	mov	r0, r8
 80057be:	4649      	mov	r1, r9
 80057c0:	f7fb fa12 	bl	8000be8 <__aeabi_d2f>
 80057c4:	6038      	str	r0, [r7, #0]
 80057c6:	e7a5      	b.n	8005714 <_scanf_float+0x308>
 80057c8:	2600      	movs	r6, #0
 80057ca:	e666      	b.n	800549a <_scanf_float+0x8e>
 80057cc:	0800862c 	.word	0x0800862c

080057d0 <nanf>:
 80057d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80057d8 <nanf+0x8>
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	7fc00000 	.word	0x7fc00000

080057dc <siprintf>:
 80057dc:	b40e      	push	{r1, r2, r3}
 80057de:	b500      	push	{lr}
 80057e0:	b09c      	sub	sp, #112	; 0x70
 80057e2:	ab1d      	add	r3, sp, #116	; 0x74
 80057e4:	9002      	str	r0, [sp, #8]
 80057e6:	9006      	str	r0, [sp, #24]
 80057e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057ec:	4809      	ldr	r0, [pc, #36]	; (8005814 <siprintf+0x38>)
 80057ee:	9107      	str	r1, [sp, #28]
 80057f0:	9104      	str	r1, [sp, #16]
 80057f2:	4909      	ldr	r1, [pc, #36]	; (8005818 <siprintf+0x3c>)
 80057f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80057f8:	9105      	str	r1, [sp, #20]
 80057fa:	6800      	ldr	r0, [r0, #0]
 80057fc:	9301      	str	r3, [sp, #4]
 80057fe:	a902      	add	r1, sp, #8
 8005800:	f002 fd70 	bl	80082e4 <_svfiprintf_r>
 8005804:	9b02      	ldr	r3, [sp, #8]
 8005806:	2200      	movs	r2, #0
 8005808:	701a      	strb	r2, [r3, #0]
 800580a:	b01c      	add	sp, #112	; 0x70
 800580c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005810:	b003      	add	sp, #12
 8005812:	4770      	bx	lr
 8005814:	20000014 	.word	0x20000014
 8005818:	ffff0208 	.word	0xffff0208

0800581c <sulp>:
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	4604      	mov	r4, r0
 8005820:	460d      	mov	r5, r1
 8005822:	ec45 4b10 	vmov	d0, r4, r5
 8005826:	4616      	mov	r6, r2
 8005828:	f002 fb18 	bl	8007e5c <__ulp>
 800582c:	ec51 0b10 	vmov	r0, r1, d0
 8005830:	b17e      	cbz	r6, 8005852 <sulp+0x36>
 8005832:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005836:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800583a:	2b00      	cmp	r3, #0
 800583c:	dd09      	ble.n	8005852 <sulp+0x36>
 800583e:	051b      	lsls	r3, r3, #20
 8005840:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005844:	2400      	movs	r4, #0
 8005846:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800584a:	4622      	mov	r2, r4
 800584c:	462b      	mov	r3, r5
 800584e:	f7fa fed3 	bl	80005f8 <__aeabi_dmul>
 8005852:	bd70      	pop	{r4, r5, r6, pc}
 8005854:	0000      	movs	r0, r0
	...

08005858 <_strtod_l>:
 8005858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800585c:	461f      	mov	r7, r3
 800585e:	b0a1      	sub	sp, #132	; 0x84
 8005860:	2300      	movs	r3, #0
 8005862:	4681      	mov	r9, r0
 8005864:	4638      	mov	r0, r7
 8005866:	460e      	mov	r6, r1
 8005868:	9217      	str	r2, [sp, #92]	; 0x5c
 800586a:	931c      	str	r3, [sp, #112]	; 0x70
 800586c:	f001 fff5 	bl	800785a <__localeconv_l>
 8005870:	4680      	mov	r8, r0
 8005872:	6800      	ldr	r0, [r0, #0]
 8005874:	f7fa fcac 	bl	80001d0 <strlen>
 8005878:	f04f 0a00 	mov.w	sl, #0
 800587c:	4604      	mov	r4, r0
 800587e:	f04f 0b00 	mov.w	fp, #0
 8005882:	961b      	str	r6, [sp, #108]	; 0x6c
 8005884:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005886:	781a      	ldrb	r2, [r3, #0]
 8005888:	2a0d      	cmp	r2, #13
 800588a:	d832      	bhi.n	80058f2 <_strtod_l+0x9a>
 800588c:	2a09      	cmp	r2, #9
 800588e:	d236      	bcs.n	80058fe <_strtod_l+0xa6>
 8005890:	2a00      	cmp	r2, #0
 8005892:	d03e      	beq.n	8005912 <_strtod_l+0xba>
 8005894:	2300      	movs	r3, #0
 8005896:	930d      	str	r3, [sp, #52]	; 0x34
 8005898:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800589a:	782b      	ldrb	r3, [r5, #0]
 800589c:	2b30      	cmp	r3, #48	; 0x30
 800589e:	f040 80ac 	bne.w	80059fa <_strtod_l+0x1a2>
 80058a2:	786b      	ldrb	r3, [r5, #1]
 80058a4:	2b58      	cmp	r3, #88	; 0x58
 80058a6:	d001      	beq.n	80058ac <_strtod_l+0x54>
 80058a8:	2b78      	cmp	r3, #120	; 0x78
 80058aa:	d167      	bne.n	800597c <_strtod_l+0x124>
 80058ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058ae:	9301      	str	r3, [sp, #4]
 80058b0:	ab1c      	add	r3, sp, #112	; 0x70
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	9702      	str	r7, [sp, #8]
 80058b6:	ab1d      	add	r3, sp, #116	; 0x74
 80058b8:	4a88      	ldr	r2, [pc, #544]	; (8005adc <_strtod_l+0x284>)
 80058ba:	a91b      	add	r1, sp, #108	; 0x6c
 80058bc:	4648      	mov	r0, r9
 80058be:	f001 fcf2 	bl	80072a6 <__gethex>
 80058c2:	f010 0407 	ands.w	r4, r0, #7
 80058c6:	4606      	mov	r6, r0
 80058c8:	d005      	beq.n	80058d6 <_strtod_l+0x7e>
 80058ca:	2c06      	cmp	r4, #6
 80058cc:	d12b      	bne.n	8005926 <_strtod_l+0xce>
 80058ce:	3501      	adds	r5, #1
 80058d0:	2300      	movs	r3, #0
 80058d2:	951b      	str	r5, [sp, #108]	; 0x6c
 80058d4:	930d      	str	r3, [sp, #52]	; 0x34
 80058d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f040 859a 	bne.w	8006412 <_strtod_l+0xbba>
 80058de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058e0:	b1e3      	cbz	r3, 800591c <_strtod_l+0xc4>
 80058e2:	4652      	mov	r2, sl
 80058e4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80058e8:	ec43 2b10 	vmov	d0, r2, r3
 80058ec:	b021      	add	sp, #132	; 0x84
 80058ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058f2:	2a2b      	cmp	r2, #43	; 0x2b
 80058f4:	d015      	beq.n	8005922 <_strtod_l+0xca>
 80058f6:	2a2d      	cmp	r2, #45	; 0x2d
 80058f8:	d004      	beq.n	8005904 <_strtod_l+0xac>
 80058fa:	2a20      	cmp	r2, #32
 80058fc:	d1ca      	bne.n	8005894 <_strtod_l+0x3c>
 80058fe:	3301      	adds	r3, #1
 8005900:	931b      	str	r3, [sp, #108]	; 0x6c
 8005902:	e7bf      	b.n	8005884 <_strtod_l+0x2c>
 8005904:	2201      	movs	r2, #1
 8005906:	920d      	str	r2, [sp, #52]	; 0x34
 8005908:	1c5a      	adds	r2, r3, #1
 800590a:	921b      	str	r2, [sp, #108]	; 0x6c
 800590c:	785b      	ldrb	r3, [r3, #1]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1c2      	bne.n	8005898 <_strtod_l+0x40>
 8005912:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005914:	961b      	str	r6, [sp, #108]	; 0x6c
 8005916:	2b00      	cmp	r3, #0
 8005918:	f040 8579 	bne.w	800640e <_strtod_l+0xbb6>
 800591c:	4652      	mov	r2, sl
 800591e:	465b      	mov	r3, fp
 8005920:	e7e2      	b.n	80058e8 <_strtod_l+0x90>
 8005922:	2200      	movs	r2, #0
 8005924:	e7ef      	b.n	8005906 <_strtod_l+0xae>
 8005926:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005928:	b13a      	cbz	r2, 800593a <_strtod_l+0xe2>
 800592a:	2135      	movs	r1, #53	; 0x35
 800592c:	a81e      	add	r0, sp, #120	; 0x78
 800592e:	f002 fb8d 	bl	800804c <__copybits>
 8005932:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005934:	4648      	mov	r0, r9
 8005936:	f001 fffa 	bl	800792e <_Bfree>
 800593a:	3c01      	subs	r4, #1
 800593c:	2c04      	cmp	r4, #4
 800593e:	d806      	bhi.n	800594e <_strtod_l+0xf6>
 8005940:	e8df f004 	tbb	[pc, r4]
 8005944:	1714030a 	.word	0x1714030a
 8005948:	0a          	.byte	0x0a
 8005949:	00          	.byte	0x00
 800594a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800594e:	0730      	lsls	r0, r6, #28
 8005950:	d5c1      	bpl.n	80058d6 <_strtod_l+0x7e>
 8005952:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005956:	e7be      	b.n	80058d6 <_strtod_l+0x7e>
 8005958:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800595c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800595e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005962:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005966:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800596a:	e7f0      	b.n	800594e <_strtod_l+0xf6>
 800596c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005ae0 <_strtod_l+0x288>
 8005970:	e7ed      	b.n	800594e <_strtod_l+0xf6>
 8005972:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005976:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800597a:	e7e8      	b.n	800594e <_strtod_l+0xf6>
 800597c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	921b      	str	r2, [sp, #108]	; 0x6c
 8005982:	785b      	ldrb	r3, [r3, #1]
 8005984:	2b30      	cmp	r3, #48	; 0x30
 8005986:	d0f9      	beq.n	800597c <_strtod_l+0x124>
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0a4      	beq.n	80058d6 <_strtod_l+0x7e>
 800598c:	2301      	movs	r3, #1
 800598e:	2500      	movs	r5, #0
 8005990:	9306      	str	r3, [sp, #24]
 8005992:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005994:	9308      	str	r3, [sp, #32]
 8005996:	9507      	str	r5, [sp, #28]
 8005998:	9505      	str	r5, [sp, #20]
 800599a:	220a      	movs	r2, #10
 800599c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800599e:	7807      	ldrb	r7, [r0, #0]
 80059a0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80059a4:	b2d9      	uxtb	r1, r3
 80059a6:	2909      	cmp	r1, #9
 80059a8:	d929      	bls.n	80059fe <_strtod_l+0x1a6>
 80059aa:	4622      	mov	r2, r4
 80059ac:	f8d8 1000 	ldr.w	r1, [r8]
 80059b0:	f002 fda0 	bl	80084f4 <strncmp>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d031      	beq.n	8005a1c <_strtod_l+0x1c4>
 80059b8:	2000      	movs	r0, #0
 80059ba:	9c05      	ldr	r4, [sp, #20]
 80059bc:	9004      	str	r0, [sp, #16]
 80059be:	463b      	mov	r3, r7
 80059c0:	4602      	mov	r2, r0
 80059c2:	2b65      	cmp	r3, #101	; 0x65
 80059c4:	d001      	beq.n	80059ca <_strtod_l+0x172>
 80059c6:	2b45      	cmp	r3, #69	; 0x45
 80059c8:	d114      	bne.n	80059f4 <_strtod_l+0x19c>
 80059ca:	b924      	cbnz	r4, 80059d6 <_strtod_l+0x17e>
 80059cc:	b910      	cbnz	r0, 80059d4 <_strtod_l+0x17c>
 80059ce:	9b06      	ldr	r3, [sp, #24]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d09e      	beq.n	8005912 <_strtod_l+0xba>
 80059d4:	2400      	movs	r4, #0
 80059d6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80059d8:	1c73      	adds	r3, r6, #1
 80059da:	931b      	str	r3, [sp, #108]	; 0x6c
 80059dc:	7873      	ldrb	r3, [r6, #1]
 80059de:	2b2b      	cmp	r3, #43	; 0x2b
 80059e0:	d078      	beq.n	8005ad4 <_strtod_l+0x27c>
 80059e2:	2b2d      	cmp	r3, #45	; 0x2d
 80059e4:	d070      	beq.n	8005ac8 <_strtod_l+0x270>
 80059e6:	f04f 0c00 	mov.w	ip, #0
 80059ea:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80059ee:	2f09      	cmp	r7, #9
 80059f0:	d97c      	bls.n	8005aec <_strtod_l+0x294>
 80059f2:	961b      	str	r6, [sp, #108]	; 0x6c
 80059f4:	f04f 0e00 	mov.w	lr, #0
 80059f8:	e09a      	b.n	8005b30 <_strtod_l+0x2d8>
 80059fa:	2300      	movs	r3, #0
 80059fc:	e7c7      	b.n	800598e <_strtod_l+0x136>
 80059fe:	9905      	ldr	r1, [sp, #20]
 8005a00:	2908      	cmp	r1, #8
 8005a02:	bfdd      	ittte	le
 8005a04:	9907      	ldrle	r1, [sp, #28]
 8005a06:	fb02 3301 	mlale	r3, r2, r1, r3
 8005a0a:	9307      	strle	r3, [sp, #28]
 8005a0c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005a10:	9b05      	ldr	r3, [sp, #20]
 8005a12:	3001      	adds	r0, #1
 8005a14:	3301      	adds	r3, #1
 8005a16:	9305      	str	r3, [sp, #20]
 8005a18:	901b      	str	r0, [sp, #108]	; 0x6c
 8005a1a:	e7bf      	b.n	800599c <_strtod_l+0x144>
 8005a1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a1e:	191a      	adds	r2, r3, r4
 8005a20:	921b      	str	r2, [sp, #108]	; 0x6c
 8005a22:	9a05      	ldr	r2, [sp, #20]
 8005a24:	5d1b      	ldrb	r3, [r3, r4]
 8005a26:	2a00      	cmp	r2, #0
 8005a28:	d037      	beq.n	8005a9a <_strtod_l+0x242>
 8005a2a:	9c05      	ldr	r4, [sp, #20]
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005a32:	2909      	cmp	r1, #9
 8005a34:	d913      	bls.n	8005a5e <_strtod_l+0x206>
 8005a36:	2101      	movs	r1, #1
 8005a38:	9104      	str	r1, [sp, #16]
 8005a3a:	e7c2      	b.n	80059c2 <_strtod_l+0x16a>
 8005a3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a3e:	1c5a      	adds	r2, r3, #1
 8005a40:	921b      	str	r2, [sp, #108]	; 0x6c
 8005a42:	785b      	ldrb	r3, [r3, #1]
 8005a44:	3001      	adds	r0, #1
 8005a46:	2b30      	cmp	r3, #48	; 0x30
 8005a48:	d0f8      	beq.n	8005a3c <_strtod_l+0x1e4>
 8005a4a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005a4e:	2a08      	cmp	r2, #8
 8005a50:	f200 84e4 	bhi.w	800641c <_strtod_l+0xbc4>
 8005a54:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005a56:	9208      	str	r2, [sp, #32]
 8005a58:	4602      	mov	r2, r0
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	4604      	mov	r4, r0
 8005a5e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005a62:	f100 0101 	add.w	r1, r0, #1
 8005a66:	d012      	beq.n	8005a8e <_strtod_l+0x236>
 8005a68:	440a      	add	r2, r1
 8005a6a:	eb00 0c04 	add.w	ip, r0, r4
 8005a6e:	4621      	mov	r1, r4
 8005a70:	270a      	movs	r7, #10
 8005a72:	458c      	cmp	ip, r1
 8005a74:	d113      	bne.n	8005a9e <_strtod_l+0x246>
 8005a76:	1821      	adds	r1, r4, r0
 8005a78:	2908      	cmp	r1, #8
 8005a7a:	f104 0401 	add.w	r4, r4, #1
 8005a7e:	4404      	add	r4, r0
 8005a80:	dc19      	bgt.n	8005ab6 <_strtod_l+0x25e>
 8005a82:	9b07      	ldr	r3, [sp, #28]
 8005a84:	210a      	movs	r1, #10
 8005a86:	fb01 e303 	mla	r3, r1, r3, lr
 8005a8a:	9307      	str	r3, [sp, #28]
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a90:	1c58      	adds	r0, r3, #1
 8005a92:	901b      	str	r0, [sp, #108]	; 0x6c
 8005a94:	785b      	ldrb	r3, [r3, #1]
 8005a96:	4608      	mov	r0, r1
 8005a98:	e7c9      	b.n	8005a2e <_strtod_l+0x1d6>
 8005a9a:	9805      	ldr	r0, [sp, #20]
 8005a9c:	e7d3      	b.n	8005a46 <_strtod_l+0x1ee>
 8005a9e:	2908      	cmp	r1, #8
 8005aa0:	f101 0101 	add.w	r1, r1, #1
 8005aa4:	dc03      	bgt.n	8005aae <_strtod_l+0x256>
 8005aa6:	9b07      	ldr	r3, [sp, #28]
 8005aa8:	437b      	muls	r3, r7
 8005aaa:	9307      	str	r3, [sp, #28]
 8005aac:	e7e1      	b.n	8005a72 <_strtod_l+0x21a>
 8005aae:	2910      	cmp	r1, #16
 8005ab0:	bfd8      	it	le
 8005ab2:	437d      	mulle	r5, r7
 8005ab4:	e7dd      	b.n	8005a72 <_strtod_l+0x21a>
 8005ab6:	2c10      	cmp	r4, #16
 8005ab8:	bfdc      	itt	le
 8005aba:	210a      	movle	r1, #10
 8005abc:	fb01 e505 	mlale	r5, r1, r5, lr
 8005ac0:	e7e4      	b.n	8005a8c <_strtod_l+0x234>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	9304      	str	r3, [sp, #16]
 8005ac6:	e781      	b.n	80059cc <_strtod_l+0x174>
 8005ac8:	f04f 0c01 	mov.w	ip, #1
 8005acc:	1cb3      	adds	r3, r6, #2
 8005ace:	931b      	str	r3, [sp, #108]	; 0x6c
 8005ad0:	78b3      	ldrb	r3, [r6, #2]
 8005ad2:	e78a      	b.n	80059ea <_strtod_l+0x192>
 8005ad4:	f04f 0c00 	mov.w	ip, #0
 8005ad8:	e7f8      	b.n	8005acc <_strtod_l+0x274>
 8005ada:	bf00      	nop
 8005adc:	08008634 	.word	0x08008634
 8005ae0:	7ff00000 	.word	0x7ff00000
 8005ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005ae6:	1c5f      	adds	r7, r3, #1
 8005ae8:	971b      	str	r7, [sp, #108]	; 0x6c
 8005aea:	785b      	ldrb	r3, [r3, #1]
 8005aec:	2b30      	cmp	r3, #48	; 0x30
 8005aee:	d0f9      	beq.n	8005ae4 <_strtod_l+0x28c>
 8005af0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005af4:	2f08      	cmp	r7, #8
 8005af6:	f63f af7d 	bhi.w	80059f4 <_strtod_l+0x19c>
 8005afa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005afe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b00:	930a      	str	r3, [sp, #40]	; 0x28
 8005b02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b04:	1c5f      	adds	r7, r3, #1
 8005b06:	971b      	str	r7, [sp, #108]	; 0x6c
 8005b08:	785b      	ldrb	r3, [r3, #1]
 8005b0a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005b0e:	f1b8 0f09 	cmp.w	r8, #9
 8005b12:	d937      	bls.n	8005b84 <_strtod_l+0x32c>
 8005b14:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b16:	1a7f      	subs	r7, r7, r1
 8005b18:	2f08      	cmp	r7, #8
 8005b1a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005b1e:	dc37      	bgt.n	8005b90 <_strtod_l+0x338>
 8005b20:	45be      	cmp	lr, r7
 8005b22:	bfa8      	it	ge
 8005b24:	46be      	movge	lr, r7
 8005b26:	f1bc 0f00 	cmp.w	ip, #0
 8005b2a:	d001      	beq.n	8005b30 <_strtod_l+0x2d8>
 8005b2c:	f1ce 0e00 	rsb	lr, lr, #0
 8005b30:	2c00      	cmp	r4, #0
 8005b32:	d151      	bne.n	8005bd8 <_strtod_l+0x380>
 8005b34:	2800      	cmp	r0, #0
 8005b36:	f47f aece 	bne.w	80058d6 <_strtod_l+0x7e>
 8005b3a:	9a06      	ldr	r2, [sp, #24]
 8005b3c:	2a00      	cmp	r2, #0
 8005b3e:	f47f aeca 	bne.w	80058d6 <_strtod_l+0x7e>
 8005b42:	9a04      	ldr	r2, [sp, #16]
 8005b44:	2a00      	cmp	r2, #0
 8005b46:	f47f aee4 	bne.w	8005912 <_strtod_l+0xba>
 8005b4a:	2b4e      	cmp	r3, #78	; 0x4e
 8005b4c:	d027      	beq.n	8005b9e <_strtod_l+0x346>
 8005b4e:	dc21      	bgt.n	8005b94 <_strtod_l+0x33c>
 8005b50:	2b49      	cmp	r3, #73	; 0x49
 8005b52:	f47f aede 	bne.w	8005912 <_strtod_l+0xba>
 8005b56:	49a0      	ldr	r1, [pc, #640]	; (8005dd8 <_strtod_l+0x580>)
 8005b58:	a81b      	add	r0, sp, #108	; 0x6c
 8005b5a:	f001 fdd7 	bl	800770c <__match>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	f43f aed7 	beq.w	8005912 <_strtod_l+0xba>
 8005b64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b66:	499d      	ldr	r1, [pc, #628]	; (8005ddc <_strtod_l+0x584>)
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	a81b      	add	r0, sp, #108	; 0x6c
 8005b6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8005b6e:	f001 fdcd 	bl	800770c <__match>
 8005b72:	b910      	cbnz	r0, 8005b7a <_strtod_l+0x322>
 8005b74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b76:	3301      	adds	r3, #1
 8005b78:	931b      	str	r3, [sp, #108]	; 0x6c
 8005b7a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8005df0 <_strtod_l+0x598>
 8005b7e:	f04f 0a00 	mov.w	sl, #0
 8005b82:	e6a8      	b.n	80058d6 <_strtod_l+0x7e>
 8005b84:	210a      	movs	r1, #10
 8005b86:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005b8a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005b8e:	e7b8      	b.n	8005b02 <_strtod_l+0x2aa>
 8005b90:	46be      	mov	lr, r7
 8005b92:	e7c8      	b.n	8005b26 <_strtod_l+0x2ce>
 8005b94:	2b69      	cmp	r3, #105	; 0x69
 8005b96:	d0de      	beq.n	8005b56 <_strtod_l+0x2fe>
 8005b98:	2b6e      	cmp	r3, #110	; 0x6e
 8005b9a:	f47f aeba 	bne.w	8005912 <_strtod_l+0xba>
 8005b9e:	4990      	ldr	r1, [pc, #576]	; (8005de0 <_strtod_l+0x588>)
 8005ba0:	a81b      	add	r0, sp, #108	; 0x6c
 8005ba2:	f001 fdb3 	bl	800770c <__match>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f43f aeb3 	beq.w	8005912 <_strtod_l+0xba>
 8005bac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b28      	cmp	r3, #40	; 0x28
 8005bb2:	d10e      	bne.n	8005bd2 <_strtod_l+0x37a>
 8005bb4:	aa1e      	add	r2, sp, #120	; 0x78
 8005bb6:	498b      	ldr	r1, [pc, #556]	; (8005de4 <_strtod_l+0x58c>)
 8005bb8:	a81b      	add	r0, sp, #108	; 0x6c
 8005bba:	f001 fdbb 	bl	8007734 <__hexnan>
 8005bbe:	2805      	cmp	r0, #5
 8005bc0:	d107      	bne.n	8005bd2 <_strtod_l+0x37a>
 8005bc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005bc4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005bc8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005bcc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005bd0:	e681      	b.n	80058d6 <_strtod_l+0x7e>
 8005bd2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8005df8 <_strtod_l+0x5a0>
 8005bd6:	e7d2      	b.n	8005b7e <_strtod_l+0x326>
 8005bd8:	ebae 0302 	sub.w	r3, lr, r2
 8005bdc:	9306      	str	r3, [sp, #24]
 8005bde:	9b05      	ldr	r3, [sp, #20]
 8005be0:	9807      	ldr	r0, [sp, #28]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	bf08      	it	eq
 8005be6:	4623      	moveq	r3, r4
 8005be8:	2c10      	cmp	r4, #16
 8005bea:	9305      	str	r3, [sp, #20]
 8005bec:	46a0      	mov	r8, r4
 8005bee:	bfa8      	it	ge
 8005bf0:	f04f 0810 	movge.w	r8, #16
 8005bf4:	f7fa fc86 	bl	8000504 <__aeabi_ui2d>
 8005bf8:	2c09      	cmp	r4, #9
 8005bfa:	4682      	mov	sl, r0
 8005bfc:	468b      	mov	fp, r1
 8005bfe:	dc13      	bgt.n	8005c28 <_strtod_l+0x3d0>
 8005c00:	9b06      	ldr	r3, [sp, #24]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f43f ae67 	beq.w	80058d6 <_strtod_l+0x7e>
 8005c08:	9b06      	ldr	r3, [sp, #24]
 8005c0a:	dd7a      	ble.n	8005d02 <_strtod_l+0x4aa>
 8005c0c:	2b16      	cmp	r3, #22
 8005c0e:	dc61      	bgt.n	8005cd4 <_strtod_l+0x47c>
 8005c10:	4a75      	ldr	r2, [pc, #468]	; (8005de8 <_strtod_l+0x590>)
 8005c12:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005c16:	e9de 0100 	ldrd	r0, r1, [lr]
 8005c1a:	4652      	mov	r2, sl
 8005c1c:	465b      	mov	r3, fp
 8005c1e:	f7fa fceb 	bl	80005f8 <__aeabi_dmul>
 8005c22:	4682      	mov	sl, r0
 8005c24:	468b      	mov	fp, r1
 8005c26:	e656      	b.n	80058d6 <_strtod_l+0x7e>
 8005c28:	4b6f      	ldr	r3, [pc, #444]	; (8005de8 <_strtod_l+0x590>)
 8005c2a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005c2e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005c32:	f7fa fce1 	bl	80005f8 <__aeabi_dmul>
 8005c36:	4606      	mov	r6, r0
 8005c38:	4628      	mov	r0, r5
 8005c3a:	460f      	mov	r7, r1
 8005c3c:	f7fa fc62 	bl	8000504 <__aeabi_ui2d>
 8005c40:	4602      	mov	r2, r0
 8005c42:	460b      	mov	r3, r1
 8005c44:	4630      	mov	r0, r6
 8005c46:	4639      	mov	r1, r7
 8005c48:	f7fa fb20 	bl	800028c <__adddf3>
 8005c4c:	2c0f      	cmp	r4, #15
 8005c4e:	4682      	mov	sl, r0
 8005c50:	468b      	mov	fp, r1
 8005c52:	ddd5      	ble.n	8005c00 <_strtod_l+0x3a8>
 8005c54:	9b06      	ldr	r3, [sp, #24]
 8005c56:	eba4 0808 	sub.w	r8, r4, r8
 8005c5a:	4498      	add	r8, r3
 8005c5c:	f1b8 0f00 	cmp.w	r8, #0
 8005c60:	f340 8096 	ble.w	8005d90 <_strtod_l+0x538>
 8005c64:	f018 030f 	ands.w	r3, r8, #15
 8005c68:	d00a      	beq.n	8005c80 <_strtod_l+0x428>
 8005c6a:	495f      	ldr	r1, [pc, #380]	; (8005de8 <_strtod_l+0x590>)
 8005c6c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005c70:	4652      	mov	r2, sl
 8005c72:	465b      	mov	r3, fp
 8005c74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c78:	f7fa fcbe 	bl	80005f8 <__aeabi_dmul>
 8005c7c:	4682      	mov	sl, r0
 8005c7e:	468b      	mov	fp, r1
 8005c80:	f038 080f 	bics.w	r8, r8, #15
 8005c84:	d073      	beq.n	8005d6e <_strtod_l+0x516>
 8005c86:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005c8a:	dd47      	ble.n	8005d1c <_strtod_l+0x4c4>
 8005c8c:	2400      	movs	r4, #0
 8005c8e:	46a0      	mov	r8, r4
 8005c90:	9407      	str	r4, [sp, #28]
 8005c92:	9405      	str	r4, [sp, #20]
 8005c94:	2322      	movs	r3, #34	; 0x22
 8005c96:	f8df b158 	ldr.w	fp, [pc, #344]	; 8005df0 <_strtod_l+0x598>
 8005c9a:	f8c9 3000 	str.w	r3, [r9]
 8005c9e:	f04f 0a00 	mov.w	sl, #0
 8005ca2:	9b07      	ldr	r3, [sp, #28]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f43f ae16 	beq.w	80058d6 <_strtod_l+0x7e>
 8005caa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005cac:	4648      	mov	r0, r9
 8005cae:	f001 fe3e 	bl	800792e <_Bfree>
 8005cb2:	9905      	ldr	r1, [sp, #20]
 8005cb4:	4648      	mov	r0, r9
 8005cb6:	f001 fe3a 	bl	800792e <_Bfree>
 8005cba:	4641      	mov	r1, r8
 8005cbc:	4648      	mov	r0, r9
 8005cbe:	f001 fe36 	bl	800792e <_Bfree>
 8005cc2:	9907      	ldr	r1, [sp, #28]
 8005cc4:	4648      	mov	r0, r9
 8005cc6:	f001 fe32 	bl	800792e <_Bfree>
 8005cca:	4621      	mov	r1, r4
 8005ccc:	4648      	mov	r0, r9
 8005cce:	f001 fe2e 	bl	800792e <_Bfree>
 8005cd2:	e600      	b.n	80058d6 <_strtod_l+0x7e>
 8005cd4:	9a06      	ldr	r2, [sp, #24]
 8005cd6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	dbba      	blt.n	8005c54 <_strtod_l+0x3fc>
 8005cde:	4d42      	ldr	r5, [pc, #264]	; (8005de8 <_strtod_l+0x590>)
 8005ce0:	f1c4 040f 	rsb	r4, r4, #15
 8005ce4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005ce8:	4652      	mov	r2, sl
 8005cea:	465b      	mov	r3, fp
 8005cec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005cf0:	f7fa fc82 	bl	80005f8 <__aeabi_dmul>
 8005cf4:	9b06      	ldr	r3, [sp, #24]
 8005cf6:	1b1c      	subs	r4, r3, r4
 8005cf8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005cfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d00:	e78d      	b.n	8005c1e <_strtod_l+0x3c6>
 8005d02:	f113 0f16 	cmn.w	r3, #22
 8005d06:	dba5      	blt.n	8005c54 <_strtod_l+0x3fc>
 8005d08:	4a37      	ldr	r2, [pc, #220]	; (8005de8 <_strtod_l+0x590>)
 8005d0a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005d0e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005d12:	4650      	mov	r0, sl
 8005d14:	4659      	mov	r1, fp
 8005d16:	f7fa fd99 	bl	800084c <__aeabi_ddiv>
 8005d1a:	e782      	b.n	8005c22 <_strtod_l+0x3ca>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4e33      	ldr	r6, [pc, #204]	; (8005dec <_strtod_l+0x594>)
 8005d20:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005d24:	4650      	mov	r0, sl
 8005d26:	4659      	mov	r1, fp
 8005d28:	461d      	mov	r5, r3
 8005d2a:	f1b8 0f01 	cmp.w	r8, #1
 8005d2e:	dc21      	bgt.n	8005d74 <_strtod_l+0x51c>
 8005d30:	b10b      	cbz	r3, 8005d36 <_strtod_l+0x4de>
 8005d32:	4682      	mov	sl, r0
 8005d34:	468b      	mov	fp, r1
 8005d36:	4b2d      	ldr	r3, [pc, #180]	; (8005dec <_strtod_l+0x594>)
 8005d38:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005d3c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005d40:	4652      	mov	r2, sl
 8005d42:	465b      	mov	r3, fp
 8005d44:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005d48:	f7fa fc56 	bl	80005f8 <__aeabi_dmul>
 8005d4c:	4b28      	ldr	r3, [pc, #160]	; (8005df0 <_strtod_l+0x598>)
 8005d4e:	460a      	mov	r2, r1
 8005d50:	400b      	ands	r3, r1
 8005d52:	4928      	ldr	r1, [pc, #160]	; (8005df4 <_strtod_l+0x59c>)
 8005d54:	428b      	cmp	r3, r1
 8005d56:	4682      	mov	sl, r0
 8005d58:	d898      	bhi.n	8005c8c <_strtod_l+0x434>
 8005d5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005d5e:	428b      	cmp	r3, r1
 8005d60:	bf86      	itte	hi
 8005d62:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8005dfc <_strtod_l+0x5a4>
 8005d66:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8005d6a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005d6e:	2300      	movs	r3, #0
 8005d70:	9304      	str	r3, [sp, #16]
 8005d72:	e077      	b.n	8005e64 <_strtod_l+0x60c>
 8005d74:	f018 0f01 	tst.w	r8, #1
 8005d78:	d006      	beq.n	8005d88 <_strtod_l+0x530>
 8005d7a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	f7fa fc39 	bl	80005f8 <__aeabi_dmul>
 8005d86:	2301      	movs	r3, #1
 8005d88:	3501      	adds	r5, #1
 8005d8a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005d8e:	e7cc      	b.n	8005d2a <_strtod_l+0x4d2>
 8005d90:	d0ed      	beq.n	8005d6e <_strtod_l+0x516>
 8005d92:	f1c8 0800 	rsb	r8, r8, #0
 8005d96:	f018 020f 	ands.w	r2, r8, #15
 8005d9a:	d00a      	beq.n	8005db2 <_strtod_l+0x55a>
 8005d9c:	4b12      	ldr	r3, [pc, #72]	; (8005de8 <_strtod_l+0x590>)
 8005d9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005da2:	4650      	mov	r0, sl
 8005da4:	4659      	mov	r1, fp
 8005da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005daa:	f7fa fd4f 	bl	800084c <__aeabi_ddiv>
 8005dae:	4682      	mov	sl, r0
 8005db0:	468b      	mov	fp, r1
 8005db2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005db6:	d0da      	beq.n	8005d6e <_strtod_l+0x516>
 8005db8:	f1b8 0f1f 	cmp.w	r8, #31
 8005dbc:	dd20      	ble.n	8005e00 <_strtod_l+0x5a8>
 8005dbe:	2400      	movs	r4, #0
 8005dc0:	46a0      	mov	r8, r4
 8005dc2:	9407      	str	r4, [sp, #28]
 8005dc4:	9405      	str	r4, [sp, #20]
 8005dc6:	2322      	movs	r3, #34	; 0x22
 8005dc8:	f04f 0a00 	mov.w	sl, #0
 8005dcc:	f04f 0b00 	mov.w	fp, #0
 8005dd0:	f8c9 3000 	str.w	r3, [r9]
 8005dd4:	e765      	b.n	8005ca2 <_strtod_l+0x44a>
 8005dd6:	bf00      	nop
 8005dd8:	080085fd 	.word	0x080085fd
 8005ddc:	0800868b 	.word	0x0800868b
 8005de0:	08008605 	.word	0x08008605
 8005de4:	08008648 	.word	0x08008648
 8005de8:	080086c8 	.word	0x080086c8
 8005dec:	080086a0 	.word	0x080086a0
 8005df0:	7ff00000 	.word	0x7ff00000
 8005df4:	7ca00000 	.word	0x7ca00000
 8005df8:	fff80000 	.word	0xfff80000
 8005dfc:	7fefffff 	.word	0x7fefffff
 8005e00:	f018 0310 	ands.w	r3, r8, #16
 8005e04:	bf18      	it	ne
 8005e06:	236a      	movne	r3, #106	; 0x6a
 8005e08:	4da0      	ldr	r5, [pc, #640]	; (800608c <_strtod_l+0x834>)
 8005e0a:	9304      	str	r3, [sp, #16]
 8005e0c:	4650      	mov	r0, sl
 8005e0e:	4659      	mov	r1, fp
 8005e10:	2300      	movs	r3, #0
 8005e12:	f1b8 0f00 	cmp.w	r8, #0
 8005e16:	f300 810a 	bgt.w	800602e <_strtod_l+0x7d6>
 8005e1a:	b10b      	cbz	r3, 8005e20 <_strtod_l+0x5c8>
 8005e1c:	4682      	mov	sl, r0
 8005e1e:	468b      	mov	fp, r1
 8005e20:	9b04      	ldr	r3, [sp, #16]
 8005e22:	b1bb      	cbz	r3, 8005e54 <_strtod_l+0x5fc>
 8005e24:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8005e28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	4659      	mov	r1, fp
 8005e30:	dd10      	ble.n	8005e54 <_strtod_l+0x5fc>
 8005e32:	2b1f      	cmp	r3, #31
 8005e34:	f340 8107 	ble.w	8006046 <_strtod_l+0x7ee>
 8005e38:	2b34      	cmp	r3, #52	; 0x34
 8005e3a:	bfde      	ittt	le
 8005e3c:	3b20      	suble	r3, #32
 8005e3e:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8005e42:	fa02 f303 	lslle.w	r3, r2, r3
 8005e46:	f04f 0a00 	mov.w	sl, #0
 8005e4a:	bfcc      	ite	gt
 8005e4c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005e50:	ea03 0b01 	andle.w	fp, r3, r1
 8005e54:	2200      	movs	r2, #0
 8005e56:	2300      	movs	r3, #0
 8005e58:	4650      	mov	r0, sl
 8005e5a:	4659      	mov	r1, fp
 8005e5c:	f7fa fe34 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	d1ac      	bne.n	8005dbe <_strtod_l+0x566>
 8005e64:	9b07      	ldr	r3, [sp, #28]
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	9a05      	ldr	r2, [sp, #20]
 8005e6a:	9908      	ldr	r1, [sp, #32]
 8005e6c:	4623      	mov	r3, r4
 8005e6e:	4648      	mov	r0, r9
 8005e70:	f001 fdaf 	bl	80079d2 <__s2b>
 8005e74:	9007      	str	r0, [sp, #28]
 8005e76:	2800      	cmp	r0, #0
 8005e78:	f43f af08 	beq.w	8005c8c <_strtod_l+0x434>
 8005e7c:	9a06      	ldr	r2, [sp, #24]
 8005e7e:	9b06      	ldr	r3, [sp, #24]
 8005e80:	2a00      	cmp	r2, #0
 8005e82:	f1c3 0300 	rsb	r3, r3, #0
 8005e86:	bfa8      	it	ge
 8005e88:	2300      	movge	r3, #0
 8005e8a:	930e      	str	r3, [sp, #56]	; 0x38
 8005e8c:	2400      	movs	r4, #0
 8005e8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005e92:	9316      	str	r3, [sp, #88]	; 0x58
 8005e94:	46a0      	mov	r8, r4
 8005e96:	9b07      	ldr	r3, [sp, #28]
 8005e98:	4648      	mov	r0, r9
 8005e9a:	6859      	ldr	r1, [r3, #4]
 8005e9c:	f001 fd13 	bl	80078c6 <_Balloc>
 8005ea0:	9005      	str	r0, [sp, #20]
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	f43f aef6 	beq.w	8005c94 <_strtod_l+0x43c>
 8005ea8:	9b07      	ldr	r3, [sp, #28]
 8005eaa:	691a      	ldr	r2, [r3, #16]
 8005eac:	3202      	adds	r2, #2
 8005eae:	f103 010c 	add.w	r1, r3, #12
 8005eb2:	0092      	lsls	r2, r2, #2
 8005eb4:	300c      	adds	r0, #12
 8005eb6:	f001 fcfb 	bl	80078b0 <memcpy>
 8005eba:	aa1e      	add	r2, sp, #120	; 0x78
 8005ebc:	a91d      	add	r1, sp, #116	; 0x74
 8005ebe:	ec4b ab10 	vmov	d0, sl, fp
 8005ec2:	4648      	mov	r0, r9
 8005ec4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005ec8:	f002 f83e 	bl	8007f48 <__d2b>
 8005ecc:	901c      	str	r0, [sp, #112]	; 0x70
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f43f aee0 	beq.w	8005c94 <_strtod_l+0x43c>
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	f001 fe07 	bl	8007aea <__i2b>
 8005edc:	4680      	mov	r8, r0
 8005ede:	2800      	cmp	r0, #0
 8005ee0:	f43f aed8 	beq.w	8005c94 <_strtod_l+0x43c>
 8005ee4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8005ee6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005ee8:	2e00      	cmp	r6, #0
 8005eea:	bfab      	itete	ge
 8005eec:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005eee:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005ef0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005ef2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8005ef4:	bfac      	ite	ge
 8005ef6:	18f7      	addge	r7, r6, r3
 8005ef8:	1b9d      	sublt	r5, r3, r6
 8005efa:	9b04      	ldr	r3, [sp, #16]
 8005efc:	1af6      	subs	r6, r6, r3
 8005efe:	4416      	add	r6, r2
 8005f00:	4b63      	ldr	r3, [pc, #396]	; (8006090 <_strtod_l+0x838>)
 8005f02:	3e01      	subs	r6, #1
 8005f04:	429e      	cmp	r6, r3
 8005f06:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005f0a:	f280 80af 	bge.w	800606c <_strtod_l+0x814>
 8005f0e:	1b9b      	subs	r3, r3, r6
 8005f10:	2b1f      	cmp	r3, #31
 8005f12:	eba2 0203 	sub.w	r2, r2, r3
 8005f16:	f04f 0101 	mov.w	r1, #1
 8005f1a:	f300 809b 	bgt.w	8006054 <_strtod_l+0x7fc>
 8005f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f22:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f24:	2300      	movs	r3, #0
 8005f26:	930a      	str	r3, [sp, #40]	; 0x28
 8005f28:	18be      	adds	r6, r7, r2
 8005f2a:	9b04      	ldr	r3, [sp, #16]
 8005f2c:	42b7      	cmp	r7, r6
 8005f2e:	4415      	add	r5, r2
 8005f30:	441d      	add	r5, r3
 8005f32:	463b      	mov	r3, r7
 8005f34:	bfa8      	it	ge
 8005f36:	4633      	movge	r3, r6
 8005f38:	42ab      	cmp	r3, r5
 8005f3a:	bfa8      	it	ge
 8005f3c:	462b      	movge	r3, r5
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	bfc2      	ittt	gt
 8005f42:	1af6      	subgt	r6, r6, r3
 8005f44:	1aed      	subgt	r5, r5, r3
 8005f46:	1aff      	subgt	r7, r7, r3
 8005f48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f4a:	b1bb      	cbz	r3, 8005f7c <_strtod_l+0x724>
 8005f4c:	4641      	mov	r1, r8
 8005f4e:	461a      	mov	r2, r3
 8005f50:	4648      	mov	r0, r9
 8005f52:	f001 fe69 	bl	8007c28 <__pow5mult>
 8005f56:	4680      	mov	r8, r0
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	f43f ae9b 	beq.w	8005c94 <_strtod_l+0x43c>
 8005f5e:	4601      	mov	r1, r0
 8005f60:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005f62:	4648      	mov	r0, r9
 8005f64:	f001 fdca 	bl	8007afc <__multiply>
 8005f68:	900c      	str	r0, [sp, #48]	; 0x30
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	f43f ae92 	beq.w	8005c94 <_strtod_l+0x43c>
 8005f70:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005f72:	4648      	mov	r0, r9
 8005f74:	f001 fcdb 	bl	800792e <_Bfree>
 8005f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f7a:	931c      	str	r3, [sp, #112]	; 0x70
 8005f7c:	2e00      	cmp	r6, #0
 8005f7e:	dc7a      	bgt.n	8006076 <_strtod_l+0x81e>
 8005f80:	9b06      	ldr	r3, [sp, #24]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	dd08      	ble.n	8005f98 <_strtod_l+0x740>
 8005f86:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005f88:	9905      	ldr	r1, [sp, #20]
 8005f8a:	4648      	mov	r0, r9
 8005f8c:	f001 fe4c 	bl	8007c28 <__pow5mult>
 8005f90:	9005      	str	r0, [sp, #20]
 8005f92:	2800      	cmp	r0, #0
 8005f94:	f43f ae7e 	beq.w	8005c94 <_strtod_l+0x43c>
 8005f98:	2d00      	cmp	r5, #0
 8005f9a:	dd08      	ble.n	8005fae <_strtod_l+0x756>
 8005f9c:	462a      	mov	r2, r5
 8005f9e:	9905      	ldr	r1, [sp, #20]
 8005fa0:	4648      	mov	r0, r9
 8005fa2:	f001 fe8f 	bl	8007cc4 <__lshift>
 8005fa6:	9005      	str	r0, [sp, #20]
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	f43f ae73 	beq.w	8005c94 <_strtod_l+0x43c>
 8005fae:	2f00      	cmp	r7, #0
 8005fb0:	dd08      	ble.n	8005fc4 <_strtod_l+0x76c>
 8005fb2:	4641      	mov	r1, r8
 8005fb4:	463a      	mov	r2, r7
 8005fb6:	4648      	mov	r0, r9
 8005fb8:	f001 fe84 	bl	8007cc4 <__lshift>
 8005fbc:	4680      	mov	r8, r0
 8005fbe:	2800      	cmp	r0, #0
 8005fc0:	f43f ae68 	beq.w	8005c94 <_strtod_l+0x43c>
 8005fc4:	9a05      	ldr	r2, [sp, #20]
 8005fc6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005fc8:	4648      	mov	r0, r9
 8005fca:	f001 fee9 	bl	8007da0 <__mdiff>
 8005fce:	4604      	mov	r4, r0
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	f43f ae5f 	beq.w	8005c94 <_strtod_l+0x43c>
 8005fd6:	68c3      	ldr	r3, [r0, #12]
 8005fd8:	930c      	str	r3, [sp, #48]	; 0x30
 8005fda:	2300      	movs	r3, #0
 8005fdc:	60c3      	str	r3, [r0, #12]
 8005fde:	4641      	mov	r1, r8
 8005fe0:	f001 fec4 	bl	8007d6c <__mcmp>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	da55      	bge.n	8006094 <_strtod_l+0x83c>
 8005fe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fea:	b9e3      	cbnz	r3, 8006026 <_strtod_l+0x7ce>
 8005fec:	f1ba 0f00 	cmp.w	sl, #0
 8005ff0:	d119      	bne.n	8006026 <_strtod_l+0x7ce>
 8005ff2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ff6:	b9b3      	cbnz	r3, 8006026 <_strtod_l+0x7ce>
 8005ff8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005ffc:	0d1b      	lsrs	r3, r3, #20
 8005ffe:	051b      	lsls	r3, r3, #20
 8006000:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006004:	d90f      	bls.n	8006026 <_strtod_l+0x7ce>
 8006006:	6963      	ldr	r3, [r4, #20]
 8006008:	b913      	cbnz	r3, 8006010 <_strtod_l+0x7b8>
 800600a:	6923      	ldr	r3, [r4, #16]
 800600c:	2b01      	cmp	r3, #1
 800600e:	dd0a      	ble.n	8006026 <_strtod_l+0x7ce>
 8006010:	4621      	mov	r1, r4
 8006012:	2201      	movs	r2, #1
 8006014:	4648      	mov	r0, r9
 8006016:	f001 fe55 	bl	8007cc4 <__lshift>
 800601a:	4641      	mov	r1, r8
 800601c:	4604      	mov	r4, r0
 800601e:	f001 fea5 	bl	8007d6c <__mcmp>
 8006022:	2800      	cmp	r0, #0
 8006024:	dc67      	bgt.n	80060f6 <_strtod_l+0x89e>
 8006026:	9b04      	ldr	r3, [sp, #16]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d171      	bne.n	8006110 <_strtod_l+0x8b8>
 800602c:	e63d      	b.n	8005caa <_strtod_l+0x452>
 800602e:	f018 0f01 	tst.w	r8, #1
 8006032:	d004      	beq.n	800603e <_strtod_l+0x7e6>
 8006034:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006038:	f7fa fade 	bl	80005f8 <__aeabi_dmul>
 800603c:	2301      	movs	r3, #1
 800603e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006042:	3508      	adds	r5, #8
 8006044:	e6e5      	b.n	8005e12 <_strtod_l+0x5ba>
 8006046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800604a:	fa02 f303 	lsl.w	r3, r2, r3
 800604e:	ea03 0a0a 	and.w	sl, r3, sl
 8006052:	e6ff      	b.n	8005e54 <_strtod_l+0x5fc>
 8006054:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006058:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800605c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006060:	36e2      	adds	r6, #226	; 0xe2
 8006062:	fa01 f306 	lsl.w	r3, r1, r6
 8006066:	930a      	str	r3, [sp, #40]	; 0x28
 8006068:	910f      	str	r1, [sp, #60]	; 0x3c
 800606a:	e75d      	b.n	8005f28 <_strtod_l+0x6d0>
 800606c:	2300      	movs	r3, #0
 800606e:	930a      	str	r3, [sp, #40]	; 0x28
 8006070:	2301      	movs	r3, #1
 8006072:	930f      	str	r3, [sp, #60]	; 0x3c
 8006074:	e758      	b.n	8005f28 <_strtod_l+0x6d0>
 8006076:	4632      	mov	r2, r6
 8006078:	991c      	ldr	r1, [sp, #112]	; 0x70
 800607a:	4648      	mov	r0, r9
 800607c:	f001 fe22 	bl	8007cc4 <__lshift>
 8006080:	901c      	str	r0, [sp, #112]	; 0x70
 8006082:	2800      	cmp	r0, #0
 8006084:	f47f af7c 	bne.w	8005f80 <_strtod_l+0x728>
 8006088:	e604      	b.n	8005c94 <_strtod_l+0x43c>
 800608a:	bf00      	nop
 800608c:	08008660 	.word	0x08008660
 8006090:	fffffc02 	.word	0xfffffc02
 8006094:	465d      	mov	r5, fp
 8006096:	f040 8086 	bne.w	80061a6 <_strtod_l+0x94e>
 800609a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800609c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060a0:	b32a      	cbz	r2, 80060ee <_strtod_l+0x896>
 80060a2:	4aaf      	ldr	r2, [pc, #700]	; (8006360 <_strtod_l+0xb08>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d153      	bne.n	8006150 <_strtod_l+0x8f8>
 80060a8:	9b04      	ldr	r3, [sp, #16]
 80060aa:	4650      	mov	r0, sl
 80060ac:	b1d3      	cbz	r3, 80060e4 <_strtod_l+0x88c>
 80060ae:	4aad      	ldr	r2, [pc, #692]	; (8006364 <_strtod_l+0xb0c>)
 80060b0:	402a      	ands	r2, r5
 80060b2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80060b6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80060ba:	d816      	bhi.n	80060ea <_strtod_l+0x892>
 80060bc:	0d12      	lsrs	r2, r2, #20
 80060be:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80060c2:	fa01 f303 	lsl.w	r3, r1, r3
 80060c6:	4298      	cmp	r0, r3
 80060c8:	d142      	bne.n	8006150 <_strtod_l+0x8f8>
 80060ca:	4ba7      	ldr	r3, [pc, #668]	; (8006368 <_strtod_l+0xb10>)
 80060cc:	429d      	cmp	r5, r3
 80060ce:	d102      	bne.n	80060d6 <_strtod_l+0x87e>
 80060d0:	3001      	adds	r0, #1
 80060d2:	f43f addf 	beq.w	8005c94 <_strtod_l+0x43c>
 80060d6:	4ba3      	ldr	r3, [pc, #652]	; (8006364 <_strtod_l+0xb0c>)
 80060d8:	402b      	ands	r3, r5
 80060da:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80060de:	f04f 0a00 	mov.w	sl, #0
 80060e2:	e7a0      	b.n	8006026 <_strtod_l+0x7ce>
 80060e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060e8:	e7ed      	b.n	80060c6 <_strtod_l+0x86e>
 80060ea:	460b      	mov	r3, r1
 80060ec:	e7eb      	b.n	80060c6 <_strtod_l+0x86e>
 80060ee:	bb7b      	cbnz	r3, 8006150 <_strtod_l+0x8f8>
 80060f0:	f1ba 0f00 	cmp.w	sl, #0
 80060f4:	d12c      	bne.n	8006150 <_strtod_l+0x8f8>
 80060f6:	9904      	ldr	r1, [sp, #16]
 80060f8:	4a9a      	ldr	r2, [pc, #616]	; (8006364 <_strtod_l+0xb0c>)
 80060fa:	465b      	mov	r3, fp
 80060fc:	b1f1      	cbz	r1, 800613c <_strtod_l+0x8e4>
 80060fe:	ea02 010b 	and.w	r1, r2, fp
 8006102:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006106:	dc19      	bgt.n	800613c <_strtod_l+0x8e4>
 8006108:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800610c:	f77f ae5b 	ble.w	8005dc6 <_strtod_l+0x56e>
 8006110:	4a96      	ldr	r2, [pc, #600]	; (800636c <_strtod_l+0xb14>)
 8006112:	2300      	movs	r3, #0
 8006114:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006118:	4650      	mov	r0, sl
 800611a:	4659      	mov	r1, fp
 800611c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006120:	f7fa fa6a 	bl	80005f8 <__aeabi_dmul>
 8006124:	4682      	mov	sl, r0
 8006126:	468b      	mov	fp, r1
 8006128:	2900      	cmp	r1, #0
 800612a:	f47f adbe 	bne.w	8005caa <_strtod_l+0x452>
 800612e:	2800      	cmp	r0, #0
 8006130:	f47f adbb 	bne.w	8005caa <_strtod_l+0x452>
 8006134:	2322      	movs	r3, #34	; 0x22
 8006136:	f8c9 3000 	str.w	r3, [r9]
 800613a:	e5b6      	b.n	8005caa <_strtod_l+0x452>
 800613c:	4013      	ands	r3, r2
 800613e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006142:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006146:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800614a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800614e:	e76a      	b.n	8006026 <_strtod_l+0x7ce>
 8006150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006152:	b193      	cbz	r3, 800617a <_strtod_l+0x922>
 8006154:	422b      	tst	r3, r5
 8006156:	f43f af66 	beq.w	8006026 <_strtod_l+0x7ce>
 800615a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800615c:	9a04      	ldr	r2, [sp, #16]
 800615e:	4650      	mov	r0, sl
 8006160:	4659      	mov	r1, fp
 8006162:	b173      	cbz	r3, 8006182 <_strtod_l+0x92a>
 8006164:	f7ff fb5a 	bl	800581c <sulp>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006170:	f7fa f88c 	bl	800028c <__adddf3>
 8006174:	4682      	mov	sl, r0
 8006176:	468b      	mov	fp, r1
 8006178:	e755      	b.n	8006026 <_strtod_l+0x7ce>
 800617a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800617c:	ea13 0f0a 	tst.w	r3, sl
 8006180:	e7e9      	b.n	8006156 <_strtod_l+0x8fe>
 8006182:	f7ff fb4b 	bl	800581c <sulp>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800618e:	f7fa f87b 	bl	8000288 <__aeabi_dsub>
 8006192:	2200      	movs	r2, #0
 8006194:	2300      	movs	r3, #0
 8006196:	4682      	mov	sl, r0
 8006198:	468b      	mov	fp, r1
 800619a:	f7fa fc95 	bl	8000ac8 <__aeabi_dcmpeq>
 800619e:	2800      	cmp	r0, #0
 80061a0:	f47f ae11 	bne.w	8005dc6 <_strtod_l+0x56e>
 80061a4:	e73f      	b.n	8006026 <_strtod_l+0x7ce>
 80061a6:	4641      	mov	r1, r8
 80061a8:	4620      	mov	r0, r4
 80061aa:	f001 ff1c 	bl	8007fe6 <__ratio>
 80061ae:	ec57 6b10 	vmov	r6, r7, d0
 80061b2:	2200      	movs	r2, #0
 80061b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80061b8:	ee10 0a10 	vmov	r0, s0
 80061bc:	4639      	mov	r1, r7
 80061be:	f7fa fc97 	bl	8000af0 <__aeabi_dcmple>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	d077      	beq.n	80062b6 <_strtod_l+0xa5e>
 80061c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d04a      	beq.n	8006262 <_strtod_l+0xa0a>
 80061cc:	4b68      	ldr	r3, [pc, #416]	; (8006370 <_strtod_l+0xb18>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80061d4:	4f66      	ldr	r7, [pc, #408]	; (8006370 <_strtod_l+0xb18>)
 80061d6:	2600      	movs	r6, #0
 80061d8:	4b62      	ldr	r3, [pc, #392]	; (8006364 <_strtod_l+0xb0c>)
 80061da:	402b      	ands	r3, r5
 80061dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80061de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061e0:	4b64      	ldr	r3, [pc, #400]	; (8006374 <_strtod_l+0xb1c>)
 80061e2:	429a      	cmp	r2, r3
 80061e4:	f040 80ce 	bne.w	8006384 <_strtod_l+0xb2c>
 80061e8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80061ec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80061f0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80061f4:	ec4b ab10 	vmov	d0, sl, fp
 80061f8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80061fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006200:	f001 fe2c 	bl	8007e5c <__ulp>
 8006204:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006208:	ec53 2b10 	vmov	r2, r3, d0
 800620c:	f7fa f9f4 	bl	80005f8 <__aeabi_dmul>
 8006210:	4652      	mov	r2, sl
 8006212:	465b      	mov	r3, fp
 8006214:	f7fa f83a 	bl	800028c <__adddf3>
 8006218:	460b      	mov	r3, r1
 800621a:	4952      	ldr	r1, [pc, #328]	; (8006364 <_strtod_l+0xb0c>)
 800621c:	4a56      	ldr	r2, [pc, #344]	; (8006378 <_strtod_l+0xb20>)
 800621e:	4019      	ands	r1, r3
 8006220:	4291      	cmp	r1, r2
 8006222:	4682      	mov	sl, r0
 8006224:	d95b      	bls.n	80062de <_strtod_l+0xa86>
 8006226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006228:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800622c:	4293      	cmp	r3, r2
 800622e:	d103      	bne.n	8006238 <_strtod_l+0x9e0>
 8006230:	9b08      	ldr	r3, [sp, #32]
 8006232:	3301      	adds	r3, #1
 8006234:	f43f ad2e 	beq.w	8005c94 <_strtod_l+0x43c>
 8006238:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006368 <_strtod_l+0xb10>
 800623c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006240:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006242:	4648      	mov	r0, r9
 8006244:	f001 fb73 	bl	800792e <_Bfree>
 8006248:	9905      	ldr	r1, [sp, #20]
 800624a:	4648      	mov	r0, r9
 800624c:	f001 fb6f 	bl	800792e <_Bfree>
 8006250:	4641      	mov	r1, r8
 8006252:	4648      	mov	r0, r9
 8006254:	f001 fb6b 	bl	800792e <_Bfree>
 8006258:	4621      	mov	r1, r4
 800625a:	4648      	mov	r0, r9
 800625c:	f001 fb67 	bl	800792e <_Bfree>
 8006260:	e619      	b.n	8005e96 <_strtod_l+0x63e>
 8006262:	f1ba 0f00 	cmp.w	sl, #0
 8006266:	d11a      	bne.n	800629e <_strtod_l+0xa46>
 8006268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800626c:	b9eb      	cbnz	r3, 80062aa <_strtod_l+0xa52>
 800626e:	2200      	movs	r2, #0
 8006270:	4b3f      	ldr	r3, [pc, #252]	; (8006370 <_strtod_l+0xb18>)
 8006272:	4630      	mov	r0, r6
 8006274:	4639      	mov	r1, r7
 8006276:	f7fa fc31 	bl	8000adc <__aeabi_dcmplt>
 800627a:	b9c8      	cbnz	r0, 80062b0 <_strtod_l+0xa58>
 800627c:	4630      	mov	r0, r6
 800627e:	4639      	mov	r1, r7
 8006280:	2200      	movs	r2, #0
 8006282:	4b3e      	ldr	r3, [pc, #248]	; (800637c <_strtod_l+0xb24>)
 8006284:	f7fa f9b8 	bl	80005f8 <__aeabi_dmul>
 8006288:	4606      	mov	r6, r0
 800628a:	460f      	mov	r7, r1
 800628c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006290:	9618      	str	r6, [sp, #96]	; 0x60
 8006292:	9319      	str	r3, [sp, #100]	; 0x64
 8006294:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006298:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800629c:	e79c      	b.n	80061d8 <_strtod_l+0x980>
 800629e:	f1ba 0f01 	cmp.w	sl, #1
 80062a2:	d102      	bne.n	80062aa <_strtod_l+0xa52>
 80062a4:	2d00      	cmp	r5, #0
 80062a6:	f43f ad8e 	beq.w	8005dc6 <_strtod_l+0x56e>
 80062aa:	2200      	movs	r2, #0
 80062ac:	4b34      	ldr	r3, [pc, #208]	; (8006380 <_strtod_l+0xb28>)
 80062ae:	e78f      	b.n	80061d0 <_strtod_l+0x978>
 80062b0:	2600      	movs	r6, #0
 80062b2:	4f32      	ldr	r7, [pc, #200]	; (800637c <_strtod_l+0xb24>)
 80062b4:	e7ea      	b.n	800628c <_strtod_l+0xa34>
 80062b6:	4b31      	ldr	r3, [pc, #196]	; (800637c <_strtod_l+0xb24>)
 80062b8:	4630      	mov	r0, r6
 80062ba:	4639      	mov	r1, r7
 80062bc:	2200      	movs	r2, #0
 80062be:	f7fa f99b 	bl	80005f8 <__aeabi_dmul>
 80062c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062c4:	4606      	mov	r6, r0
 80062c6:	460f      	mov	r7, r1
 80062c8:	b933      	cbnz	r3, 80062d8 <_strtod_l+0xa80>
 80062ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80062ce:	9010      	str	r0, [sp, #64]	; 0x40
 80062d0:	9311      	str	r3, [sp, #68]	; 0x44
 80062d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80062d6:	e7df      	b.n	8006298 <_strtod_l+0xa40>
 80062d8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80062dc:	e7f9      	b.n	80062d2 <_strtod_l+0xa7a>
 80062de:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80062e2:	9b04      	ldr	r3, [sp, #16]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1ab      	bne.n	8006240 <_strtod_l+0x9e8>
 80062e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80062ec:	0d1b      	lsrs	r3, r3, #20
 80062ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80062f0:	051b      	lsls	r3, r3, #20
 80062f2:	429a      	cmp	r2, r3
 80062f4:	465d      	mov	r5, fp
 80062f6:	d1a3      	bne.n	8006240 <_strtod_l+0x9e8>
 80062f8:	4639      	mov	r1, r7
 80062fa:	4630      	mov	r0, r6
 80062fc:	f7fa fc2c 	bl	8000b58 <__aeabi_d2iz>
 8006300:	f7fa f910 	bl	8000524 <__aeabi_i2d>
 8006304:	460b      	mov	r3, r1
 8006306:	4602      	mov	r2, r0
 8006308:	4639      	mov	r1, r7
 800630a:	4630      	mov	r0, r6
 800630c:	f7f9 ffbc 	bl	8000288 <__aeabi_dsub>
 8006310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006312:	4606      	mov	r6, r0
 8006314:	460f      	mov	r7, r1
 8006316:	b933      	cbnz	r3, 8006326 <_strtod_l+0xace>
 8006318:	f1ba 0f00 	cmp.w	sl, #0
 800631c:	d103      	bne.n	8006326 <_strtod_l+0xace>
 800631e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006322:	2d00      	cmp	r5, #0
 8006324:	d06d      	beq.n	8006402 <_strtod_l+0xbaa>
 8006326:	a30a      	add	r3, pc, #40	; (adr r3, 8006350 <_strtod_l+0xaf8>)
 8006328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632c:	4630      	mov	r0, r6
 800632e:	4639      	mov	r1, r7
 8006330:	f7fa fbd4 	bl	8000adc <__aeabi_dcmplt>
 8006334:	2800      	cmp	r0, #0
 8006336:	f47f acb8 	bne.w	8005caa <_strtod_l+0x452>
 800633a:	a307      	add	r3, pc, #28	; (adr r3, 8006358 <_strtod_l+0xb00>)
 800633c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006340:	4630      	mov	r0, r6
 8006342:	4639      	mov	r1, r7
 8006344:	f7fa fbe8 	bl	8000b18 <__aeabi_dcmpgt>
 8006348:	2800      	cmp	r0, #0
 800634a:	f43f af79 	beq.w	8006240 <_strtod_l+0x9e8>
 800634e:	e4ac      	b.n	8005caa <_strtod_l+0x452>
 8006350:	94a03595 	.word	0x94a03595
 8006354:	3fdfffff 	.word	0x3fdfffff
 8006358:	35afe535 	.word	0x35afe535
 800635c:	3fe00000 	.word	0x3fe00000
 8006360:	000fffff 	.word	0x000fffff
 8006364:	7ff00000 	.word	0x7ff00000
 8006368:	7fefffff 	.word	0x7fefffff
 800636c:	39500000 	.word	0x39500000
 8006370:	3ff00000 	.word	0x3ff00000
 8006374:	7fe00000 	.word	0x7fe00000
 8006378:	7c9fffff 	.word	0x7c9fffff
 800637c:	3fe00000 	.word	0x3fe00000
 8006380:	bff00000 	.word	0xbff00000
 8006384:	9b04      	ldr	r3, [sp, #16]
 8006386:	b333      	cbz	r3, 80063d6 <_strtod_l+0xb7e>
 8006388:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800638a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800638e:	d822      	bhi.n	80063d6 <_strtod_l+0xb7e>
 8006390:	a327      	add	r3, pc, #156	; (adr r3, 8006430 <_strtod_l+0xbd8>)
 8006392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006396:	4630      	mov	r0, r6
 8006398:	4639      	mov	r1, r7
 800639a:	f7fa fba9 	bl	8000af0 <__aeabi_dcmple>
 800639e:	b1a0      	cbz	r0, 80063ca <_strtod_l+0xb72>
 80063a0:	4639      	mov	r1, r7
 80063a2:	4630      	mov	r0, r6
 80063a4:	f7fa fc00 	bl	8000ba8 <__aeabi_d2uiz>
 80063a8:	2800      	cmp	r0, #0
 80063aa:	bf08      	it	eq
 80063ac:	2001      	moveq	r0, #1
 80063ae:	f7fa f8a9 	bl	8000504 <__aeabi_ui2d>
 80063b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063b4:	4606      	mov	r6, r0
 80063b6:	460f      	mov	r7, r1
 80063b8:	bb03      	cbnz	r3, 80063fc <_strtod_l+0xba4>
 80063ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063be:	9012      	str	r0, [sp, #72]	; 0x48
 80063c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80063c2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80063c6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80063ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80063ce:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80063d2:	1a9b      	subs	r3, r3, r2
 80063d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80063d6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80063da:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80063de:	f001 fd3d 	bl	8007e5c <__ulp>
 80063e2:	4650      	mov	r0, sl
 80063e4:	ec53 2b10 	vmov	r2, r3, d0
 80063e8:	4659      	mov	r1, fp
 80063ea:	f7fa f905 	bl	80005f8 <__aeabi_dmul>
 80063ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063f2:	f7f9 ff4b 	bl	800028c <__adddf3>
 80063f6:	4682      	mov	sl, r0
 80063f8:	468b      	mov	fp, r1
 80063fa:	e772      	b.n	80062e2 <_strtod_l+0xa8a>
 80063fc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006400:	e7df      	b.n	80063c2 <_strtod_l+0xb6a>
 8006402:	a30d      	add	r3, pc, #52	; (adr r3, 8006438 <_strtod_l+0xbe0>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7fa fb68 	bl	8000adc <__aeabi_dcmplt>
 800640c:	e79c      	b.n	8006348 <_strtod_l+0xaf0>
 800640e:	2300      	movs	r3, #0
 8006410:	930d      	str	r3, [sp, #52]	; 0x34
 8006412:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006414:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006416:	6013      	str	r3, [r2, #0]
 8006418:	f7ff ba61 	b.w	80058de <_strtod_l+0x86>
 800641c:	2b65      	cmp	r3, #101	; 0x65
 800641e:	f04f 0200 	mov.w	r2, #0
 8006422:	f43f ab4e 	beq.w	8005ac2 <_strtod_l+0x26a>
 8006426:	2101      	movs	r1, #1
 8006428:	4614      	mov	r4, r2
 800642a:	9104      	str	r1, [sp, #16]
 800642c:	f7ff bacb 	b.w	80059c6 <_strtod_l+0x16e>
 8006430:	ffc00000 	.word	0xffc00000
 8006434:	41dfffff 	.word	0x41dfffff
 8006438:	94a03595 	.word	0x94a03595
 800643c:	3fcfffff 	.word	0x3fcfffff

08006440 <_strtod_r>:
 8006440:	4b05      	ldr	r3, [pc, #20]	; (8006458 <_strtod_r+0x18>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	b410      	push	{r4}
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	4c04      	ldr	r4, [pc, #16]	; (800645c <_strtod_r+0x1c>)
 800644a:	2b00      	cmp	r3, #0
 800644c:	bf08      	it	eq
 800644e:	4623      	moveq	r3, r4
 8006450:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006454:	f7ff ba00 	b.w	8005858 <_strtod_l>
 8006458:	20000014 	.word	0x20000014
 800645c:	20000078 	.word	0x20000078

08006460 <_strtol_l.isra.0>:
 8006460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006464:	4680      	mov	r8, r0
 8006466:	4689      	mov	r9, r1
 8006468:	4692      	mov	sl, r2
 800646a:	461e      	mov	r6, r3
 800646c:	460f      	mov	r7, r1
 800646e:	463d      	mov	r5, r7
 8006470:	9808      	ldr	r0, [sp, #32]
 8006472:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006476:	f001 f9ed 	bl	8007854 <__locale_ctype_ptr_l>
 800647a:	4420      	add	r0, r4
 800647c:	7843      	ldrb	r3, [r0, #1]
 800647e:	f013 0308 	ands.w	r3, r3, #8
 8006482:	d132      	bne.n	80064ea <_strtol_l.isra.0+0x8a>
 8006484:	2c2d      	cmp	r4, #45	; 0x2d
 8006486:	d132      	bne.n	80064ee <_strtol_l.isra.0+0x8e>
 8006488:	787c      	ldrb	r4, [r7, #1]
 800648a:	1cbd      	adds	r5, r7, #2
 800648c:	2201      	movs	r2, #1
 800648e:	2e00      	cmp	r6, #0
 8006490:	d05d      	beq.n	800654e <_strtol_l.isra.0+0xee>
 8006492:	2e10      	cmp	r6, #16
 8006494:	d109      	bne.n	80064aa <_strtol_l.isra.0+0x4a>
 8006496:	2c30      	cmp	r4, #48	; 0x30
 8006498:	d107      	bne.n	80064aa <_strtol_l.isra.0+0x4a>
 800649a:	782b      	ldrb	r3, [r5, #0]
 800649c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80064a0:	2b58      	cmp	r3, #88	; 0x58
 80064a2:	d14f      	bne.n	8006544 <_strtol_l.isra.0+0xe4>
 80064a4:	786c      	ldrb	r4, [r5, #1]
 80064a6:	2610      	movs	r6, #16
 80064a8:	3502      	adds	r5, #2
 80064aa:	2a00      	cmp	r2, #0
 80064ac:	bf14      	ite	ne
 80064ae:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80064b2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80064b6:	2700      	movs	r7, #0
 80064b8:	fbb1 fcf6 	udiv	ip, r1, r6
 80064bc:	4638      	mov	r0, r7
 80064be:	fb06 1e1c 	mls	lr, r6, ip, r1
 80064c2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80064c6:	2b09      	cmp	r3, #9
 80064c8:	d817      	bhi.n	80064fa <_strtol_l.isra.0+0x9a>
 80064ca:	461c      	mov	r4, r3
 80064cc:	42a6      	cmp	r6, r4
 80064ce:	dd23      	ble.n	8006518 <_strtol_l.isra.0+0xb8>
 80064d0:	1c7b      	adds	r3, r7, #1
 80064d2:	d007      	beq.n	80064e4 <_strtol_l.isra.0+0x84>
 80064d4:	4584      	cmp	ip, r0
 80064d6:	d31c      	bcc.n	8006512 <_strtol_l.isra.0+0xb2>
 80064d8:	d101      	bne.n	80064de <_strtol_l.isra.0+0x7e>
 80064da:	45a6      	cmp	lr, r4
 80064dc:	db19      	blt.n	8006512 <_strtol_l.isra.0+0xb2>
 80064de:	fb00 4006 	mla	r0, r0, r6, r4
 80064e2:	2701      	movs	r7, #1
 80064e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064e8:	e7eb      	b.n	80064c2 <_strtol_l.isra.0+0x62>
 80064ea:	462f      	mov	r7, r5
 80064ec:	e7bf      	b.n	800646e <_strtol_l.isra.0+0xe>
 80064ee:	2c2b      	cmp	r4, #43	; 0x2b
 80064f0:	bf04      	itt	eq
 80064f2:	1cbd      	addeq	r5, r7, #2
 80064f4:	787c      	ldrbeq	r4, [r7, #1]
 80064f6:	461a      	mov	r2, r3
 80064f8:	e7c9      	b.n	800648e <_strtol_l.isra.0+0x2e>
 80064fa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80064fe:	2b19      	cmp	r3, #25
 8006500:	d801      	bhi.n	8006506 <_strtol_l.isra.0+0xa6>
 8006502:	3c37      	subs	r4, #55	; 0x37
 8006504:	e7e2      	b.n	80064cc <_strtol_l.isra.0+0x6c>
 8006506:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800650a:	2b19      	cmp	r3, #25
 800650c:	d804      	bhi.n	8006518 <_strtol_l.isra.0+0xb8>
 800650e:	3c57      	subs	r4, #87	; 0x57
 8006510:	e7dc      	b.n	80064cc <_strtol_l.isra.0+0x6c>
 8006512:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006516:	e7e5      	b.n	80064e4 <_strtol_l.isra.0+0x84>
 8006518:	1c7b      	adds	r3, r7, #1
 800651a:	d108      	bne.n	800652e <_strtol_l.isra.0+0xce>
 800651c:	2322      	movs	r3, #34	; 0x22
 800651e:	f8c8 3000 	str.w	r3, [r8]
 8006522:	4608      	mov	r0, r1
 8006524:	f1ba 0f00 	cmp.w	sl, #0
 8006528:	d107      	bne.n	800653a <_strtol_l.isra.0+0xda>
 800652a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800652e:	b102      	cbz	r2, 8006532 <_strtol_l.isra.0+0xd2>
 8006530:	4240      	negs	r0, r0
 8006532:	f1ba 0f00 	cmp.w	sl, #0
 8006536:	d0f8      	beq.n	800652a <_strtol_l.isra.0+0xca>
 8006538:	b10f      	cbz	r7, 800653e <_strtol_l.isra.0+0xde>
 800653a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800653e:	f8ca 9000 	str.w	r9, [sl]
 8006542:	e7f2      	b.n	800652a <_strtol_l.isra.0+0xca>
 8006544:	2430      	movs	r4, #48	; 0x30
 8006546:	2e00      	cmp	r6, #0
 8006548:	d1af      	bne.n	80064aa <_strtol_l.isra.0+0x4a>
 800654a:	2608      	movs	r6, #8
 800654c:	e7ad      	b.n	80064aa <_strtol_l.isra.0+0x4a>
 800654e:	2c30      	cmp	r4, #48	; 0x30
 8006550:	d0a3      	beq.n	800649a <_strtol_l.isra.0+0x3a>
 8006552:	260a      	movs	r6, #10
 8006554:	e7a9      	b.n	80064aa <_strtol_l.isra.0+0x4a>
	...

08006558 <_strtol_r>:
 8006558:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800655a:	4c06      	ldr	r4, [pc, #24]	; (8006574 <_strtol_r+0x1c>)
 800655c:	4d06      	ldr	r5, [pc, #24]	; (8006578 <_strtol_r+0x20>)
 800655e:	6824      	ldr	r4, [r4, #0]
 8006560:	6a24      	ldr	r4, [r4, #32]
 8006562:	2c00      	cmp	r4, #0
 8006564:	bf08      	it	eq
 8006566:	462c      	moveq	r4, r5
 8006568:	9400      	str	r4, [sp, #0]
 800656a:	f7ff ff79 	bl	8006460 <_strtol_l.isra.0>
 800656e:	b003      	add	sp, #12
 8006570:	bd30      	pop	{r4, r5, pc}
 8006572:	bf00      	nop
 8006574:	20000014 	.word	0x20000014
 8006578:	20000078 	.word	0x20000078

0800657c <quorem>:
 800657c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006580:	6903      	ldr	r3, [r0, #16]
 8006582:	690c      	ldr	r4, [r1, #16]
 8006584:	42a3      	cmp	r3, r4
 8006586:	4680      	mov	r8, r0
 8006588:	f2c0 8082 	blt.w	8006690 <quorem+0x114>
 800658c:	3c01      	subs	r4, #1
 800658e:	f101 0714 	add.w	r7, r1, #20
 8006592:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006596:	f100 0614 	add.w	r6, r0, #20
 800659a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800659e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80065a2:	eb06 030c 	add.w	r3, r6, ip
 80065a6:	3501      	adds	r5, #1
 80065a8:	eb07 090c 	add.w	r9, r7, ip
 80065ac:	9301      	str	r3, [sp, #4]
 80065ae:	fbb0 f5f5 	udiv	r5, r0, r5
 80065b2:	b395      	cbz	r5, 800661a <quorem+0x9e>
 80065b4:	f04f 0a00 	mov.w	sl, #0
 80065b8:	4638      	mov	r0, r7
 80065ba:	46b6      	mov	lr, r6
 80065bc:	46d3      	mov	fp, sl
 80065be:	f850 2b04 	ldr.w	r2, [r0], #4
 80065c2:	b293      	uxth	r3, r2
 80065c4:	fb05 a303 	mla	r3, r5, r3, sl
 80065c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	ebab 0303 	sub.w	r3, fp, r3
 80065d2:	0c12      	lsrs	r2, r2, #16
 80065d4:	f8de b000 	ldr.w	fp, [lr]
 80065d8:	fb05 a202 	mla	r2, r5, r2, sl
 80065dc:	fa13 f38b 	uxtah	r3, r3, fp
 80065e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80065e4:	fa1f fb82 	uxth.w	fp, r2
 80065e8:	f8de 2000 	ldr.w	r2, [lr]
 80065ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80065f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065fa:	4581      	cmp	r9, r0
 80065fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006600:	f84e 3b04 	str.w	r3, [lr], #4
 8006604:	d2db      	bcs.n	80065be <quorem+0x42>
 8006606:	f856 300c 	ldr.w	r3, [r6, ip]
 800660a:	b933      	cbnz	r3, 800661a <quorem+0x9e>
 800660c:	9b01      	ldr	r3, [sp, #4]
 800660e:	3b04      	subs	r3, #4
 8006610:	429e      	cmp	r6, r3
 8006612:	461a      	mov	r2, r3
 8006614:	d330      	bcc.n	8006678 <quorem+0xfc>
 8006616:	f8c8 4010 	str.w	r4, [r8, #16]
 800661a:	4640      	mov	r0, r8
 800661c:	f001 fba6 	bl	8007d6c <__mcmp>
 8006620:	2800      	cmp	r0, #0
 8006622:	db25      	blt.n	8006670 <quorem+0xf4>
 8006624:	3501      	adds	r5, #1
 8006626:	4630      	mov	r0, r6
 8006628:	f04f 0c00 	mov.w	ip, #0
 800662c:	f857 2b04 	ldr.w	r2, [r7], #4
 8006630:	f8d0 e000 	ldr.w	lr, [r0]
 8006634:	b293      	uxth	r3, r2
 8006636:	ebac 0303 	sub.w	r3, ip, r3
 800663a:	0c12      	lsrs	r2, r2, #16
 800663c:	fa13 f38e 	uxtah	r3, r3, lr
 8006640:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006644:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006648:	b29b      	uxth	r3, r3
 800664a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800664e:	45b9      	cmp	r9, r7
 8006650:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006654:	f840 3b04 	str.w	r3, [r0], #4
 8006658:	d2e8      	bcs.n	800662c <quorem+0xb0>
 800665a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800665e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006662:	b92a      	cbnz	r2, 8006670 <quorem+0xf4>
 8006664:	3b04      	subs	r3, #4
 8006666:	429e      	cmp	r6, r3
 8006668:	461a      	mov	r2, r3
 800666a:	d30b      	bcc.n	8006684 <quorem+0x108>
 800666c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006670:	4628      	mov	r0, r5
 8006672:	b003      	add	sp, #12
 8006674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006678:	6812      	ldr	r2, [r2, #0]
 800667a:	3b04      	subs	r3, #4
 800667c:	2a00      	cmp	r2, #0
 800667e:	d1ca      	bne.n	8006616 <quorem+0x9a>
 8006680:	3c01      	subs	r4, #1
 8006682:	e7c5      	b.n	8006610 <quorem+0x94>
 8006684:	6812      	ldr	r2, [r2, #0]
 8006686:	3b04      	subs	r3, #4
 8006688:	2a00      	cmp	r2, #0
 800668a:	d1ef      	bne.n	800666c <quorem+0xf0>
 800668c:	3c01      	subs	r4, #1
 800668e:	e7ea      	b.n	8006666 <quorem+0xea>
 8006690:	2000      	movs	r0, #0
 8006692:	e7ee      	b.n	8006672 <quorem+0xf6>
 8006694:	0000      	movs	r0, r0
	...

08006698 <_dtoa_r>:
 8006698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800669c:	ec57 6b10 	vmov	r6, r7, d0
 80066a0:	b097      	sub	sp, #92	; 0x5c
 80066a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80066a4:	9106      	str	r1, [sp, #24]
 80066a6:	4604      	mov	r4, r0
 80066a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80066aa:	9312      	str	r3, [sp, #72]	; 0x48
 80066ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80066b0:	e9cd 6700 	strd	r6, r7, [sp]
 80066b4:	b93d      	cbnz	r5, 80066c6 <_dtoa_r+0x2e>
 80066b6:	2010      	movs	r0, #16
 80066b8:	f001 f8e0 	bl	800787c <malloc>
 80066bc:	6260      	str	r0, [r4, #36]	; 0x24
 80066be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80066c2:	6005      	str	r5, [r0, #0]
 80066c4:	60c5      	str	r5, [r0, #12]
 80066c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066c8:	6819      	ldr	r1, [r3, #0]
 80066ca:	b151      	cbz	r1, 80066e2 <_dtoa_r+0x4a>
 80066cc:	685a      	ldr	r2, [r3, #4]
 80066ce:	604a      	str	r2, [r1, #4]
 80066d0:	2301      	movs	r3, #1
 80066d2:	4093      	lsls	r3, r2
 80066d4:	608b      	str	r3, [r1, #8]
 80066d6:	4620      	mov	r0, r4
 80066d8:	f001 f929 	bl	800792e <_Bfree>
 80066dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066de:	2200      	movs	r2, #0
 80066e0:	601a      	str	r2, [r3, #0]
 80066e2:	1e3b      	subs	r3, r7, #0
 80066e4:	bfbb      	ittet	lt
 80066e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80066ea:	9301      	strlt	r3, [sp, #4]
 80066ec:	2300      	movge	r3, #0
 80066ee:	2201      	movlt	r2, #1
 80066f0:	bfac      	ite	ge
 80066f2:	f8c8 3000 	strge.w	r3, [r8]
 80066f6:	f8c8 2000 	strlt.w	r2, [r8]
 80066fa:	4baf      	ldr	r3, [pc, #700]	; (80069b8 <_dtoa_r+0x320>)
 80066fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006700:	ea33 0308 	bics.w	r3, r3, r8
 8006704:	d114      	bne.n	8006730 <_dtoa_r+0x98>
 8006706:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006708:	f242 730f 	movw	r3, #9999	; 0x270f
 800670c:	6013      	str	r3, [r2, #0]
 800670e:	9b00      	ldr	r3, [sp, #0]
 8006710:	b923      	cbnz	r3, 800671c <_dtoa_r+0x84>
 8006712:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006716:	2800      	cmp	r0, #0
 8006718:	f000 8542 	beq.w	80071a0 <_dtoa_r+0xb08>
 800671c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800671e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80069cc <_dtoa_r+0x334>
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 8544 	beq.w	80071b0 <_dtoa_r+0xb18>
 8006728:	f10b 0303 	add.w	r3, fp, #3
 800672c:	f000 bd3e 	b.w	80071ac <_dtoa_r+0xb14>
 8006730:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006734:	2200      	movs	r2, #0
 8006736:	2300      	movs	r3, #0
 8006738:	4630      	mov	r0, r6
 800673a:	4639      	mov	r1, r7
 800673c:	f7fa f9c4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006740:	4681      	mov	r9, r0
 8006742:	b168      	cbz	r0, 8006760 <_dtoa_r+0xc8>
 8006744:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006746:	2301      	movs	r3, #1
 8006748:	6013      	str	r3, [r2, #0]
 800674a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8524 	beq.w	800719a <_dtoa_r+0xb02>
 8006752:	4b9a      	ldr	r3, [pc, #616]	; (80069bc <_dtoa_r+0x324>)
 8006754:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006756:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800675a:	6013      	str	r3, [r2, #0]
 800675c:	f000 bd28 	b.w	80071b0 <_dtoa_r+0xb18>
 8006760:	aa14      	add	r2, sp, #80	; 0x50
 8006762:	a915      	add	r1, sp, #84	; 0x54
 8006764:	ec47 6b10 	vmov	d0, r6, r7
 8006768:	4620      	mov	r0, r4
 800676a:	f001 fbed 	bl	8007f48 <__d2b>
 800676e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006772:	9004      	str	r0, [sp, #16]
 8006774:	2d00      	cmp	r5, #0
 8006776:	d07c      	beq.n	8006872 <_dtoa_r+0x1da>
 8006778:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800677c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006780:	46b2      	mov	sl, r6
 8006782:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006786:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800678a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800678e:	2200      	movs	r2, #0
 8006790:	4b8b      	ldr	r3, [pc, #556]	; (80069c0 <_dtoa_r+0x328>)
 8006792:	4650      	mov	r0, sl
 8006794:	4659      	mov	r1, fp
 8006796:	f7f9 fd77 	bl	8000288 <__aeabi_dsub>
 800679a:	a381      	add	r3, pc, #516	; (adr r3, 80069a0 <_dtoa_r+0x308>)
 800679c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a0:	f7f9 ff2a 	bl	80005f8 <__aeabi_dmul>
 80067a4:	a380      	add	r3, pc, #512	; (adr r3, 80069a8 <_dtoa_r+0x310>)
 80067a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067aa:	f7f9 fd6f 	bl	800028c <__adddf3>
 80067ae:	4606      	mov	r6, r0
 80067b0:	4628      	mov	r0, r5
 80067b2:	460f      	mov	r7, r1
 80067b4:	f7f9 feb6 	bl	8000524 <__aeabi_i2d>
 80067b8:	a37d      	add	r3, pc, #500	; (adr r3, 80069b0 <_dtoa_r+0x318>)
 80067ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067be:	f7f9 ff1b 	bl	80005f8 <__aeabi_dmul>
 80067c2:	4602      	mov	r2, r0
 80067c4:	460b      	mov	r3, r1
 80067c6:	4630      	mov	r0, r6
 80067c8:	4639      	mov	r1, r7
 80067ca:	f7f9 fd5f 	bl	800028c <__adddf3>
 80067ce:	4606      	mov	r6, r0
 80067d0:	460f      	mov	r7, r1
 80067d2:	f7fa f9c1 	bl	8000b58 <__aeabi_d2iz>
 80067d6:	2200      	movs	r2, #0
 80067d8:	4682      	mov	sl, r0
 80067da:	2300      	movs	r3, #0
 80067dc:	4630      	mov	r0, r6
 80067de:	4639      	mov	r1, r7
 80067e0:	f7fa f97c 	bl	8000adc <__aeabi_dcmplt>
 80067e4:	b148      	cbz	r0, 80067fa <_dtoa_r+0x162>
 80067e6:	4650      	mov	r0, sl
 80067e8:	f7f9 fe9c 	bl	8000524 <__aeabi_i2d>
 80067ec:	4632      	mov	r2, r6
 80067ee:	463b      	mov	r3, r7
 80067f0:	f7fa f96a 	bl	8000ac8 <__aeabi_dcmpeq>
 80067f4:	b908      	cbnz	r0, 80067fa <_dtoa_r+0x162>
 80067f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80067fa:	f1ba 0f16 	cmp.w	sl, #22
 80067fe:	d859      	bhi.n	80068b4 <_dtoa_r+0x21c>
 8006800:	4970      	ldr	r1, [pc, #448]	; (80069c4 <_dtoa_r+0x32c>)
 8006802:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800680a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800680e:	f7fa f983 	bl	8000b18 <__aeabi_dcmpgt>
 8006812:	2800      	cmp	r0, #0
 8006814:	d050      	beq.n	80068b8 <_dtoa_r+0x220>
 8006816:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800681a:	2300      	movs	r3, #0
 800681c:	930f      	str	r3, [sp, #60]	; 0x3c
 800681e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006820:	1b5d      	subs	r5, r3, r5
 8006822:	f1b5 0801 	subs.w	r8, r5, #1
 8006826:	bf49      	itett	mi
 8006828:	f1c5 0301 	rsbmi	r3, r5, #1
 800682c:	2300      	movpl	r3, #0
 800682e:	9305      	strmi	r3, [sp, #20]
 8006830:	f04f 0800 	movmi.w	r8, #0
 8006834:	bf58      	it	pl
 8006836:	9305      	strpl	r3, [sp, #20]
 8006838:	f1ba 0f00 	cmp.w	sl, #0
 800683c:	db3e      	blt.n	80068bc <_dtoa_r+0x224>
 800683e:	2300      	movs	r3, #0
 8006840:	44d0      	add	r8, sl
 8006842:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006846:	9307      	str	r3, [sp, #28]
 8006848:	9b06      	ldr	r3, [sp, #24]
 800684a:	2b09      	cmp	r3, #9
 800684c:	f200 8090 	bhi.w	8006970 <_dtoa_r+0x2d8>
 8006850:	2b05      	cmp	r3, #5
 8006852:	bfc4      	itt	gt
 8006854:	3b04      	subgt	r3, #4
 8006856:	9306      	strgt	r3, [sp, #24]
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	f1a3 0302 	sub.w	r3, r3, #2
 800685e:	bfcc      	ite	gt
 8006860:	2500      	movgt	r5, #0
 8006862:	2501      	movle	r5, #1
 8006864:	2b03      	cmp	r3, #3
 8006866:	f200 808f 	bhi.w	8006988 <_dtoa_r+0x2f0>
 800686a:	e8df f003 	tbb	[pc, r3]
 800686e:	7f7d      	.short	0x7f7d
 8006870:	7131      	.short	0x7131
 8006872:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006876:	441d      	add	r5, r3
 8006878:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800687c:	2820      	cmp	r0, #32
 800687e:	dd13      	ble.n	80068a8 <_dtoa_r+0x210>
 8006880:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006884:	9b00      	ldr	r3, [sp, #0]
 8006886:	fa08 f800 	lsl.w	r8, r8, r0
 800688a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800688e:	fa23 f000 	lsr.w	r0, r3, r0
 8006892:	ea48 0000 	orr.w	r0, r8, r0
 8006896:	f7f9 fe35 	bl	8000504 <__aeabi_ui2d>
 800689a:	2301      	movs	r3, #1
 800689c:	4682      	mov	sl, r0
 800689e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80068a2:	3d01      	subs	r5, #1
 80068a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80068a6:	e772      	b.n	800678e <_dtoa_r+0xf6>
 80068a8:	9b00      	ldr	r3, [sp, #0]
 80068aa:	f1c0 0020 	rsb	r0, r0, #32
 80068ae:	fa03 f000 	lsl.w	r0, r3, r0
 80068b2:	e7f0      	b.n	8006896 <_dtoa_r+0x1fe>
 80068b4:	2301      	movs	r3, #1
 80068b6:	e7b1      	b.n	800681c <_dtoa_r+0x184>
 80068b8:	900f      	str	r0, [sp, #60]	; 0x3c
 80068ba:	e7b0      	b.n	800681e <_dtoa_r+0x186>
 80068bc:	9b05      	ldr	r3, [sp, #20]
 80068be:	eba3 030a 	sub.w	r3, r3, sl
 80068c2:	9305      	str	r3, [sp, #20]
 80068c4:	f1ca 0300 	rsb	r3, sl, #0
 80068c8:	9307      	str	r3, [sp, #28]
 80068ca:	2300      	movs	r3, #0
 80068cc:	930e      	str	r3, [sp, #56]	; 0x38
 80068ce:	e7bb      	b.n	8006848 <_dtoa_r+0x1b0>
 80068d0:	2301      	movs	r3, #1
 80068d2:	930a      	str	r3, [sp, #40]	; 0x28
 80068d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	dd59      	ble.n	800698e <_dtoa_r+0x2f6>
 80068da:	9302      	str	r3, [sp, #8]
 80068dc:	4699      	mov	r9, r3
 80068de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80068e0:	2200      	movs	r2, #0
 80068e2:	6072      	str	r2, [r6, #4]
 80068e4:	2204      	movs	r2, #4
 80068e6:	f102 0014 	add.w	r0, r2, #20
 80068ea:	4298      	cmp	r0, r3
 80068ec:	6871      	ldr	r1, [r6, #4]
 80068ee:	d953      	bls.n	8006998 <_dtoa_r+0x300>
 80068f0:	4620      	mov	r0, r4
 80068f2:	f000 ffe8 	bl	80078c6 <_Balloc>
 80068f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068f8:	6030      	str	r0, [r6, #0]
 80068fa:	f1b9 0f0e 	cmp.w	r9, #14
 80068fe:	f8d3 b000 	ldr.w	fp, [r3]
 8006902:	f200 80e6 	bhi.w	8006ad2 <_dtoa_r+0x43a>
 8006906:	2d00      	cmp	r5, #0
 8006908:	f000 80e3 	beq.w	8006ad2 <_dtoa_r+0x43a>
 800690c:	ed9d 7b00 	vldr	d7, [sp]
 8006910:	f1ba 0f00 	cmp.w	sl, #0
 8006914:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006918:	dd74      	ble.n	8006a04 <_dtoa_r+0x36c>
 800691a:	4a2a      	ldr	r2, [pc, #168]	; (80069c4 <_dtoa_r+0x32c>)
 800691c:	f00a 030f 	and.w	r3, sl, #15
 8006920:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006924:	ed93 7b00 	vldr	d7, [r3]
 8006928:	ea4f 162a 	mov.w	r6, sl, asr #4
 800692c:	06f0      	lsls	r0, r6, #27
 800692e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006932:	d565      	bpl.n	8006a00 <_dtoa_r+0x368>
 8006934:	4b24      	ldr	r3, [pc, #144]	; (80069c8 <_dtoa_r+0x330>)
 8006936:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800693a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800693e:	f7f9 ff85 	bl	800084c <__aeabi_ddiv>
 8006942:	e9cd 0100 	strd	r0, r1, [sp]
 8006946:	f006 060f 	and.w	r6, r6, #15
 800694a:	2503      	movs	r5, #3
 800694c:	4f1e      	ldr	r7, [pc, #120]	; (80069c8 <_dtoa_r+0x330>)
 800694e:	e04c      	b.n	80069ea <_dtoa_r+0x352>
 8006950:	2301      	movs	r3, #1
 8006952:	930a      	str	r3, [sp, #40]	; 0x28
 8006954:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006956:	4453      	add	r3, sl
 8006958:	f103 0901 	add.w	r9, r3, #1
 800695c:	9302      	str	r3, [sp, #8]
 800695e:	464b      	mov	r3, r9
 8006960:	2b01      	cmp	r3, #1
 8006962:	bfb8      	it	lt
 8006964:	2301      	movlt	r3, #1
 8006966:	e7ba      	b.n	80068de <_dtoa_r+0x246>
 8006968:	2300      	movs	r3, #0
 800696a:	e7b2      	b.n	80068d2 <_dtoa_r+0x23a>
 800696c:	2300      	movs	r3, #0
 800696e:	e7f0      	b.n	8006952 <_dtoa_r+0x2ba>
 8006970:	2501      	movs	r5, #1
 8006972:	2300      	movs	r3, #0
 8006974:	9306      	str	r3, [sp, #24]
 8006976:	950a      	str	r5, [sp, #40]	; 0x28
 8006978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800697c:	9302      	str	r3, [sp, #8]
 800697e:	4699      	mov	r9, r3
 8006980:	2200      	movs	r2, #0
 8006982:	2312      	movs	r3, #18
 8006984:	920b      	str	r2, [sp, #44]	; 0x2c
 8006986:	e7aa      	b.n	80068de <_dtoa_r+0x246>
 8006988:	2301      	movs	r3, #1
 800698a:	930a      	str	r3, [sp, #40]	; 0x28
 800698c:	e7f4      	b.n	8006978 <_dtoa_r+0x2e0>
 800698e:	2301      	movs	r3, #1
 8006990:	9302      	str	r3, [sp, #8]
 8006992:	4699      	mov	r9, r3
 8006994:	461a      	mov	r2, r3
 8006996:	e7f5      	b.n	8006984 <_dtoa_r+0x2ec>
 8006998:	3101      	adds	r1, #1
 800699a:	6071      	str	r1, [r6, #4]
 800699c:	0052      	lsls	r2, r2, #1
 800699e:	e7a2      	b.n	80068e6 <_dtoa_r+0x24e>
 80069a0:	636f4361 	.word	0x636f4361
 80069a4:	3fd287a7 	.word	0x3fd287a7
 80069a8:	8b60c8b3 	.word	0x8b60c8b3
 80069ac:	3fc68a28 	.word	0x3fc68a28
 80069b0:	509f79fb 	.word	0x509f79fb
 80069b4:	3fd34413 	.word	0x3fd34413
 80069b8:	7ff00000 	.word	0x7ff00000
 80069bc:	08008609 	.word	0x08008609
 80069c0:	3ff80000 	.word	0x3ff80000
 80069c4:	080086c8 	.word	0x080086c8
 80069c8:	080086a0 	.word	0x080086a0
 80069cc:	08008691 	.word	0x08008691
 80069d0:	07f1      	lsls	r1, r6, #31
 80069d2:	d508      	bpl.n	80069e6 <_dtoa_r+0x34e>
 80069d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069dc:	f7f9 fe0c 	bl	80005f8 <__aeabi_dmul>
 80069e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069e4:	3501      	adds	r5, #1
 80069e6:	1076      	asrs	r6, r6, #1
 80069e8:	3708      	adds	r7, #8
 80069ea:	2e00      	cmp	r6, #0
 80069ec:	d1f0      	bne.n	80069d0 <_dtoa_r+0x338>
 80069ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80069f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069f6:	f7f9 ff29 	bl	800084c <__aeabi_ddiv>
 80069fa:	e9cd 0100 	strd	r0, r1, [sp]
 80069fe:	e01a      	b.n	8006a36 <_dtoa_r+0x39e>
 8006a00:	2502      	movs	r5, #2
 8006a02:	e7a3      	b.n	800694c <_dtoa_r+0x2b4>
 8006a04:	f000 80a0 	beq.w	8006b48 <_dtoa_r+0x4b0>
 8006a08:	f1ca 0600 	rsb	r6, sl, #0
 8006a0c:	4b9f      	ldr	r3, [pc, #636]	; (8006c8c <_dtoa_r+0x5f4>)
 8006a0e:	4fa0      	ldr	r7, [pc, #640]	; (8006c90 <_dtoa_r+0x5f8>)
 8006a10:	f006 020f 	and.w	r2, r6, #15
 8006a14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a20:	f7f9 fdea 	bl	80005f8 <__aeabi_dmul>
 8006a24:	e9cd 0100 	strd	r0, r1, [sp]
 8006a28:	1136      	asrs	r6, r6, #4
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	2502      	movs	r5, #2
 8006a2e:	2e00      	cmp	r6, #0
 8006a30:	d17f      	bne.n	8006b32 <_dtoa_r+0x49a>
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e1      	bne.n	80069fa <_dtoa_r+0x362>
 8006a36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 8087 	beq.w	8006b4c <_dtoa_r+0x4b4>
 8006a3e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a42:	2200      	movs	r2, #0
 8006a44:	4b93      	ldr	r3, [pc, #588]	; (8006c94 <_dtoa_r+0x5fc>)
 8006a46:	4630      	mov	r0, r6
 8006a48:	4639      	mov	r1, r7
 8006a4a:	f7fa f847 	bl	8000adc <__aeabi_dcmplt>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d07c      	beq.n	8006b4c <_dtoa_r+0x4b4>
 8006a52:	f1b9 0f00 	cmp.w	r9, #0
 8006a56:	d079      	beq.n	8006b4c <_dtoa_r+0x4b4>
 8006a58:	9b02      	ldr	r3, [sp, #8]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	dd35      	ble.n	8006aca <_dtoa_r+0x432>
 8006a5e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8006a62:	9308      	str	r3, [sp, #32]
 8006a64:	4639      	mov	r1, r7
 8006a66:	2200      	movs	r2, #0
 8006a68:	4b8b      	ldr	r3, [pc, #556]	; (8006c98 <_dtoa_r+0x600>)
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	f7f9 fdc4 	bl	80005f8 <__aeabi_dmul>
 8006a70:	e9cd 0100 	strd	r0, r1, [sp]
 8006a74:	9f02      	ldr	r7, [sp, #8]
 8006a76:	3501      	adds	r5, #1
 8006a78:	4628      	mov	r0, r5
 8006a7a:	f7f9 fd53 	bl	8000524 <__aeabi_i2d>
 8006a7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a82:	f7f9 fdb9 	bl	80005f8 <__aeabi_dmul>
 8006a86:	2200      	movs	r2, #0
 8006a88:	4b84      	ldr	r3, [pc, #528]	; (8006c9c <_dtoa_r+0x604>)
 8006a8a:	f7f9 fbff 	bl	800028c <__adddf3>
 8006a8e:	4605      	mov	r5, r0
 8006a90:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006a94:	2f00      	cmp	r7, #0
 8006a96:	d15d      	bne.n	8006b54 <_dtoa_r+0x4bc>
 8006a98:	2200      	movs	r2, #0
 8006a9a:	4b81      	ldr	r3, [pc, #516]	; (8006ca0 <_dtoa_r+0x608>)
 8006a9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006aa0:	f7f9 fbf2 	bl	8000288 <__aeabi_dsub>
 8006aa4:	462a      	mov	r2, r5
 8006aa6:	4633      	mov	r3, r6
 8006aa8:	e9cd 0100 	strd	r0, r1, [sp]
 8006aac:	f7fa f834 	bl	8000b18 <__aeabi_dcmpgt>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	f040 8288 	bne.w	8006fc6 <_dtoa_r+0x92e>
 8006ab6:	462a      	mov	r2, r5
 8006ab8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006abc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ac0:	f7fa f80c 	bl	8000adc <__aeabi_dcmplt>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	f040 827c 	bne.w	8006fc2 <_dtoa_r+0x92a>
 8006aca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ace:	e9cd 2300 	strd	r2, r3, [sp]
 8006ad2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f2c0 8150 	blt.w	8006d7a <_dtoa_r+0x6e2>
 8006ada:	f1ba 0f0e 	cmp.w	sl, #14
 8006ade:	f300 814c 	bgt.w	8006d7a <_dtoa_r+0x6e2>
 8006ae2:	4b6a      	ldr	r3, [pc, #424]	; (8006c8c <_dtoa_r+0x5f4>)
 8006ae4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006ae8:	ed93 7b00 	vldr	d7, [r3]
 8006aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006af4:	f280 80d8 	bge.w	8006ca8 <_dtoa_r+0x610>
 8006af8:	f1b9 0f00 	cmp.w	r9, #0
 8006afc:	f300 80d4 	bgt.w	8006ca8 <_dtoa_r+0x610>
 8006b00:	f040 825e 	bne.w	8006fc0 <_dtoa_r+0x928>
 8006b04:	2200      	movs	r2, #0
 8006b06:	4b66      	ldr	r3, [pc, #408]	; (8006ca0 <_dtoa_r+0x608>)
 8006b08:	ec51 0b17 	vmov	r0, r1, d7
 8006b0c:	f7f9 fd74 	bl	80005f8 <__aeabi_dmul>
 8006b10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b14:	f7f9 fff6 	bl	8000b04 <__aeabi_dcmpge>
 8006b18:	464f      	mov	r7, r9
 8006b1a:	464e      	mov	r6, r9
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	f040 8234 	bne.w	8006f8a <_dtoa_r+0x8f2>
 8006b22:	2331      	movs	r3, #49	; 0x31
 8006b24:	f10b 0501 	add.w	r5, fp, #1
 8006b28:	f88b 3000 	strb.w	r3, [fp]
 8006b2c:	f10a 0a01 	add.w	sl, sl, #1
 8006b30:	e22f      	b.n	8006f92 <_dtoa_r+0x8fa>
 8006b32:	07f2      	lsls	r2, r6, #31
 8006b34:	d505      	bpl.n	8006b42 <_dtoa_r+0x4aa>
 8006b36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b3a:	f7f9 fd5d 	bl	80005f8 <__aeabi_dmul>
 8006b3e:	3501      	adds	r5, #1
 8006b40:	2301      	movs	r3, #1
 8006b42:	1076      	asrs	r6, r6, #1
 8006b44:	3708      	adds	r7, #8
 8006b46:	e772      	b.n	8006a2e <_dtoa_r+0x396>
 8006b48:	2502      	movs	r5, #2
 8006b4a:	e774      	b.n	8006a36 <_dtoa_r+0x39e>
 8006b4c:	f8cd a020 	str.w	sl, [sp, #32]
 8006b50:	464f      	mov	r7, r9
 8006b52:	e791      	b.n	8006a78 <_dtoa_r+0x3e0>
 8006b54:	4b4d      	ldr	r3, [pc, #308]	; (8006c8c <_dtoa_r+0x5f4>)
 8006b56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b5a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d047      	beq.n	8006bf4 <_dtoa_r+0x55c>
 8006b64:	4602      	mov	r2, r0
 8006b66:	460b      	mov	r3, r1
 8006b68:	2000      	movs	r0, #0
 8006b6a:	494e      	ldr	r1, [pc, #312]	; (8006ca4 <_dtoa_r+0x60c>)
 8006b6c:	f7f9 fe6e 	bl	800084c <__aeabi_ddiv>
 8006b70:	462a      	mov	r2, r5
 8006b72:	4633      	mov	r3, r6
 8006b74:	f7f9 fb88 	bl	8000288 <__aeabi_dsub>
 8006b78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006b7c:	465d      	mov	r5, fp
 8006b7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b82:	f7f9 ffe9 	bl	8000b58 <__aeabi_d2iz>
 8006b86:	4606      	mov	r6, r0
 8006b88:	f7f9 fccc 	bl	8000524 <__aeabi_i2d>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	460b      	mov	r3, r1
 8006b90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b94:	f7f9 fb78 	bl	8000288 <__aeabi_dsub>
 8006b98:	3630      	adds	r6, #48	; 0x30
 8006b9a:	f805 6b01 	strb.w	r6, [r5], #1
 8006b9e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ba2:	e9cd 0100 	strd	r0, r1, [sp]
 8006ba6:	f7f9 ff99 	bl	8000adc <__aeabi_dcmplt>
 8006baa:	2800      	cmp	r0, #0
 8006bac:	d163      	bne.n	8006c76 <_dtoa_r+0x5de>
 8006bae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	4937      	ldr	r1, [pc, #220]	; (8006c94 <_dtoa_r+0x5fc>)
 8006bb6:	f7f9 fb67 	bl	8000288 <__aeabi_dsub>
 8006bba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006bbe:	f7f9 ff8d 	bl	8000adc <__aeabi_dcmplt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	f040 80b7 	bne.w	8006d36 <_dtoa_r+0x69e>
 8006bc8:	eba5 030b 	sub.w	r3, r5, fp
 8006bcc:	429f      	cmp	r7, r3
 8006bce:	f77f af7c 	ble.w	8006aca <_dtoa_r+0x432>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	4b30      	ldr	r3, [pc, #192]	; (8006c98 <_dtoa_r+0x600>)
 8006bd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bda:	f7f9 fd0d 	bl	80005f8 <__aeabi_dmul>
 8006bde:	2200      	movs	r2, #0
 8006be0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006be4:	4b2c      	ldr	r3, [pc, #176]	; (8006c98 <_dtoa_r+0x600>)
 8006be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bea:	f7f9 fd05 	bl	80005f8 <__aeabi_dmul>
 8006bee:	e9cd 0100 	strd	r0, r1, [sp]
 8006bf2:	e7c4      	b.n	8006b7e <_dtoa_r+0x4e6>
 8006bf4:	462a      	mov	r2, r5
 8006bf6:	4633      	mov	r3, r6
 8006bf8:	f7f9 fcfe 	bl	80005f8 <__aeabi_dmul>
 8006bfc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006c00:	eb0b 0507 	add.w	r5, fp, r7
 8006c04:	465e      	mov	r6, fp
 8006c06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c0a:	f7f9 ffa5 	bl	8000b58 <__aeabi_d2iz>
 8006c0e:	4607      	mov	r7, r0
 8006c10:	f7f9 fc88 	bl	8000524 <__aeabi_i2d>
 8006c14:	3730      	adds	r7, #48	; 0x30
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c1e:	f7f9 fb33 	bl	8000288 <__aeabi_dsub>
 8006c22:	f806 7b01 	strb.w	r7, [r6], #1
 8006c26:	42ae      	cmp	r6, r5
 8006c28:	e9cd 0100 	strd	r0, r1, [sp]
 8006c2c:	f04f 0200 	mov.w	r2, #0
 8006c30:	d126      	bne.n	8006c80 <_dtoa_r+0x5e8>
 8006c32:	4b1c      	ldr	r3, [pc, #112]	; (8006ca4 <_dtoa_r+0x60c>)
 8006c34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c38:	f7f9 fb28 	bl	800028c <__adddf3>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	460b      	mov	r3, r1
 8006c40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c44:	f7f9 ff68 	bl	8000b18 <__aeabi_dcmpgt>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	d174      	bne.n	8006d36 <_dtoa_r+0x69e>
 8006c4c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c50:	2000      	movs	r0, #0
 8006c52:	4914      	ldr	r1, [pc, #80]	; (8006ca4 <_dtoa_r+0x60c>)
 8006c54:	f7f9 fb18 	bl	8000288 <__aeabi_dsub>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c60:	f7f9 ff3c 	bl	8000adc <__aeabi_dcmplt>
 8006c64:	2800      	cmp	r0, #0
 8006c66:	f43f af30 	beq.w	8006aca <_dtoa_r+0x432>
 8006c6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c6e:	2b30      	cmp	r3, #48	; 0x30
 8006c70:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006c74:	d002      	beq.n	8006c7c <_dtoa_r+0x5e4>
 8006c76:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006c7a:	e04a      	b.n	8006d12 <_dtoa_r+0x67a>
 8006c7c:	4615      	mov	r5, r2
 8006c7e:	e7f4      	b.n	8006c6a <_dtoa_r+0x5d2>
 8006c80:	4b05      	ldr	r3, [pc, #20]	; (8006c98 <_dtoa_r+0x600>)
 8006c82:	f7f9 fcb9 	bl	80005f8 <__aeabi_dmul>
 8006c86:	e9cd 0100 	strd	r0, r1, [sp]
 8006c8a:	e7bc      	b.n	8006c06 <_dtoa_r+0x56e>
 8006c8c:	080086c8 	.word	0x080086c8
 8006c90:	080086a0 	.word	0x080086a0
 8006c94:	3ff00000 	.word	0x3ff00000
 8006c98:	40240000 	.word	0x40240000
 8006c9c:	401c0000 	.word	0x401c0000
 8006ca0:	40140000 	.word	0x40140000
 8006ca4:	3fe00000 	.word	0x3fe00000
 8006ca8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006cac:	465d      	mov	r5, fp
 8006cae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	4639      	mov	r1, r7
 8006cb6:	f7f9 fdc9 	bl	800084c <__aeabi_ddiv>
 8006cba:	f7f9 ff4d 	bl	8000b58 <__aeabi_d2iz>
 8006cbe:	4680      	mov	r8, r0
 8006cc0:	f7f9 fc30 	bl	8000524 <__aeabi_i2d>
 8006cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cc8:	f7f9 fc96 	bl	80005f8 <__aeabi_dmul>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	4639      	mov	r1, r7
 8006cd4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006cd8:	f7f9 fad6 	bl	8000288 <__aeabi_dsub>
 8006cdc:	f805 6b01 	strb.w	r6, [r5], #1
 8006ce0:	eba5 060b 	sub.w	r6, r5, fp
 8006ce4:	45b1      	cmp	r9, r6
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	460b      	mov	r3, r1
 8006cea:	d139      	bne.n	8006d60 <_dtoa_r+0x6c8>
 8006cec:	f7f9 face 	bl	800028c <__adddf3>
 8006cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cf4:	4606      	mov	r6, r0
 8006cf6:	460f      	mov	r7, r1
 8006cf8:	f7f9 ff0e 	bl	8000b18 <__aeabi_dcmpgt>
 8006cfc:	b9c8      	cbnz	r0, 8006d32 <_dtoa_r+0x69a>
 8006cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d02:	4630      	mov	r0, r6
 8006d04:	4639      	mov	r1, r7
 8006d06:	f7f9 fedf 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d0a:	b110      	cbz	r0, 8006d12 <_dtoa_r+0x67a>
 8006d0c:	f018 0f01 	tst.w	r8, #1
 8006d10:	d10f      	bne.n	8006d32 <_dtoa_r+0x69a>
 8006d12:	9904      	ldr	r1, [sp, #16]
 8006d14:	4620      	mov	r0, r4
 8006d16:	f000 fe0a 	bl	800792e <_Bfree>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d1e:	702b      	strb	r3, [r5, #0]
 8006d20:	f10a 0301 	add.w	r3, sl, #1
 8006d24:	6013      	str	r3, [r2, #0]
 8006d26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 8241 	beq.w	80071b0 <_dtoa_r+0xb18>
 8006d2e:	601d      	str	r5, [r3, #0]
 8006d30:	e23e      	b.n	80071b0 <_dtoa_r+0xb18>
 8006d32:	f8cd a020 	str.w	sl, [sp, #32]
 8006d36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d3a:	2a39      	cmp	r2, #57	; 0x39
 8006d3c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006d40:	d108      	bne.n	8006d54 <_dtoa_r+0x6bc>
 8006d42:	459b      	cmp	fp, r3
 8006d44:	d10a      	bne.n	8006d5c <_dtoa_r+0x6c4>
 8006d46:	9b08      	ldr	r3, [sp, #32]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	9308      	str	r3, [sp, #32]
 8006d4c:	2330      	movs	r3, #48	; 0x30
 8006d4e:	f88b 3000 	strb.w	r3, [fp]
 8006d52:	465b      	mov	r3, fp
 8006d54:	781a      	ldrb	r2, [r3, #0]
 8006d56:	3201      	adds	r2, #1
 8006d58:	701a      	strb	r2, [r3, #0]
 8006d5a:	e78c      	b.n	8006c76 <_dtoa_r+0x5de>
 8006d5c:	461d      	mov	r5, r3
 8006d5e:	e7ea      	b.n	8006d36 <_dtoa_r+0x69e>
 8006d60:	2200      	movs	r2, #0
 8006d62:	4b9b      	ldr	r3, [pc, #620]	; (8006fd0 <_dtoa_r+0x938>)
 8006d64:	f7f9 fc48 	bl	80005f8 <__aeabi_dmul>
 8006d68:	2200      	movs	r2, #0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	4606      	mov	r6, r0
 8006d6e:	460f      	mov	r7, r1
 8006d70:	f7f9 feaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d74:	2800      	cmp	r0, #0
 8006d76:	d09a      	beq.n	8006cae <_dtoa_r+0x616>
 8006d78:	e7cb      	b.n	8006d12 <_dtoa_r+0x67a>
 8006d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d7c:	2a00      	cmp	r2, #0
 8006d7e:	f000 808b 	beq.w	8006e98 <_dtoa_r+0x800>
 8006d82:	9a06      	ldr	r2, [sp, #24]
 8006d84:	2a01      	cmp	r2, #1
 8006d86:	dc6e      	bgt.n	8006e66 <_dtoa_r+0x7ce>
 8006d88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d8a:	2a00      	cmp	r2, #0
 8006d8c:	d067      	beq.n	8006e5e <_dtoa_r+0x7c6>
 8006d8e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d92:	9f07      	ldr	r7, [sp, #28]
 8006d94:	9d05      	ldr	r5, [sp, #20]
 8006d96:	9a05      	ldr	r2, [sp, #20]
 8006d98:	2101      	movs	r1, #1
 8006d9a:	441a      	add	r2, r3
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	9205      	str	r2, [sp, #20]
 8006da0:	4498      	add	r8, r3
 8006da2:	f000 fea2 	bl	8007aea <__i2b>
 8006da6:	4606      	mov	r6, r0
 8006da8:	2d00      	cmp	r5, #0
 8006daa:	dd0c      	ble.n	8006dc6 <_dtoa_r+0x72e>
 8006dac:	f1b8 0f00 	cmp.w	r8, #0
 8006db0:	dd09      	ble.n	8006dc6 <_dtoa_r+0x72e>
 8006db2:	4545      	cmp	r5, r8
 8006db4:	9a05      	ldr	r2, [sp, #20]
 8006db6:	462b      	mov	r3, r5
 8006db8:	bfa8      	it	ge
 8006dba:	4643      	movge	r3, r8
 8006dbc:	1ad2      	subs	r2, r2, r3
 8006dbe:	9205      	str	r2, [sp, #20]
 8006dc0:	1aed      	subs	r5, r5, r3
 8006dc2:	eba8 0803 	sub.w	r8, r8, r3
 8006dc6:	9b07      	ldr	r3, [sp, #28]
 8006dc8:	b1eb      	cbz	r3, 8006e06 <_dtoa_r+0x76e>
 8006dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d067      	beq.n	8006ea0 <_dtoa_r+0x808>
 8006dd0:	b18f      	cbz	r7, 8006df6 <_dtoa_r+0x75e>
 8006dd2:	4631      	mov	r1, r6
 8006dd4:	463a      	mov	r2, r7
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f000 ff26 	bl	8007c28 <__pow5mult>
 8006ddc:	9a04      	ldr	r2, [sp, #16]
 8006dde:	4601      	mov	r1, r0
 8006de0:	4606      	mov	r6, r0
 8006de2:	4620      	mov	r0, r4
 8006de4:	f000 fe8a 	bl	8007afc <__multiply>
 8006de8:	9904      	ldr	r1, [sp, #16]
 8006dea:	9008      	str	r0, [sp, #32]
 8006dec:	4620      	mov	r0, r4
 8006dee:	f000 fd9e 	bl	800792e <_Bfree>
 8006df2:	9b08      	ldr	r3, [sp, #32]
 8006df4:	9304      	str	r3, [sp, #16]
 8006df6:	9b07      	ldr	r3, [sp, #28]
 8006df8:	1bda      	subs	r2, r3, r7
 8006dfa:	d004      	beq.n	8006e06 <_dtoa_r+0x76e>
 8006dfc:	9904      	ldr	r1, [sp, #16]
 8006dfe:	4620      	mov	r0, r4
 8006e00:	f000 ff12 	bl	8007c28 <__pow5mult>
 8006e04:	9004      	str	r0, [sp, #16]
 8006e06:	2101      	movs	r1, #1
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 fe6e 	bl	8007aea <__i2b>
 8006e0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e10:	4607      	mov	r7, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f000 81d0 	beq.w	80071b8 <_dtoa_r+0xb20>
 8006e18:	461a      	mov	r2, r3
 8006e1a:	4601      	mov	r1, r0
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f000 ff03 	bl	8007c28 <__pow5mult>
 8006e22:	9b06      	ldr	r3, [sp, #24]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	4607      	mov	r7, r0
 8006e28:	dc40      	bgt.n	8006eac <_dtoa_r+0x814>
 8006e2a:	9b00      	ldr	r3, [sp, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d139      	bne.n	8006ea4 <_dtoa_r+0x80c>
 8006e30:	9b01      	ldr	r3, [sp, #4]
 8006e32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d136      	bne.n	8006ea8 <_dtoa_r+0x810>
 8006e3a:	9b01      	ldr	r3, [sp, #4]
 8006e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e40:	0d1b      	lsrs	r3, r3, #20
 8006e42:	051b      	lsls	r3, r3, #20
 8006e44:	b12b      	cbz	r3, 8006e52 <_dtoa_r+0x7ba>
 8006e46:	9b05      	ldr	r3, [sp, #20]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	9305      	str	r3, [sp, #20]
 8006e4c:	f108 0801 	add.w	r8, r8, #1
 8006e50:	2301      	movs	r3, #1
 8006e52:	9307      	str	r3, [sp, #28]
 8006e54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d12a      	bne.n	8006eb0 <_dtoa_r+0x818>
 8006e5a:	2001      	movs	r0, #1
 8006e5c:	e030      	b.n	8006ec0 <_dtoa_r+0x828>
 8006e5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e64:	e795      	b.n	8006d92 <_dtoa_r+0x6fa>
 8006e66:	9b07      	ldr	r3, [sp, #28]
 8006e68:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8006e6c:	42bb      	cmp	r3, r7
 8006e6e:	bfbf      	itttt	lt
 8006e70:	9b07      	ldrlt	r3, [sp, #28]
 8006e72:	9707      	strlt	r7, [sp, #28]
 8006e74:	1afa      	sublt	r2, r7, r3
 8006e76:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006e78:	bfbb      	ittet	lt
 8006e7a:	189b      	addlt	r3, r3, r2
 8006e7c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006e7e:	1bdf      	subge	r7, r3, r7
 8006e80:	2700      	movlt	r7, #0
 8006e82:	f1b9 0f00 	cmp.w	r9, #0
 8006e86:	bfb5      	itete	lt
 8006e88:	9b05      	ldrlt	r3, [sp, #20]
 8006e8a:	9d05      	ldrge	r5, [sp, #20]
 8006e8c:	eba3 0509 	sublt.w	r5, r3, r9
 8006e90:	464b      	movge	r3, r9
 8006e92:	bfb8      	it	lt
 8006e94:	2300      	movlt	r3, #0
 8006e96:	e77e      	b.n	8006d96 <_dtoa_r+0x6fe>
 8006e98:	9f07      	ldr	r7, [sp, #28]
 8006e9a:	9d05      	ldr	r5, [sp, #20]
 8006e9c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006e9e:	e783      	b.n	8006da8 <_dtoa_r+0x710>
 8006ea0:	9a07      	ldr	r2, [sp, #28]
 8006ea2:	e7ab      	b.n	8006dfc <_dtoa_r+0x764>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	e7d4      	b.n	8006e52 <_dtoa_r+0x7ba>
 8006ea8:	9b00      	ldr	r3, [sp, #0]
 8006eaa:	e7d2      	b.n	8006e52 <_dtoa_r+0x7ba>
 8006eac:	2300      	movs	r3, #0
 8006eae:	9307      	str	r3, [sp, #28]
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006eb6:	6918      	ldr	r0, [r3, #16]
 8006eb8:	f000 fdc9 	bl	8007a4e <__hi0bits>
 8006ebc:	f1c0 0020 	rsb	r0, r0, #32
 8006ec0:	4440      	add	r0, r8
 8006ec2:	f010 001f 	ands.w	r0, r0, #31
 8006ec6:	d047      	beq.n	8006f58 <_dtoa_r+0x8c0>
 8006ec8:	f1c0 0320 	rsb	r3, r0, #32
 8006ecc:	2b04      	cmp	r3, #4
 8006ece:	dd3b      	ble.n	8006f48 <_dtoa_r+0x8b0>
 8006ed0:	9b05      	ldr	r3, [sp, #20]
 8006ed2:	f1c0 001c 	rsb	r0, r0, #28
 8006ed6:	4403      	add	r3, r0
 8006ed8:	9305      	str	r3, [sp, #20]
 8006eda:	4405      	add	r5, r0
 8006edc:	4480      	add	r8, r0
 8006ede:	9b05      	ldr	r3, [sp, #20]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	dd05      	ble.n	8006ef0 <_dtoa_r+0x858>
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	9904      	ldr	r1, [sp, #16]
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 feeb 	bl	8007cc4 <__lshift>
 8006eee:	9004      	str	r0, [sp, #16]
 8006ef0:	f1b8 0f00 	cmp.w	r8, #0
 8006ef4:	dd05      	ble.n	8006f02 <_dtoa_r+0x86a>
 8006ef6:	4639      	mov	r1, r7
 8006ef8:	4642      	mov	r2, r8
 8006efa:	4620      	mov	r0, r4
 8006efc:	f000 fee2 	bl	8007cc4 <__lshift>
 8006f00:	4607      	mov	r7, r0
 8006f02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f04:	b353      	cbz	r3, 8006f5c <_dtoa_r+0x8c4>
 8006f06:	4639      	mov	r1, r7
 8006f08:	9804      	ldr	r0, [sp, #16]
 8006f0a:	f000 ff2f 	bl	8007d6c <__mcmp>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	da24      	bge.n	8006f5c <_dtoa_r+0x8c4>
 8006f12:	2300      	movs	r3, #0
 8006f14:	220a      	movs	r2, #10
 8006f16:	9904      	ldr	r1, [sp, #16]
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f000 fd1f 	bl	800795c <__multadd>
 8006f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f20:	9004      	str	r0, [sp, #16]
 8006f22:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	f000 814d 	beq.w	80071c6 <_dtoa_r+0xb2e>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4631      	mov	r1, r6
 8006f30:	220a      	movs	r2, #10
 8006f32:	4620      	mov	r0, r4
 8006f34:	f000 fd12 	bl	800795c <__multadd>
 8006f38:	9b02      	ldr	r3, [sp, #8]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	dc4f      	bgt.n	8006fe0 <_dtoa_r+0x948>
 8006f40:	9b06      	ldr	r3, [sp, #24]
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	dd4c      	ble.n	8006fe0 <_dtoa_r+0x948>
 8006f46:	e011      	b.n	8006f6c <_dtoa_r+0x8d4>
 8006f48:	d0c9      	beq.n	8006ede <_dtoa_r+0x846>
 8006f4a:	9a05      	ldr	r2, [sp, #20]
 8006f4c:	331c      	adds	r3, #28
 8006f4e:	441a      	add	r2, r3
 8006f50:	9205      	str	r2, [sp, #20]
 8006f52:	441d      	add	r5, r3
 8006f54:	4498      	add	r8, r3
 8006f56:	e7c2      	b.n	8006ede <_dtoa_r+0x846>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	e7f6      	b.n	8006f4a <_dtoa_r+0x8b2>
 8006f5c:	f1b9 0f00 	cmp.w	r9, #0
 8006f60:	dc38      	bgt.n	8006fd4 <_dtoa_r+0x93c>
 8006f62:	9b06      	ldr	r3, [sp, #24]
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	dd35      	ble.n	8006fd4 <_dtoa_r+0x93c>
 8006f68:	f8cd 9008 	str.w	r9, [sp, #8]
 8006f6c:	9b02      	ldr	r3, [sp, #8]
 8006f6e:	b963      	cbnz	r3, 8006f8a <_dtoa_r+0x8f2>
 8006f70:	4639      	mov	r1, r7
 8006f72:	2205      	movs	r2, #5
 8006f74:	4620      	mov	r0, r4
 8006f76:	f000 fcf1 	bl	800795c <__multadd>
 8006f7a:	4601      	mov	r1, r0
 8006f7c:	4607      	mov	r7, r0
 8006f7e:	9804      	ldr	r0, [sp, #16]
 8006f80:	f000 fef4 	bl	8007d6c <__mcmp>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	f73f adcc 	bgt.w	8006b22 <_dtoa_r+0x48a>
 8006f8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f8c:	465d      	mov	r5, fp
 8006f8e:	ea6f 0a03 	mvn.w	sl, r3
 8006f92:	f04f 0900 	mov.w	r9, #0
 8006f96:	4639      	mov	r1, r7
 8006f98:	4620      	mov	r0, r4
 8006f9a:	f000 fcc8 	bl	800792e <_Bfree>
 8006f9e:	2e00      	cmp	r6, #0
 8006fa0:	f43f aeb7 	beq.w	8006d12 <_dtoa_r+0x67a>
 8006fa4:	f1b9 0f00 	cmp.w	r9, #0
 8006fa8:	d005      	beq.n	8006fb6 <_dtoa_r+0x91e>
 8006faa:	45b1      	cmp	r9, r6
 8006fac:	d003      	beq.n	8006fb6 <_dtoa_r+0x91e>
 8006fae:	4649      	mov	r1, r9
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	f000 fcbc 	bl	800792e <_Bfree>
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	4620      	mov	r0, r4
 8006fba:	f000 fcb8 	bl	800792e <_Bfree>
 8006fbe:	e6a8      	b.n	8006d12 <_dtoa_r+0x67a>
 8006fc0:	2700      	movs	r7, #0
 8006fc2:	463e      	mov	r6, r7
 8006fc4:	e7e1      	b.n	8006f8a <_dtoa_r+0x8f2>
 8006fc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006fca:	463e      	mov	r6, r7
 8006fcc:	e5a9      	b.n	8006b22 <_dtoa_r+0x48a>
 8006fce:	bf00      	nop
 8006fd0:	40240000 	.word	0x40240000
 8006fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd6:	f8cd 9008 	str.w	r9, [sp, #8]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 80fa 	beq.w	80071d4 <_dtoa_r+0xb3c>
 8006fe0:	2d00      	cmp	r5, #0
 8006fe2:	dd05      	ble.n	8006ff0 <_dtoa_r+0x958>
 8006fe4:	4631      	mov	r1, r6
 8006fe6:	462a      	mov	r2, r5
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f000 fe6b 	bl	8007cc4 <__lshift>
 8006fee:	4606      	mov	r6, r0
 8006ff0:	9b07      	ldr	r3, [sp, #28]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d04c      	beq.n	8007090 <_dtoa_r+0x9f8>
 8006ff6:	6871      	ldr	r1, [r6, #4]
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f000 fc64 	bl	80078c6 <_Balloc>
 8006ffe:	6932      	ldr	r2, [r6, #16]
 8007000:	3202      	adds	r2, #2
 8007002:	4605      	mov	r5, r0
 8007004:	0092      	lsls	r2, r2, #2
 8007006:	f106 010c 	add.w	r1, r6, #12
 800700a:	300c      	adds	r0, #12
 800700c:	f000 fc50 	bl	80078b0 <memcpy>
 8007010:	2201      	movs	r2, #1
 8007012:	4629      	mov	r1, r5
 8007014:	4620      	mov	r0, r4
 8007016:	f000 fe55 	bl	8007cc4 <__lshift>
 800701a:	9b00      	ldr	r3, [sp, #0]
 800701c:	f8cd b014 	str.w	fp, [sp, #20]
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	46b1      	mov	r9, r6
 8007026:	9307      	str	r3, [sp, #28]
 8007028:	4606      	mov	r6, r0
 800702a:	4639      	mov	r1, r7
 800702c:	9804      	ldr	r0, [sp, #16]
 800702e:	f7ff faa5 	bl	800657c <quorem>
 8007032:	4649      	mov	r1, r9
 8007034:	4605      	mov	r5, r0
 8007036:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800703a:	9804      	ldr	r0, [sp, #16]
 800703c:	f000 fe96 	bl	8007d6c <__mcmp>
 8007040:	4632      	mov	r2, r6
 8007042:	9000      	str	r0, [sp, #0]
 8007044:	4639      	mov	r1, r7
 8007046:	4620      	mov	r0, r4
 8007048:	f000 feaa 	bl	8007da0 <__mdiff>
 800704c:	68c3      	ldr	r3, [r0, #12]
 800704e:	4602      	mov	r2, r0
 8007050:	bb03      	cbnz	r3, 8007094 <_dtoa_r+0x9fc>
 8007052:	4601      	mov	r1, r0
 8007054:	9008      	str	r0, [sp, #32]
 8007056:	9804      	ldr	r0, [sp, #16]
 8007058:	f000 fe88 	bl	8007d6c <__mcmp>
 800705c:	9a08      	ldr	r2, [sp, #32]
 800705e:	4603      	mov	r3, r0
 8007060:	4611      	mov	r1, r2
 8007062:	4620      	mov	r0, r4
 8007064:	9308      	str	r3, [sp, #32]
 8007066:	f000 fc62 	bl	800792e <_Bfree>
 800706a:	9b08      	ldr	r3, [sp, #32]
 800706c:	b9a3      	cbnz	r3, 8007098 <_dtoa_r+0xa00>
 800706e:	9a06      	ldr	r2, [sp, #24]
 8007070:	b992      	cbnz	r2, 8007098 <_dtoa_r+0xa00>
 8007072:	9a07      	ldr	r2, [sp, #28]
 8007074:	b982      	cbnz	r2, 8007098 <_dtoa_r+0xa00>
 8007076:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800707a:	d029      	beq.n	80070d0 <_dtoa_r+0xa38>
 800707c:	9b00      	ldr	r3, [sp, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	dd01      	ble.n	8007086 <_dtoa_r+0x9ee>
 8007082:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007086:	9b05      	ldr	r3, [sp, #20]
 8007088:	1c5d      	adds	r5, r3, #1
 800708a:	f883 8000 	strb.w	r8, [r3]
 800708e:	e782      	b.n	8006f96 <_dtoa_r+0x8fe>
 8007090:	4630      	mov	r0, r6
 8007092:	e7c2      	b.n	800701a <_dtoa_r+0x982>
 8007094:	2301      	movs	r3, #1
 8007096:	e7e3      	b.n	8007060 <_dtoa_r+0x9c8>
 8007098:	9a00      	ldr	r2, [sp, #0]
 800709a:	2a00      	cmp	r2, #0
 800709c:	db04      	blt.n	80070a8 <_dtoa_r+0xa10>
 800709e:	d125      	bne.n	80070ec <_dtoa_r+0xa54>
 80070a0:	9a06      	ldr	r2, [sp, #24]
 80070a2:	bb1a      	cbnz	r2, 80070ec <_dtoa_r+0xa54>
 80070a4:	9a07      	ldr	r2, [sp, #28]
 80070a6:	bb0a      	cbnz	r2, 80070ec <_dtoa_r+0xa54>
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	ddec      	ble.n	8007086 <_dtoa_r+0x9ee>
 80070ac:	2201      	movs	r2, #1
 80070ae:	9904      	ldr	r1, [sp, #16]
 80070b0:	4620      	mov	r0, r4
 80070b2:	f000 fe07 	bl	8007cc4 <__lshift>
 80070b6:	4639      	mov	r1, r7
 80070b8:	9004      	str	r0, [sp, #16]
 80070ba:	f000 fe57 	bl	8007d6c <__mcmp>
 80070be:	2800      	cmp	r0, #0
 80070c0:	dc03      	bgt.n	80070ca <_dtoa_r+0xa32>
 80070c2:	d1e0      	bne.n	8007086 <_dtoa_r+0x9ee>
 80070c4:	f018 0f01 	tst.w	r8, #1
 80070c8:	d0dd      	beq.n	8007086 <_dtoa_r+0x9ee>
 80070ca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80070ce:	d1d8      	bne.n	8007082 <_dtoa_r+0x9ea>
 80070d0:	9b05      	ldr	r3, [sp, #20]
 80070d2:	9a05      	ldr	r2, [sp, #20]
 80070d4:	1c5d      	adds	r5, r3, #1
 80070d6:	2339      	movs	r3, #57	; 0x39
 80070d8:	7013      	strb	r3, [r2, #0]
 80070da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070de:	2b39      	cmp	r3, #57	; 0x39
 80070e0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80070e4:	d04f      	beq.n	8007186 <_dtoa_r+0xaee>
 80070e6:	3301      	adds	r3, #1
 80070e8:	7013      	strb	r3, [r2, #0]
 80070ea:	e754      	b.n	8006f96 <_dtoa_r+0x8fe>
 80070ec:	9a05      	ldr	r2, [sp, #20]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f102 0501 	add.w	r5, r2, #1
 80070f4:	dd06      	ble.n	8007104 <_dtoa_r+0xa6c>
 80070f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80070fa:	d0e9      	beq.n	80070d0 <_dtoa_r+0xa38>
 80070fc:	f108 0801 	add.w	r8, r8, #1
 8007100:	9b05      	ldr	r3, [sp, #20]
 8007102:	e7c2      	b.n	800708a <_dtoa_r+0x9f2>
 8007104:	9a02      	ldr	r2, [sp, #8]
 8007106:	f805 8c01 	strb.w	r8, [r5, #-1]
 800710a:	eba5 030b 	sub.w	r3, r5, fp
 800710e:	4293      	cmp	r3, r2
 8007110:	d021      	beq.n	8007156 <_dtoa_r+0xabe>
 8007112:	2300      	movs	r3, #0
 8007114:	220a      	movs	r2, #10
 8007116:	9904      	ldr	r1, [sp, #16]
 8007118:	4620      	mov	r0, r4
 800711a:	f000 fc1f 	bl	800795c <__multadd>
 800711e:	45b1      	cmp	r9, r6
 8007120:	9004      	str	r0, [sp, #16]
 8007122:	f04f 0300 	mov.w	r3, #0
 8007126:	f04f 020a 	mov.w	r2, #10
 800712a:	4649      	mov	r1, r9
 800712c:	4620      	mov	r0, r4
 800712e:	d105      	bne.n	800713c <_dtoa_r+0xaa4>
 8007130:	f000 fc14 	bl	800795c <__multadd>
 8007134:	4681      	mov	r9, r0
 8007136:	4606      	mov	r6, r0
 8007138:	9505      	str	r5, [sp, #20]
 800713a:	e776      	b.n	800702a <_dtoa_r+0x992>
 800713c:	f000 fc0e 	bl	800795c <__multadd>
 8007140:	4631      	mov	r1, r6
 8007142:	4681      	mov	r9, r0
 8007144:	2300      	movs	r3, #0
 8007146:	220a      	movs	r2, #10
 8007148:	4620      	mov	r0, r4
 800714a:	f000 fc07 	bl	800795c <__multadd>
 800714e:	4606      	mov	r6, r0
 8007150:	e7f2      	b.n	8007138 <_dtoa_r+0xaa0>
 8007152:	f04f 0900 	mov.w	r9, #0
 8007156:	2201      	movs	r2, #1
 8007158:	9904      	ldr	r1, [sp, #16]
 800715a:	4620      	mov	r0, r4
 800715c:	f000 fdb2 	bl	8007cc4 <__lshift>
 8007160:	4639      	mov	r1, r7
 8007162:	9004      	str	r0, [sp, #16]
 8007164:	f000 fe02 	bl	8007d6c <__mcmp>
 8007168:	2800      	cmp	r0, #0
 800716a:	dcb6      	bgt.n	80070da <_dtoa_r+0xa42>
 800716c:	d102      	bne.n	8007174 <_dtoa_r+0xadc>
 800716e:	f018 0f01 	tst.w	r8, #1
 8007172:	d1b2      	bne.n	80070da <_dtoa_r+0xa42>
 8007174:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007178:	2b30      	cmp	r3, #48	; 0x30
 800717a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800717e:	f47f af0a 	bne.w	8006f96 <_dtoa_r+0x8fe>
 8007182:	4615      	mov	r5, r2
 8007184:	e7f6      	b.n	8007174 <_dtoa_r+0xadc>
 8007186:	4593      	cmp	fp, r2
 8007188:	d105      	bne.n	8007196 <_dtoa_r+0xafe>
 800718a:	2331      	movs	r3, #49	; 0x31
 800718c:	f10a 0a01 	add.w	sl, sl, #1
 8007190:	f88b 3000 	strb.w	r3, [fp]
 8007194:	e6ff      	b.n	8006f96 <_dtoa_r+0x8fe>
 8007196:	4615      	mov	r5, r2
 8007198:	e79f      	b.n	80070da <_dtoa_r+0xa42>
 800719a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007200 <_dtoa_r+0xb68>
 800719e:	e007      	b.n	80071b0 <_dtoa_r+0xb18>
 80071a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071a2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007204 <_dtoa_r+0xb6c>
 80071a6:	b11b      	cbz	r3, 80071b0 <_dtoa_r+0xb18>
 80071a8:	f10b 0308 	add.w	r3, fp, #8
 80071ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071ae:	6013      	str	r3, [r2, #0]
 80071b0:	4658      	mov	r0, fp
 80071b2:	b017      	add	sp, #92	; 0x5c
 80071b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b8:	9b06      	ldr	r3, [sp, #24]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	f77f ae35 	ble.w	8006e2a <_dtoa_r+0x792>
 80071c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071c2:	9307      	str	r3, [sp, #28]
 80071c4:	e649      	b.n	8006e5a <_dtoa_r+0x7c2>
 80071c6:	9b02      	ldr	r3, [sp, #8]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	dc03      	bgt.n	80071d4 <_dtoa_r+0xb3c>
 80071cc:	9b06      	ldr	r3, [sp, #24]
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	f73f aecc 	bgt.w	8006f6c <_dtoa_r+0x8d4>
 80071d4:	465d      	mov	r5, fp
 80071d6:	4639      	mov	r1, r7
 80071d8:	9804      	ldr	r0, [sp, #16]
 80071da:	f7ff f9cf 	bl	800657c <quorem>
 80071de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80071e2:	f805 8b01 	strb.w	r8, [r5], #1
 80071e6:	9a02      	ldr	r2, [sp, #8]
 80071e8:	eba5 030b 	sub.w	r3, r5, fp
 80071ec:	429a      	cmp	r2, r3
 80071ee:	ddb0      	ble.n	8007152 <_dtoa_r+0xaba>
 80071f0:	2300      	movs	r3, #0
 80071f2:	220a      	movs	r2, #10
 80071f4:	9904      	ldr	r1, [sp, #16]
 80071f6:	4620      	mov	r0, r4
 80071f8:	f000 fbb0 	bl	800795c <__multadd>
 80071fc:	9004      	str	r0, [sp, #16]
 80071fe:	e7ea      	b.n	80071d6 <_dtoa_r+0xb3e>
 8007200:	08008608 	.word	0x08008608
 8007204:	08008688 	.word	0x08008688

08007208 <rshift>:
 8007208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800720a:	6906      	ldr	r6, [r0, #16]
 800720c:	114b      	asrs	r3, r1, #5
 800720e:	429e      	cmp	r6, r3
 8007210:	f100 0414 	add.w	r4, r0, #20
 8007214:	dd30      	ble.n	8007278 <rshift+0x70>
 8007216:	f011 011f 	ands.w	r1, r1, #31
 800721a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800721e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007222:	d108      	bne.n	8007236 <rshift+0x2e>
 8007224:	4621      	mov	r1, r4
 8007226:	42b2      	cmp	r2, r6
 8007228:	460b      	mov	r3, r1
 800722a:	d211      	bcs.n	8007250 <rshift+0x48>
 800722c:	f852 3b04 	ldr.w	r3, [r2], #4
 8007230:	f841 3b04 	str.w	r3, [r1], #4
 8007234:	e7f7      	b.n	8007226 <rshift+0x1e>
 8007236:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800723a:	f1c1 0c20 	rsb	ip, r1, #32
 800723e:	40cd      	lsrs	r5, r1
 8007240:	3204      	adds	r2, #4
 8007242:	4623      	mov	r3, r4
 8007244:	42b2      	cmp	r2, r6
 8007246:	4617      	mov	r7, r2
 8007248:	d30c      	bcc.n	8007264 <rshift+0x5c>
 800724a:	601d      	str	r5, [r3, #0]
 800724c:	b105      	cbz	r5, 8007250 <rshift+0x48>
 800724e:	3304      	adds	r3, #4
 8007250:	1b1a      	subs	r2, r3, r4
 8007252:	42a3      	cmp	r3, r4
 8007254:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007258:	bf08      	it	eq
 800725a:	2300      	moveq	r3, #0
 800725c:	6102      	str	r2, [r0, #16]
 800725e:	bf08      	it	eq
 8007260:	6143      	streq	r3, [r0, #20]
 8007262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007264:	683f      	ldr	r7, [r7, #0]
 8007266:	fa07 f70c 	lsl.w	r7, r7, ip
 800726a:	433d      	orrs	r5, r7
 800726c:	f843 5b04 	str.w	r5, [r3], #4
 8007270:	f852 5b04 	ldr.w	r5, [r2], #4
 8007274:	40cd      	lsrs	r5, r1
 8007276:	e7e5      	b.n	8007244 <rshift+0x3c>
 8007278:	4623      	mov	r3, r4
 800727a:	e7e9      	b.n	8007250 <rshift+0x48>

0800727c <__hexdig_fun>:
 800727c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007280:	2b09      	cmp	r3, #9
 8007282:	d802      	bhi.n	800728a <__hexdig_fun+0xe>
 8007284:	3820      	subs	r0, #32
 8007286:	b2c0      	uxtb	r0, r0
 8007288:	4770      	bx	lr
 800728a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800728e:	2b05      	cmp	r3, #5
 8007290:	d801      	bhi.n	8007296 <__hexdig_fun+0x1a>
 8007292:	3847      	subs	r0, #71	; 0x47
 8007294:	e7f7      	b.n	8007286 <__hexdig_fun+0xa>
 8007296:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800729a:	2b05      	cmp	r3, #5
 800729c:	d801      	bhi.n	80072a2 <__hexdig_fun+0x26>
 800729e:	3827      	subs	r0, #39	; 0x27
 80072a0:	e7f1      	b.n	8007286 <__hexdig_fun+0xa>
 80072a2:	2000      	movs	r0, #0
 80072a4:	4770      	bx	lr

080072a6 <__gethex>:
 80072a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072aa:	b08b      	sub	sp, #44	; 0x2c
 80072ac:	468a      	mov	sl, r1
 80072ae:	9002      	str	r0, [sp, #8]
 80072b0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80072b2:	9306      	str	r3, [sp, #24]
 80072b4:	4690      	mov	r8, r2
 80072b6:	f000 fad0 	bl	800785a <__localeconv_l>
 80072ba:	6803      	ldr	r3, [r0, #0]
 80072bc:	9303      	str	r3, [sp, #12]
 80072be:	4618      	mov	r0, r3
 80072c0:	f7f8 ff86 	bl	80001d0 <strlen>
 80072c4:	9b03      	ldr	r3, [sp, #12]
 80072c6:	9001      	str	r0, [sp, #4]
 80072c8:	4403      	add	r3, r0
 80072ca:	f04f 0b00 	mov.w	fp, #0
 80072ce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80072d2:	9307      	str	r3, [sp, #28]
 80072d4:	f8da 3000 	ldr.w	r3, [sl]
 80072d8:	3302      	adds	r3, #2
 80072da:	461f      	mov	r7, r3
 80072dc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80072e0:	2830      	cmp	r0, #48	; 0x30
 80072e2:	d06c      	beq.n	80073be <__gethex+0x118>
 80072e4:	f7ff ffca 	bl	800727c <__hexdig_fun>
 80072e8:	4604      	mov	r4, r0
 80072ea:	2800      	cmp	r0, #0
 80072ec:	d16a      	bne.n	80073c4 <__gethex+0x11e>
 80072ee:	9a01      	ldr	r2, [sp, #4]
 80072f0:	9903      	ldr	r1, [sp, #12]
 80072f2:	4638      	mov	r0, r7
 80072f4:	f001 f8fe 	bl	80084f4 <strncmp>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d166      	bne.n	80073ca <__gethex+0x124>
 80072fc:	9b01      	ldr	r3, [sp, #4]
 80072fe:	5cf8      	ldrb	r0, [r7, r3]
 8007300:	18fe      	adds	r6, r7, r3
 8007302:	f7ff ffbb 	bl	800727c <__hexdig_fun>
 8007306:	2800      	cmp	r0, #0
 8007308:	d062      	beq.n	80073d0 <__gethex+0x12a>
 800730a:	4633      	mov	r3, r6
 800730c:	7818      	ldrb	r0, [r3, #0]
 800730e:	2830      	cmp	r0, #48	; 0x30
 8007310:	461f      	mov	r7, r3
 8007312:	f103 0301 	add.w	r3, r3, #1
 8007316:	d0f9      	beq.n	800730c <__gethex+0x66>
 8007318:	f7ff ffb0 	bl	800727c <__hexdig_fun>
 800731c:	fab0 f580 	clz	r5, r0
 8007320:	096d      	lsrs	r5, r5, #5
 8007322:	4634      	mov	r4, r6
 8007324:	f04f 0b01 	mov.w	fp, #1
 8007328:	463a      	mov	r2, r7
 800732a:	4616      	mov	r6, r2
 800732c:	3201      	adds	r2, #1
 800732e:	7830      	ldrb	r0, [r6, #0]
 8007330:	f7ff ffa4 	bl	800727c <__hexdig_fun>
 8007334:	2800      	cmp	r0, #0
 8007336:	d1f8      	bne.n	800732a <__gethex+0x84>
 8007338:	9a01      	ldr	r2, [sp, #4]
 800733a:	9903      	ldr	r1, [sp, #12]
 800733c:	4630      	mov	r0, r6
 800733e:	f001 f8d9 	bl	80084f4 <strncmp>
 8007342:	b950      	cbnz	r0, 800735a <__gethex+0xb4>
 8007344:	b954      	cbnz	r4, 800735c <__gethex+0xb6>
 8007346:	9b01      	ldr	r3, [sp, #4]
 8007348:	18f4      	adds	r4, r6, r3
 800734a:	4622      	mov	r2, r4
 800734c:	4616      	mov	r6, r2
 800734e:	3201      	adds	r2, #1
 8007350:	7830      	ldrb	r0, [r6, #0]
 8007352:	f7ff ff93 	bl	800727c <__hexdig_fun>
 8007356:	2800      	cmp	r0, #0
 8007358:	d1f8      	bne.n	800734c <__gethex+0xa6>
 800735a:	b10c      	cbz	r4, 8007360 <__gethex+0xba>
 800735c:	1ba4      	subs	r4, r4, r6
 800735e:	00a4      	lsls	r4, r4, #2
 8007360:	7833      	ldrb	r3, [r6, #0]
 8007362:	2b50      	cmp	r3, #80	; 0x50
 8007364:	d001      	beq.n	800736a <__gethex+0xc4>
 8007366:	2b70      	cmp	r3, #112	; 0x70
 8007368:	d140      	bne.n	80073ec <__gethex+0x146>
 800736a:	7873      	ldrb	r3, [r6, #1]
 800736c:	2b2b      	cmp	r3, #43	; 0x2b
 800736e:	d031      	beq.n	80073d4 <__gethex+0x12e>
 8007370:	2b2d      	cmp	r3, #45	; 0x2d
 8007372:	d033      	beq.n	80073dc <__gethex+0x136>
 8007374:	1c71      	adds	r1, r6, #1
 8007376:	f04f 0900 	mov.w	r9, #0
 800737a:	7808      	ldrb	r0, [r1, #0]
 800737c:	f7ff ff7e 	bl	800727c <__hexdig_fun>
 8007380:	1e43      	subs	r3, r0, #1
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b18      	cmp	r3, #24
 8007386:	d831      	bhi.n	80073ec <__gethex+0x146>
 8007388:	f1a0 0210 	sub.w	r2, r0, #16
 800738c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007390:	f7ff ff74 	bl	800727c <__hexdig_fun>
 8007394:	1e43      	subs	r3, r0, #1
 8007396:	b2db      	uxtb	r3, r3
 8007398:	2b18      	cmp	r3, #24
 800739a:	d922      	bls.n	80073e2 <__gethex+0x13c>
 800739c:	f1b9 0f00 	cmp.w	r9, #0
 80073a0:	d000      	beq.n	80073a4 <__gethex+0xfe>
 80073a2:	4252      	negs	r2, r2
 80073a4:	4414      	add	r4, r2
 80073a6:	f8ca 1000 	str.w	r1, [sl]
 80073aa:	b30d      	cbz	r5, 80073f0 <__gethex+0x14a>
 80073ac:	f1bb 0f00 	cmp.w	fp, #0
 80073b0:	bf0c      	ite	eq
 80073b2:	2706      	moveq	r7, #6
 80073b4:	2700      	movne	r7, #0
 80073b6:	4638      	mov	r0, r7
 80073b8:	b00b      	add	sp, #44	; 0x2c
 80073ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073be:	f10b 0b01 	add.w	fp, fp, #1
 80073c2:	e78a      	b.n	80072da <__gethex+0x34>
 80073c4:	2500      	movs	r5, #0
 80073c6:	462c      	mov	r4, r5
 80073c8:	e7ae      	b.n	8007328 <__gethex+0x82>
 80073ca:	463e      	mov	r6, r7
 80073cc:	2501      	movs	r5, #1
 80073ce:	e7c7      	b.n	8007360 <__gethex+0xba>
 80073d0:	4604      	mov	r4, r0
 80073d2:	e7fb      	b.n	80073cc <__gethex+0x126>
 80073d4:	f04f 0900 	mov.w	r9, #0
 80073d8:	1cb1      	adds	r1, r6, #2
 80073da:	e7ce      	b.n	800737a <__gethex+0xd4>
 80073dc:	f04f 0901 	mov.w	r9, #1
 80073e0:	e7fa      	b.n	80073d8 <__gethex+0x132>
 80073e2:	230a      	movs	r3, #10
 80073e4:	fb03 0202 	mla	r2, r3, r2, r0
 80073e8:	3a10      	subs	r2, #16
 80073ea:	e7cf      	b.n	800738c <__gethex+0xe6>
 80073ec:	4631      	mov	r1, r6
 80073ee:	e7da      	b.n	80073a6 <__gethex+0x100>
 80073f0:	1bf3      	subs	r3, r6, r7
 80073f2:	3b01      	subs	r3, #1
 80073f4:	4629      	mov	r1, r5
 80073f6:	2b07      	cmp	r3, #7
 80073f8:	dc49      	bgt.n	800748e <__gethex+0x1e8>
 80073fa:	9802      	ldr	r0, [sp, #8]
 80073fc:	f000 fa63 	bl	80078c6 <_Balloc>
 8007400:	9b01      	ldr	r3, [sp, #4]
 8007402:	f100 0914 	add.w	r9, r0, #20
 8007406:	f04f 0b00 	mov.w	fp, #0
 800740a:	f1c3 0301 	rsb	r3, r3, #1
 800740e:	4605      	mov	r5, r0
 8007410:	f8cd 9010 	str.w	r9, [sp, #16]
 8007414:	46da      	mov	sl, fp
 8007416:	9308      	str	r3, [sp, #32]
 8007418:	42b7      	cmp	r7, r6
 800741a:	d33b      	bcc.n	8007494 <__gethex+0x1ee>
 800741c:	9804      	ldr	r0, [sp, #16]
 800741e:	f840 ab04 	str.w	sl, [r0], #4
 8007422:	eba0 0009 	sub.w	r0, r0, r9
 8007426:	1080      	asrs	r0, r0, #2
 8007428:	6128      	str	r0, [r5, #16]
 800742a:	0147      	lsls	r7, r0, #5
 800742c:	4650      	mov	r0, sl
 800742e:	f000 fb0e 	bl	8007a4e <__hi0bits>
 8007432:	f8d8 6000 	ldr.w	r6, [r8]
 8007436:	1a3f      	subs	r7, r7, r0
 8007438:	42b7      	cmp	r7, r6
 800743a:	dd64      	ble.n	8007506 <__gethex+0x260>
 800743c:	1bbf      	subs	r7, r7, r6
 800743e:	4639      	mov	r1, r7
 8007440:	4628      	mov	r0, r5
 8007442:	f000 fe1d 	bl	8008080 <__any_on>
 8007446:	4682      	mov	sl, r0
 8007448:	b178      	cbz	r0, 800746a <__gethex+0x1c4>
 800744a:	1e7b      	subs	r3, r7, #1
 800744c:	1159      	asrs	r1, r3, #5
 800744e:	f003 021f 	and.w	r2, r3, #31
 8007452:	f04f 0a01 	mov.w	sl, #1
 8007456:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800745a:	fa0a f202 	lsl.w	r2, sl, r2
 800745e:	420a      	tst	r2, r1
 8007460:	d003      	beq.n	800746a <__gethex+0x1c4>
 8007462:	4553      	cmp	r3, sl
 8007464:	dc46      	bgt.n	80074f4 <__gethex+0x24e>
 8007466:	f04f 0a02 	mov.w	sl, #2
 800746a:	4639      	mov	r1, r7
 800746c:	4628      	mov	r0, r5
 800746e:	f7ff fecb 	bl	8007208 <rshift>
 8007472:	443c      	add	r4, r7
 8007474:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007478:	42a3      	cmp	r3, r4
 800747a:	da52      	bge.n	8007522 <__gethex+0x27c>
 800747c:	4629      	mov	r1, r5
 800747e:	9802      	ldr	r0, [sp, #8]
 8007480:	f000 fa55 	bl	800792e <_Bfree>
 8007484:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007486:	2300      	movs	r3, #0
 8007488:	6013      	str	r3, [r2, #0]
 800748a:	27a3      	movs	r7, #163	; 0xa3
 800748c:	e793      	b.n	80073b6 <__gethex+0x110>
 800748e:	3101      	adds	r1, #1
 8007490:	105b      	asrs	r3, r3, #1
 8007492:	e7b0      	b.n	80073f6 <__gethex+0x150>
 8007494:	1e73      	subs	r3, r6, #1
 8007496:	9305      	str	r3, [sp, #20]
 8007498:	9a07      	ldr	r2, [sp, #28]
 800749a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800749e:	4293      	cmp	r3, r2
 80074a0:	d018      	beq.n	80074d4 <__gethex+0x22e>
 80074a2:	f1bb 0f20 	cmp.w	fp, #32
 80074a6:	d107      	bne.n	80074b8 <__gethex+0x212>
 80074a8:	9b04      	ldr	r3, [sp, #16]
 80074aa:	f8c3 a000 	str.w	sl, [r3]
 80074ae:	3304      	adds	r3, #4
 80074b0:	f04f 0a00 	mov.w	sl, #0
 80074b4:	9304      	str	r3, [sp, #16]
 80074b6:	46d3      	mov	fp, sl
 80074b8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80074bc:	f7ff fede 	bl	800727c <__hexdig_fun>
 80074c0:	f000 000f 	and.w	r0, r0, #15
 80074c4:	fa00 f00b 	lsl.w	r0, r0, fp
 80074c8:	ea4a 0a00 	orr.w	sl, sl, r0
 80074cc:	f10b 0b04 	add.w	fp, fp, #4
 80074d0:	9b05      	ldr	r3, [sp, #20]
 80074d2:	e00d      	b.n	80074f0 <__gethex+0x24a>
 80074d4:	9b05      	ldr	r3, [sp, #20]
 80074d6:	9a08      	ldr	r2, [sp, #32]
 80074d8:	4413      	add	r3, r2
 80074da:	42bb      	cmp	r3, r7
 80074dc:	d3e1      	bcc.n	80074a2 <__gethex+0x1fc>
 80074de:	4618      	mov	r0, r3
 80074e0:	9a01      	ldr	r2, [sp, #4]
 80074e2:	9903      	ldr	r1, [sp, #12]
 80074e4:	9309      	str	r3, [sp, #36]	; 0x24
 80074e6:	f001 f805 	bl	80084f4 <strncmp>
 80074ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ec:	2800      	cmp	r0, #0
 80074ee:	d1d8      	bne.n	80074a2 <__gethex+0x1fc>
 80074f0:	461e      	mov	r6, r3
 80074f2:	e791      	b.n	8007418 <__gethex+0x172>
 80074f4:	1eb9      	subs	r1, r7, #2
 80074f6:	4628      	mov	r0, r5
 80074f8:	f000 fdc2 	bl	8008080 <__any_on>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	d0b2      	beq.n	8007466 <__gethex+0x1c0>
 8007500:	f04f 0a03 	mov.w	sl, #3
 8007504:	e7b1      	b.n	800746a <__gethex+0x1c4>
 8007506:	da09      	bge.n	800751c <__gethex+0x276>
 8007508:	1bf7      	subs	r7, r6, r7
 800750a:	4629      	mov	r1, r5
 800750c:	463a      	mov	r2, r7
 800750e:	9802      	ldr	r0, [sp, #8]
 8007510:	f000 fbd8 	bl	8007cc4 <__lshift>
 8007514:	1be4      	subs	r4, r4, r7
 8007516:	4605      	mov	r5, r0
 8007518:	f100 0914 	add.w	r9, r0, #20
 800751c:	f04f 0a00 	mov.w	sl, #0
 8007520:	e7a8      	b.n	8007474 <__gethex+0x1ce>
 8007522:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007526:	42a0      	cmp	r0, r4
 8007528:	dd6a      	ble.n	8007600 <__gethex+0x35a>
 800752a:	1b04      	subs	r4, r0, r4
 800752c:	42a6      	cmp	r6, r4
 800752e:	dc2e      	bgt.n	800758e <__gethex+0x2e8>
 8007530:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007534:	2b02      	cmp	r3, #2
 8007536:	d022      	beq.n	800757e <__gethex+0x2d8>
 8007538:	2b03      	cmp	r3, #3
 800753a:	d024      	beq.n	8007586 <__gethex+0x2e0>
 800753c:	2b01      	cmp	r3, #1
 800753e:	d115      	bne.n	800756c <__gethex+0x2c6>
 8007540:	42a6      	cmp	r6, r4
 8007542:	d113      	bne.n	800756c <__gethex+0x2c6>
 8007544:	2e01      	cmp	r6, #1
 8007546:	dc0b      	bgt.n	8007560 <__gethex+0x2ba>
 8007548:	9a06      	ldr	r2, [sp, #24]
 800754a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800754e:	6013      	str	r3, [r2, #0]
 8007550:	2301      	movs	r3, #1
 8007552:	612b      	str	r3, [r5, #16]
 8007554:	f8c9 3000 	str.w	r3, [r9]
 8007558:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800755a:	2762      	movs	r7, #98	; 0x62
 800755c:	601d      	str	r5, [r3, #0]
 800755e:	e72a      	b.n	80073b6 <__gethex+0x110>
 8007560:	1e71      	subs	r1, r6, #1
 8007562:	4628      	mov	r0, r5
 8007564:	f000 fd8c 	bl	8008080 <__any_on>
 8007568:	2800      	cmp	r0, #0
 800756a:	d1ed      	bne.n	8007548 <__gethex+0x2a2>
 800756c:	4629      	mov	r1, r5
 800756e:	9802      	ldr	r0, [sp, #8]
 8007570:	f000 f9dd 	bl	800792e <_Bfree>
 8007574:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007576:	2300      	movs	r3, #0
 8007578:	6013      	str	r3, [r2, #0]
 800757a:	2750      	movs	r7, #80	; 0x50
 800757c:	e71b      	b.n	80073b6 <__gethex+0x110>
 800757e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007580:	2b00      	cmp	r3, #0
 8007582:	d0e1      	beq.n	8007548 <__gethex+0x2a2>
 8007584:	e7f2      	b.n	800756c <__gethex+0x2c6>
 8007586:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1dd      	bne.n	8007548 <__gethex+0x2a2>
 800758c:	e7ee      	b.n	800756c <__gethex+0x2c6>
 800758e:	1e67      	subs	r7, r4, #1
 8007590:	f1ba 0f00 	cmp.w	sl, #0
 8007594:	d131      	bne.n	80075fa <__gethex+0x354>
 8007596:	b127      	cbz	r7, 80075a2 <__gethex+0x2fc>
 8007598:	4639      	mov	r1, r7
 800759a:	4628      	mov	r0, r5
 800759c:	f000 fd70 	bl	8008080 <__any_on>
 80075a0:	4682      	mov	sl, r0
 80075a2:	117a      	asrs	r2, r7, #5
 80075a4:	2301      	movs	r3, #1
 80075a6:	f007 071f 	and.w	r7, r7, #31
 80075aa:	fa03 f707 	lsl.w	r7, r3, r7
 80075ae:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80075b2:	4621      	mov	r1, r4
 80075b4:	421f      	tst	r7, r3
 80075b6:	4628      	mov	r0, r5
 80075b8:	bf18      	it	ne
 80075ba:	f04a 0a02 	orrne.w	sl, sl, #2
 80075be:	1b36      	subs	r6, r6, r4
 80075c0:	f7ff fe22 	bl	8007208 <rshift>
 80075c4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80075c8:	2702      	movs	r7, #2
 80075ca:	f1ba 0f00 	cmp.w	sl, #0
 80075ce:	d048      	beq.n	8007662 <__gethex+0x3bc>
 80075d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075d4:	2b02      	cmp	r3, #2
 80075d6:	d015      	beq.n	8007604 <__gethex+0x35e>
 80075d8:	2b03      	cmp	r3, #3
 80075da:	d017      	beq.n	800760c <__gethex+0x366>
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d109      	bne.n	80075f4 <__gethex+0x34e>
 80075e0:	f01a 0f02 	tst.w	sl, #2
 80075e4:	d006      	beq.n	80075f4 <__gethex+0x34e>
 80075e6:	f8d9 3000 	ldr.w	r3, [r9]
 80075ea:	ea4a 0a03 	orr.w	sl, sl, r3
 80075ee:	f01a 0f01 	tst.w	sl, #1
 80075f2:	d10e      	bne.n	8007612 <__gethex+0x36c>
 80075f4:	f047 0710 	orr.w	r7, r7, #16
 80075f8:	e033      	b.n	8007662 <__gethex+0x3bc>
 80075fa:	f04f 0a01 	mov.w	sl, #1
 80075fe:	e7d0      	b.n	80075a2 <__gethex+0x2fc>
 8007600:	2701      	movs	r7, #1
 8007602:	e7e2      	b.n	80075ca <__gethex+0x324>
 8007604:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007606:	f1c3 0301 	rsb	r3, r3, #1
 800760a:	9315      	str	r3, [sp, #84]	; 0x54
 800760c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800760e:	2b00      	cmp	r3, #0
 8007610:	d0f0      	beq.n	80075f4 <__gethex+0x34e>
 8007612:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007616:	f105 0314 	add.w	r3, r5, #20
 800761a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800761e:	eb03 010a 	add.w	r1, r3, sl
 8007622:	f04f 0c00 	mov.w	ip, #0
 8007626:	4618      	mov	r0, r3
 8007628:	f853 2b04 	ldr.w	r2, [r3], #4
 800762c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8007630:	d01c      	beq.n	800766c <__gethex+0x3c6>
 8007632:	3201      	adds	r2, #1
 8007634:	6002      	str	r2, [r0, #0]
 8007636:	2f02      	cmp	r7, #2
 8007638:	f105 0314 	add.w	r3, r5, #20
 800763c:	d138      	bne.n	80076b0 <__gethex+0x40a>
 800763e:	f8d8 2000 	ldr.w	r2, [r8]
 8007642:	3a01      	subs	r2, #1
 8007644:	42b2      	cmp	r2, r6
 8007646:	d10a      	bne.n	800765e <__gethex+0x3b8>
 8007648:	1171      	asrs	r1, r6, #5
 800764a:	2201      	movs	r2, #1
 800764c:	f006 061f 	and.w	r6, r6, #31
 8007650:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007654:	fa02 f606 	lsl.w	r6, r2, r6
 8007658:	421e      	tst	r6, r3
 800765a:	bf18      	it	ne
 800765c:	4617      	movne	r7, r2
 800765e:	f047 0720 	orr.w	r7, r7, #32
 8007662:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007664:	601d      	str	r5, [r3, #0]
 8007666:	9b06      	ldr	r3, [sp, #24]
 8007668:	601c      	str	r4, [r3, #0]
 800766a:	e6a4      	b.n	80073b6 <__gethex+0x110>
 800766c:	4299      	cmp	r1, r3
 800766e:	f843 cc04 	str.w	ip, [r3, #-4]
 8007672:	d8d8      	bhi.n	8007626 <__gethex+0x380>
 8007674:	68ab      	ldr	r3, [r5, #8]
 8007676:	4599      	cmp	r9, r3
 8007678:	db12      	blt.n	80076a0 <__gethex+0x3fa>
 800767a:	6869      	ldr	r1, [r5, #4]
 800767c:	9802      	ldr	r0, [sp, #8]
 800767e:	3101      	adds	r1, #1
 8007680:	f000 f921 	bl	80078c6 <_Balloc>
 8007684:	692a      	ldr	r2, [r5, #16]
 8007686:	3202      	adds	r2, #2
 8007688:	f105 010c 	add.w	r1, r5, #12
 800768c:	4683      	mov	fp, r0
 800768e:	0092      	lsls	r2, r2, #2
 8007690:	300c      	adds	r0, #12
 8007692:	f000 f90d 	bl	80078b0 <memcpy>
 8007696:	4629      	mov	r1, r5
 8007698:	9802      	ldr	r0, [sp, #8]
 800769a:	f000 f948 	bl	800792e <_Bfree>
 800769e:	465d      	mov	r5, fp
 80076a0:	692b      	ldr	r3, [r5, #16]
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80076a8:	612a      	str	r2, [r5, #16]
 80076aa:	2201      	movs	r2, #1
 80076ac:	615a      	str	r2, [r3, #20]
 80076ae:	e7c2      	b.n	8007636 <__gethex+0x390>
 80076b0:	692a      	ldr	r2, [r5, #16]
 80076b2:	454a      	cmp	r2, r9
 80076b4:	dd0b      	ble.n	80076ce <__gethex+0x428>
 80076b6:	2101      	movs	r1, #1
 80076b8:	4628      	mov	r0, r5
 80076ba:	f7ff fda5 	bl	8007208 <rshift>
 80076be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076c2:	3401      	adds	r4, #1
 80076c4:	42a3      	cmp	r3, r4
 80076c6:	f6ff aed9 	blt.w	800747c <__gethex+0x1d6>
 80076ca:	2701      	movs	r7, #1
 80076cc:	e7c7      	b.n	800765e <__gethex+0x3b8>
 80076ce:	f016 061f 	ands.w	r6, r6, #31
 80076d2:	d0fa      	beq.n	80076ca <__gethex+0x424>
 80076d4:	449a      	add	sl, r3
 80076d6:	f1c6 0620 	rsb	r6, r6, #32
 80076da:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80076de:	f000 f9b6 	bl	8007a4e <__hi0bits>
 80076e2:	42b0      	cmp	r0, r6
 80076e4:	dbe7      	blt.n	80076b6 <__gethex+0x410>
 80076e6:	e7f0      	b.n	80076ca <__gethex+0x424>

080076e8 <L_shift>:
 80076e8:	f1c2 0208 	rsb	r2, r2, #8
 80076ec:	0092      	lsls	r2, r2, #2
 80076ee:	b570      	push	{r4, r5, r6, lr}
 80076f0:	f1c2 0620 	rsb	r6, r2, #32
 80076f4:	6843      	ldr	r3, [r0, #4]
 80076f6:	6804      	ldr	r4, [r0, #0]
 80076f8:	fa03 f506 	lsl.w	r5, r3, r6
 80076fc:	432c      	orrs	r4, r5
 80076fe:	40d3      	lsrs	r3, r2
 8007700:	6004      	str	r4, [r0, #0]
 8007702:	f840 3f04 	str.w	r3, [r0, #4]!
 8007706:	4288      	cmp	r0, r1
 8007708:	d3f4      	bcc.n	80076f4 <L_shift+0xc>
 800770a:	bd70      	pop	{r4, r5, r6, pc}

0800770c <__match>:
 800770c:	b530      	push	{r4, r5, lr}
 800770e:	6803      	ldr	r3, [r0, #0]
 8007710:	3301      	adds	r3, #1
 8007712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007716:	b914      	cbnz	r4, 800771e <__match+0x12>
 8007718:	6003      	str	r3, [r0, #0]
 800771a:	2001      	movs	r0, #1
 800771c:	bd30      	pop	{r4, r5, pc}
 800771e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007722:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007726:	2d19      	cmp	r5, #25
 8007728:	bf98      	it	ls
 800772a:	3220      	addls	r2, #32
 800772c:	42a2      	cmp	r2, r4
 800772e:	d0f0      	beq.n	8007712 <__match+0x6>
 8007730:	2000      	movs	r0, #0
 8007732:	e7f3      	b.n	800771c <__match+0x10>

08007734 <__hexnan>:
 8007734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007738:	680b      	ldr	r3, [r1, #0]
 800773a:	6801      	ldr	r1, [r0, #0]
 800773c:	115f      	asrs	r7, r3, #5
 800773e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8007742:	f013 031f 	ands.w	r3, r3, #31
 8007746:	b087      	sub	sp, #28
 8007748:	bf18      	it	ne
 800774a:	3704      	addne	r7, #4
 800774c:	2500      	movs	r5, #0
 800774e:	1f3e      	subs	r6, r7, #4
 8007750:	4682      	mov	sl, r0
 8007752:	4690      	mov	r8, r2
 8007754:	9301      	str	r3, [sp, #4]
 8007756:	f847 5c04 	str.w	r5, [r7, #-4]
 800775a:	46b1      	mov	r9, r6
 800775c:	4634      	mov	r4, r6
 800775e:	9502      	str	r5, [sp, #8]
 8007760:	46ab      	mov	fp, r5
 8007762:	784a      	ldrb	r2, [r1, #1]
 8007764:	1c4b      	adds	r3, r1, #1
 8007766:	9303      	str	r3, [sp, #12]
 8007768:	b342      	cbz	r2, 80077bc <__hexnan+0x88>
 800776a:	4610      	mov	r0, r2
 800776c:	9105      	str	r1, [sp, #20]
 800776e:	9204      	str	r2, [sp, #16]
 8007770:	f7ff fd84 	bl	800727c <__hexdig_fun>
 8007774:	2800      	cmp	r0, #0
 8007776:	d143      	bne.n	8007800 <__hexnan+0xcc>
 8007778:	9a04      	ldr	r2, [sp, #16]
 800777a:	9905      	ldr	r1, [sp, #20]
 800777c:	2a20      	cmp	r2, #32
 800777e:	d818      	bhi.n	80077b2 <__hexnan+0x7e>
 8007780:	9b02      	ldr	r3, [sp, #8]
 8007782:	459b      	cmp	fp, r3
 8007784:	dd13      	ble.n	80077ae <__hexnan+0x7a>
 8007786:	454c      	cmp	r4, r9
 8007788:	d206      	bcs.n	8007798 <__hexnan+0x64>
 800778a:	2d07      	cmp	r5, #7
 800778c:	dc04      	bgt.n	8007798 <__hexnan+0x64>
 800778e:	462a      	mov	r2, r5
 8007790:	4649      	mov	r1, r9
 8007792:	4620      	mov	r0, r4
 8007794:	f7ff ffa8 	bl	80076e8 <L_shift>
 8007798:	4544      	cmp	r4, r8
 800779a:	d944      	bls.n	8007826 <__hexnan+0xf2>
 800779c:	2300      	movs	r3, #0
 800779e:	f1a4 0904 	sub.w	r9, r4, #4
 80077a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80077a6:	f8cd b008 	str.w	fp, [sp, #8]
 80077aa:	464c      	mov	r4, r9
 80077ac:	461d      	mov	r5, r3
 80077ae:	9903      	ldr	r1, [sp, #12]
 80077b0:	e7d7      	b.n	8007762 <__hexnan+0x2e>
 80077b2:	2a29      	cmp	r2, #41	; 0x29
 80077b4:	d14a      	bne.n	800784c <__hexnan+0x118>
 80077b6:	3102      	adds	r1, #2
 80077b8:	f8ca 1000 	str.w	r1, [sl]
 80077bc:	f1bb 0f00 	cmp.w	fp, #0
 80077c0:	d044      	beq.n	800784c <__hexnan+0x118>
 80077c2:	454c      	cmp	r4, r9
 80077c4:	d206      	bcs.n	80077d4 <__hexnan+0xa0>
 80077c6:	2d07      	cmp	r5, #7
 80077c8:	dc04      	bgt.n	80077d4 <__hexnan+0xa0>
 80077ca:	462a      	mov	r2, r5
 80077cc:	4649      	mov	r1, r9
 80077ce:	4620      	mov	r0, r4
 80077d0:	f7ff ff8a 	bl	80076e8 <L_shift>
 80077d4:	4544      	cmp	r4, r8
 80077d6:	d928      	bls.n	800782a <__hexnan+0xf6>
 80077d8:	4643      	mov	r3, r8
 80077da:	f854 2b04 	ldr.w	r2, [r4], #4
 80077de:	f843 2b04 	str.w	r2, [r3], #4
 80077e2:	42a6      	cmp	r6, r4
 80077e4:	d2f9      	bcs.n	80077da <__hexnan+0xa6>
 80077e6:	2200      	movs	r2, #0
 80077e8:	f843 2b04 	str.w	r2, [r3], #4
 80077ec:	429e      	cmp	r6, r3
 80077ee:	d2fb      	bcs.n	80077e8 <__hexnan+0xb4>
 80077f0:	6833      	ldr	r3, [r6, #0]
 80077f2:	b91b      	cbnz	r3, 80077fc <__hexnan+0xc8>
 80077f4:	4546      	cmp	r6, r8
 80077f6:	d127      	bne.n	8007848 <__hexnan+0x114>
 80077f8:	2301      	movs	r3, #1
 80077fa:	6033      	str	r3, [r6, #0]
 80077fc:	2005      	movs	r0, #5
 80077fe:	e026      	b.n	800784e <__hexnan+0x11a>
 8007800:	3501      	adds	r5, #1
 8007802:	2d08      	cmp	r5, #8
 8007804:	f10b 0b01 	add.w	fp, fp, #1
 8007808:	dd06      	ble.n	8007818 <__hexnan+0xe4>
 800780a:	4544      	cmp	r4, r8
 800780c:	d9cf      	bls.n	80077ae <__hexnan+0x7a>
 800780e:	2300      	movs	r3, #0
 8007810:	f844 3c04 	str.w	r3, [r4, #-4]
 8007814:	2501      	movs	r5, #1
 8007816:	3c04      	subs	r4, #4
 8007818:	6822      	ldr	r2, [r4, #0]
 800781a:	f000 000f 	and.w	r0, r0, #15
 800781e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007822:	6020      	str	r0, [r4, #0]
 8007824:	e7c3      	b.n	80077ae <__hexnan+0x7a>
 8007826:	2508      	movs	r5, #8
 8007828:	e7c1      	b.n	80077ae <__hexnan+0x7a>
 800782a:	9b01      	ldr	r3, [sp, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d0df      	beq.n	80077f0 <__hexnan+0xbc>
 8007830:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007834:	f1c3 0320 	rsb	r3, r3, #32
 8007838:	fa22 f303 	lsr.w	r3, r2, r3
 800783c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007840:	401a      	ands	r2, r3
 8007842:	f847 2c04 	str.w	r2, [r7, #-4]
 8007846:	e7d3      	b.n	80077f0 <__hexnan+0xbc>
 8007848:	3e04      	subs	r6, #4
 800784a:	e7d1      	b.n	80077f0 <__hexnan+0xbc>
 800784c:	2004      	movs	r0, #4
 800784e:	b007      	add	sp, #28
 8007850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007854 <__locale_ctype_ptr_l>:
 8007854:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007858:	4770      	bx	lr

0800785a <__localeconv_l>:
 800785a:	30f0      	adds	r0, #240	; 0xf0
 800785c:	4770      	bx	lr
	...

08007860 <_localeconv_r>:
 8007860:	4b04      	ldr	r3, [pc, #16]	; (8007874 <_localeconv_r+0x14>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6a18      	ldr	r0, [r3, #32]
 8007866:	4b04      	ldr	r3, [pc, #16]	; (8007878 <_localeconv_r+0x18>)
 8007868:	2800      	cmp	r0, #0
 800786a:	bf08      	it	eq
 800786c:	4618      	moveq	r0, r3
 800786e:	30f0      	adds	r0, #240	; 0xf0
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	20000014 	.word	0x20000014
 8007878:	20000078 	.word	0x20000078

0800787c <malloc>:
 800787c:	4b02      	ldr	r3, [pc, #8]	; (8007888 <malloc+0xc>)
 800787e:	4601      	mov	r1, r0
 8007880:	6818      	ldr	r0, [r3, #0]
 8007882:	f000 bc7b 	b.w	800817c <_malloc_r>
 8007886:	bf00      	nop
 8007888:	20000014 	.word	0x20000014

0800788c <__ascii_mbtowc>:
 800788c:	b082      	sub	sp, #8
 800788e:	b901      	cbnz	r1, 8007892 <__ascii_mbtowc+0x6>
 8007890:	a901      	add	r1, sp, #4
 8007892:	b142      	cbz	r2, 80078a6 <__ascii_mbtowc+0x1a>
 8007894:	b14b      	cbz	r3, 80078aa <__ascii_mbtowc+0x1e>
 8007896:	7813      	ldrb	r3, [r2, #0]
 8007898:	600b      	str	r3, [r1, #0]
 800789a:	7812      	ldrb	r2, [r2, #0]
 800789c:	1c10      	adds	r0, r2, #0
 800789e:	bf18      	it	ne
 80078a0:	2001      	movne	r0, #1
 80078a2:	b002      	add	sp, #8
 80078a4:	4770      	bx	lr
 80078a6:	4610      	mov	r0, r2
 80078a8:	e7fb      	b.n	80078a2 <__ascii_mbtowc+0x16>
 80078aa:	f06f 0001 	mvn.w	r0, #1
 80078ae:	e7f8      	b.n	80078a2 <__ascii_mbtowc+0x16>

080078b0 <memcpy>:
 80078b0:	b510      	push	{r4, lr}
 80078b2:	1e43      	subs	r3, r0, #1
 80078b4:	440a      	add	r2, r1
 80078b6:	4291      	cmp	r1, r2
 80078b8:	d100      	bne.n	80078bc <memcpy+0xc>
 80078ba:	bd10      	pop	{r4, pc}
 80078bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078c4:	e7f7      	b.n	80078b6 <memcpy+0x6>

080078c6 <_Balloc>:
 80078c6:	b570      	push	{r4, r5, r6, lr}
 80078c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078ca:	4604      	mov	r4, r0
 80078cc:	460e      	mov	r6, r1
 80078ce:	b93d      	cbnz	r5, 80078e0 <_Balloc+0x1a>
 80078d0:	2010      	movs	r0, #16
 80078d2:	f7ff ffd3 	bl	800787c <malloc>
 80078d6:	6260      	str	r0, [r4, #36]	; 0x24
 80078d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078dc:	6005      	str	r5, [r0, #0]
 80078de:	60c5      	str	r5, [r0, #12]
 80078e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80078e2:	68eb      	ldr	r3, [r5, #12]
 80078e4:	b183      	cbz	r3, 8007908 <_Balloc+0x42>
 80078e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80078ee:	b9b8      	cbnz	r0, 8007920 <_Balloc+0x5a>
 80078f0:	2101      	movs	r1, #1
 80078f2:	fa01 f506 	lsl.w	r5, r1, r6
 80078f6:	1d6a      	adds	r2, r5, #5
 80078f8:	0092      	lsls	r2, r2, #2
 80078fa:	4620      	mov	r0, r4
 80078fc:	f000 fbe1 	bl	80080c2 <_calloc_r>
 8007900:	b160      	cbz	r0, 800791c <_Balloc+0x56>
 8007902:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007906:	e00e      	b.n	8007926 <_Balloc+0x60>
 8007908:	2221      	movs	r2, #33	; 0x21
 800790a:	2104      	movs	r1, #4
 800790c:	4620      	mov	r0, r4
 800790e:	f000 fbd8 	bl	80080c2 <_calloc_r>
 8007912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007914:	60e8      	str	r0, [r5, #12]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e4      	bne.n	80078e6 <_Balloc+0x20>
 800791c:	2000      	movs	r0, #0
 800791e:	bd70      	pop	{r4, r5, r6, pc}
 8007920:	6802      	ldr	r2, [r0, #0]
 8007922:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007926:	2300      	movs	r3, #0
 8007928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800792c:	e7f7      	b.n	800791e <_Balloc+0x58>

0800792e <_Bfree>:
 800792e:	b570      	push	{r4, r5, r6, lr}
 8007930:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007932:	4606      	mov	r6, r0
 8007934:	460d      	mov	r5, r1
 8007936:	b93c      	cbnz	r4, 8007948 <_Bfree+0x1a>
 8007938:	2010      	movs	r0, #16
 800793a:	f7ff ff9f 	bl	800787c <malloc>
 800793e:	6270      	str	r0, [r6, #36]	; 0x24
 8007940:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007944:	6004      	str	r4, [r0, #0]
 8007946:	60c4      	str	r4, [r0, #12]
 8007948:	b13d      	cbz	r5, 800795a <_Bfree+0x2c>
 800794a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800794c:	686a      	ldr	r2, [r5, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007954:	6029      	str	r1, [r5, #0]
 8007956:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800795a:	bd70      	pop	{r4, r5, r6, pc}

0800795c <__multadd>:
 800795c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007960:	690d      	ldr	r5, [r1, #16]
 8007962:	461f      	mov	r7, r3
 8007964:	4606      	mov	r6, r0
 8007966:	460c      	mov	r4, r1
 8007968:	f101 0c14 	add.w	ip, r1, #20
 800796c:	2300      	movs	r3, #0
 800796e:	f8dc 0000 	ldr.w	r0, [ip]
 8007972:	b281      	uxth	r1, r0
 8007974:	fb02 7101 	mla	r1, r2, r1, r7
 8007978:	0c0f      	lsrs	r7, r1, #16
 800797a:	0c00      	lsrs	r0, r0, #16
 800797c:	fb02 7000 	mla	r0, r2, r0, r7
 8007980:	b289      	uxth	r1, r1
 8007982:	3301      	adds	r3, #1
 8007984:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007988:	429d      	cmp	r5, r3
 800798a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800798e:	f84c 1b04 	str.w	r1, [ip], #4
 8007992:	dcec      	bgt.n	800796e <__multadd+0x12>
 8007994:	b1d7      	cbz	r7, 80079cc <__multadd+0x70>
 8007996:	68a3      	ldr	r3, [r4, #8]
 8007998:	42ab      	cmp	r3, r5
 800799a:	dc12      	bgt.n	80079c2 <__multadd+0x66>
 800799c:	6861      	ldr	r1, [r4, #4]
 800799e:	4630      	mov	r0, r6
 80079a0:	3101      	adds	r1, #1
 80079a2:	f7ff ff90 	bl	80078c6 <_Balloc>
 80079a6:	6922      	ldr	r2, [r4, #16]
 80079a8:	3202      	adds	r2, #2
 80079aa:	f104 010c 	add.w	r1, r4, #12
 80079ae:	4680      	mov	r8, r0
 80079b0:	0092      	lsls	r2, r2, #2
 80079b2:	300c      	adds	r0, #12
 80079b4:	f7ff ff7c 	bl	80078b0 <memcpy>
 80079b8:	4621      	mov	r1, r4
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7ff ffb7 	bl	800792e <_Bfree>
 80079c0:	4644      	mov	r4, r8
 80079c2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079c6:	3501      	adds	r5, #1
 80079c8:	615f      	str	r7, [r3, #20]
 80079ca:	6125      	str	r5, [r4, #16]
 80079cc:	4620      	mov	r0, r4
 80079ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080079d2 <__s2b>:
 80079d2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079d6:	460c      	mov	r4, r1
 80079d8:	4615      	mov	r5, r2
 80079da:	461f      	mov	r7, r3
 80079dc:	2209      	movs	r2, #9
 80079de:	3308      	adds	r3, #8
 80079e0:	4606      	mov	r6, r0
 80079e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80079e6:	2100      	movs	r1, #0
 80079e8:	2201      	movs	r2, #1
 80079ea:	429a      	cmp	r2, r3
 80079ec:	db20      	blt.n	8007a30 <__s2b+0x5e>
 80079ee:	4630      	mov	r0, r6
 80079f0:	f7ff ff69 	bl	80078c6 <_Balloc>
 80079f4:	9b08      	ldr	r3, [sp, #32]
 80079f6:	6143      	str	r3, [r0, #20]
 80079f8:	2d09      	cmp	r5, #9
 80079fa:	f04f 0301 	mov.w	r3, #1
 80079fe:	6103      	str	r3, [r0, #16]
 8007a00:	dd19      	ble.n	8007a36 <__s2b+0x64>
 8007a02:	f104 0809 	add.w	r8, r4, #9
 8007a06:	46c1      	mov	r9, r8
 8007a08:	442c      	add	r4, r5
 8007a0a:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007a0e:	4601      	mov	r1, r0
 8007a10:	3b30      	subs	r3, #48	; 0x30
 8007a12:	220a      	movs	r2, #10
 8007a14:	4630      	mov	r0, r6
 8007a16:	f7ff ffa1 	bl	800795c <__multadd>
 8007a1a:	45a1      	cmp	r9, r4
 8007a1c:	d1f5      	bne.n	8007a0a <__s2b+0x38>
 8007a1e:	eb08 0405 	add.w	r4, r8, r5
 8007a22:	3c08      	subs	r4, #8
 8007a24:	1b2d      	subs	r5, r5, r4
 8007a26:	1963      	adds	r3, r4, r5
 8007a28:	42bb      	cmp	r3, r7
 8007a2a:	db07      	blt.n	8007a3c <__s2b+0x6a>
 8007a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a30:	0052      	lsls	r2, r2, #1
 8007a32:	3101      	adds	r1, #1
 8007a34:	e7d9      	b.n	80079ea <__s2b+0x18>
 8007a36:	340a      	adds	r4, #10
 8007a38:	2509      	movs	r5, #9
 8007a3a:	e7f3      	b.n	8007a24 <__s2b+0x52>
 8007a3c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a40:	4601      	mov	r1, r0
 8007a42:	3b30      	subs	r3, #48	; 0x30
 8007a44:	220a      	movs	r2, #10
 8007a46:	4630      	mov	r0, r6
 8007a48:	f7ff ff88 	bl	800795c <__multadd>
 8007a4c:	e7eb      	b.n	8007a26 <__s2b+0x54>

08007a4e <__hi0bits>:
 8007a4e:	0c02      	lsrs	r2, r0, #16
 8007a50:	0412      	lsls	r2, r2, #16
 8007a52:	4603      	mov	r3, r0
 8007a54:	b9b2      	cbnz	r2, 8007a84 <__hi0bits+0x36>
 8007a56:	0403      	lsls	r3, r0, #16
 8007a58:	2010      	movs	r0, #16
 8007a5a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007a5e:	bf04      	itt	eq
 8007a60:	021b      	lsleq	r3, r3, #8
 8007a62:	3008      	addeq	r0, #8
 8007a64:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007a68:	bf04      	itt	eq
 8007a6a:	011b      	lsleq	r3, r3, #4
 8007a6c:	3004      	addeq	r0, #4
 8007a6e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007a72:	bf04      	itt	eq
 8007a74:	009b      	lsleq	r3, r3, #2
 8007a76:	3002      	addeq	r0, #2
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	db06      	blt.n	8007a8a <__hi0bits+0x3c>
 8007a7c:	005b      	lsls	r3, r3, #1
 8007a7e:	d503      	bpl.n	8007a88 <__hi0bits+0x3a>
 8007a80:	3001      	adds	r0, #1
 8007a82:	4770      	bx	lr
 8007a84:	2000      	movs	r0, #0
 8007a86:	e7e8      	b.n	8007a5a <__hi0bits+0xc>
 8007a88:	2020      	movs	r0, #32
 8007a8a:	4770      	bx	lr

08007a8c <__lo0bits>:
 8007a8c:	6803      	ldr	r3, [r0, #0]
 8007a8e:	f013 0207 	ands.w	r2, r3, #7
 8007a92:	4601      	mov	r1, r0
 8007a94:	d00b      	beq.n	8007aae <__lo0bits+0x22>
 8007a96:	07da      	lsls	r2, r3, #31
 8007a98:	d423      	bmi.n	8007ae2 <__lo0bits+0x56>
 8007a9a:	0798      	lsls	r0, r3, #30
 8007a9c:	bf49      	itett	mi
 8007a9e:	085b      	lsrmi	r3, r3, #1
 8007aa0:	089b      	lsrpl	r3, r3, #2
 8007aa2:	2001      	movmi	r0, #1
 8007aa4:	600b      	strmi	r3, [r1, #0]
 8007aa6:	bf5c      	itt	pl
 8007aa8:	600b      	strpl	r3, [r1, #0]
 8007aaa:	2002      	movpl	r0, #2
 8007aac:	4770      	bx	lr
 8007aae:	b298      	uxth	r0, r3
 8007ab0:	b9a8      	cbnz	r0, 8007ade <__lo0bits+0x52>
 8007ab2:	0c1b      	lsrs	r3, r3, #16
 8007ab4:	2010      	movs	r0, #16
 8007ab6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007aba:	bf04      	itt	eq
 8007abc:	0a1b      	lsreq	r3, r3, #8
 8007abe:	3008      	addeq	r0, #8
 8007ac0:	071a      	lsls	r2, r3, #28
 8007ac2:	bf04      	itt	eq
 8007ac4:	091b      	lsreq	r3, r3, #4
 8007ac6:	3004      	addeq	r0, #4
 8007ac8:	079a      	lsls	r2, r3, #30
 8007aca:	bf04      	itt	eq
 8007acc:	089b      	lsreq	r3, r3, #2
 8007ace:	3002      	addeq	r0, #2
 8007ad0:	07da      	lsls	r2, r3, #31
 8007ad2:	d402      	bmi.n	8007ada <__lo0bits+0x4e>
 8007ad4:	085b      	lsrs	r3, r3, #1
 8007ad6:	d006      	beq.n	8007ae6 <__lo0bits+0x5a>
 8007ad8:	3001      	adds	r0, #1
 8007ada:	600b      	str	r3, [r1, #0]
 8007adc:	4770      	bx	lr
 8007ade:	4610      	mov	r0, r2
 8007ae0:	e7e9      	b.n	8007ab6 <__lo0bits+0x2a>
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	4770      	bx	lr
 8007ae6:	2020      	movs	r0, #32
 8007ae8:	4770      	bx	lr

08007aea <__i2b>:
 8007aea:	b510      	push	{r4, lr}
 8007aec:	460c      	mov	r4, r1
 8007aee:	2101      	movs	r1, #1
 8007af0:	f7ff fee9 	bl	80078c6 <_Balloc>
 8007af4:	2201      	movs	r2, #1
 8007af6:	6144      	str	r4, [r0, #20]
 8007af8:	6102      	str	r2, [r0, #16]
 8007afa:	bd10      	pop	{r4, pc}

08007afc <__multiply>:
 8007afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b00:	4614      	mov	r4, r2
 8007b02:	690a      	ldr	r2, [r1, #16]
 8007b04:	6923      	ldr	r3, [r4, #16]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	bfb8      	it	lt
 8007b0a:	460b      	movlt	r3, r1
 8007b0c:	4688      	mov	r8, r1
 8007b0e:	bfbc      	itt	lt
 8007b10:	46a0      	movlt	r8, r4
 8007b12:	461c      	movlt	r4, r3
 8007b14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007b18:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007b1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b24:	eb07 0609 	add.w	r6, r7, r9
 8007b28:	42b3      	cmp	r3, r6
 8007b2a:	bfb8      	it	lt
 8007b2c:	3101      	addlt	r1, #1
 8007b2e:	f7ff feca 	bl	80078c6 <_Balloc>
 8007b32:	f100 0514 	add.w	r5, r0, #20
 8007b36:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007b3a:	462b      	mov	r3, r5
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	4573      	cmp	r3, lr
 8007b40:	d316      	bcc.n	8007b70 <__multiply+0x74>
 8007b42:	f104 0214 	add.w	r2, r4, #20
 8007b46:	f108 0114 	add.w	r1, r8, #20
 8007b4a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007b4e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	9b00      	ldr	r3, [sp, #0]
 8007b56:	9201      	str	r2, [sp, #4]
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d80c      	bhi.n	8007b76 <__multiply+0x7a>
 8007b5c:	2e00      	cmp	r6, #0
 8007b5e:	dd03      	ble.n	8007b68 <__multiply+0x6c>
 8007b60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d05d      	beq.n	8007c24 <__multiply+0x128>
 8007b68:	6106      	str	r6, [r0, #16]
 8007b6a:	b003      	add	sp, #12
 8007b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b70:	f843 2b04 	str.w	r2, [r3], #4
 8007b74:	e7e3      	b.n	8007b3e <__multiply+0x42>
 8007b76:	f8b2 b000 	ldrh.w	fp, [r2]
 8007b7a:	f1bb 0f00 	cmp.w	fp, #0
 8007b7e:	d023      	beq.n	8007bc8 <__multiply+0xcc>
 8007b80:	4689      	mov	r9, r1
 8007b82:	46ac      	mov	ip, r5
 8007b84:	f04f 0800 	mov.w	r8, #0
 8007b88:	f859 4b04 	ldr.w	r4, [r9], #4
 8007b8c:	f8dc a000 	ldr.w	sl, [ip]
 8007b90:	b2a3      	uxth	r3, r4
 8007b92:	fa1f fa8a 	uxth.w	sl, sl
 8007b96:	fb0b a303 	mla	r3, fp, r3, sl
 8007b9a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007b9e:	f8dc 4000 	ldr.w	r4, [ip]
 8007ba2:	4443      	add	r3, r8
 8007ba4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007ba8:	fb0b 840a 	mla	r4, fp, sl, r8
 8007bac:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007bb0:	46e2      	mov	sl, ip
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007bb8:	454f      	cmp	r7, r9
 8007bba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007bbe:	f84a 3b04 	str.w	r3, [sl], #4
 8007bc2:	d82b      	bhi.n	8007c1c <__multiply+0x120>
 8007bc4:	f8cc 8004 	str.w	r8, [ip, #4]
 8007bc8:	9b01      	ldr	r3, [sp, #4]
 8007bca:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007bce:	3204      	adds	r2, #4
 8007bd0:	f1ba 0f00 	cmp.w	sl, #0
 8007bd4:	d020      	beq.n	8007c18 <__multiply+0x11c>
 8007bd6:	682b      	ldr	r3, [r5, #0]
 8007bd8:	4689      	mov	r9, r1
 8007bda:	46a8      	mov	r8, r5
 8007bdc:	f04f 0b00 	mov.w	fp, #0
 8007be0:	f8b9 c000 	ldrh.w	ip, [r9]
 8007be4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007be8:	fb0a 440c 	mla	r4, sl, ip, r4
 8007bec:	445c      	add	r4, fp
 8007bee:	46c4      	mov	ip, r8
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007bf6:	f84c 3b04 	str.w	r3, [ip], #4
 8007bfa:	f859 3b04 	ldr.w	r3, [r9], #4
 8007bfe:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007c02:	0c1b      	lsrs	r3, r3, #16
 8007c04:	fb0a b303 	mla	r3, sl, r3, fp
 8007c08:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007c0c:	454f      	cmp	r7, r9
 8007c0e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007c12:	d805      	bhi.n	8007c20 <__multiply+0x124>
 8007c14:	f8c8 3004 	str.w	r3, [r8, #4]
 8007c18:	3504      	adds	r5, #4
 8007c1a:	e79b      	b.n	8007b54 <__multiply+0x58>
 8007c1c:	46d4      	mov	ip, sl
 8007c1e:	e7b3      	b.n	8007b88 <__multiply+0x8c>
 8007c20:	46e0      	mov	r8, ip
 8007c22:	e7dd      	b.n	8007be0 <__multiply+0xe4>
 8007c24:	3e01      	subs	r6, #1
 8007c26:	e799      	b.n	8007b5c <__multiply+0x60>

08007c28 <__pow5mult>:
 8007c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c2c:	4615      	mov	r5, r2
 8007c2e:	f012 0203 	ands.w	r2, r2, #3
 8007c32:	4606      	mov	r6, r0
 8007c34:	460f      	mov	r7, r1
 8007c36:	d007      	beq.n	8007c48 <__pow5mult+0x20>
 8007c38:	3a01      	subs	r2, #1
 8007c3a:	4c21      	ldr	r4, [pc, #132]	; (8007cc0 <__pow5mult+0x98>)
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c42:	f7ff fe8b 	bl	800795c <__multadd>
 8007c46:	4607      	mov	r7, r0
 8007c48:	10ad      	asrs	r5, r5, #2
 8007c4a:	d035      	beq.n	8007cb8 <__pow5mult+0x90>
 8007c4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c4e:	b93c      	cbnz	r4, 8007c60 <__pow5mult+0x38>
 8007c50:	2010      	movs	r0, #16
 8007c52:	f7ff fe13 	bl	800787c <malloc>
 8007c56:	6270      	str	r0, [r6, #36]	; 0x24
 8007c58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c5c:	6004      	str	r4, [r0, #0]
 8007c5e:	60c4      	str	r4, [r0, #12]
 8007c60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c68:	b94c      	cbnz	r4, 8007c7e <__pow5mult+0x56>
 8007c6a:	f240 2171 	movw	r1, #625	; 0x271
 8007c6e:	4630      	mov	r0, r6
 8007c70:	f7ff ff3b 	bl	8007aea <__i2b>
 8007c74:	2300      	movs	r3, #0
 8007c76:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	6003      	str	r3, [r0, #0]
 8007c7e:	f04f 0800 	mov.w	r8, #0
 8007c82:	07eb      	lsls	r3, r5, #31
 8007c84:	d50a      	bpl.n	8007c9c <__pow5mult+0x74>
 8007c86:	4639      	mov	r1, r7
 8007c88:	4622      	mov	r2, r4
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	f7ff ff36 	bl	8007afc <__multiply>
 8007c90:	4639      	mov	r1, r7
 8007c92:	4681      	mov	r9, r0
 8007c94:	4630      	mov	r0, r6
 8007c96:	f7ff fe4a 	bl	800792e <_Bfree>
 8007c9a:	464f      	mov	r7, r9
 8007c9c:	106d      	asrs	r5, r5, #1
 8007c9e:	d00b      	beq.n	8007cb8 <__pow5mult+0x90>
 8007ca0:	6820      	ldr	r0, [r4, #0]
 8007ca2:	b938      	cbnz	r0, 8007cb4 <__pow5mult+0x8c>
 8007ca4:	4622      	mov	r2, r4
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	4630      	mov	r0, r6
 8007caa:	f7ff ff27 	bl	8007afc <__multiply>
 8007cae:	6020      	str	r0, [r4, #0]
 8007cb0:	f8c0 8000 	str.w	r8, [r0]
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	e7e4      	b.n	8007c82 <__pow5mult+0x5a>
 8007cb8:	4638      	mov	r0, r7
 8007cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cbe:	bf00      	nop
 8007cc0:	08008790 	.word	0x08008790

08007cc4 <__lshift>:
 8007cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cc8:	460c      	mov	r4, r1
 8007cca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cce:	6923      	ldr	r3, [r4, #16]
 8007cd0:	6849      	ldr	r1, [r1, #4]
 8007cd2:	eb0a 0903 	add.w	r9, sl, r3
 8007cd6:	68a3      	ldr	r3, [r4, #8]
 8007cd8:	4607      	mov	r7, r0
 8007cda:	4616      	mov	r6, r2
 8007cdc:	f109 0501 	add.w	r5, r9, #1
 8007ce0:	42ab      	cmp	r3, r5
 8007ce2:	db32      	blt.n	8007d4a <__lshift+0x86>
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	f7ff fdee 	bl	80078c6 <_Balloc>
 8007cea:	2300      	movs	r3, #0
 8007cec:	4680      	mov	r8, r0
 8007cee:	f100 0114 	add.w	r1, r0, #20
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	4553      	cmp	r3, sl
 8007cf6:	db2b      	blt.n	8007d50 <__lshift+0x8c>
 8007cf8:	6920      	ldr	r0, [r4, #16]
 8007cfa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cfe:	f104 0314 	add.w	r3, r4, #20
 8007d02:	f016 021f 	ands.w	r2, r6, #31
 8007d06:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d0a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d0e:	d025      	beq.n	8007d5c <__lshift+0x98>
 8007d10:	f1c2 0e20 	rsb	lr, r2, #32
 8007d14:	2000      	movs	r0, #0
 8007d16:	681e      	ldr	r6, [r3, #0]
 8007d18:	468a      	mov	sl, r1
 8007d1a:	4096      	lsls	r6, r2
 8007d1c:	4330      	orrs	r0, r6
 8007d1e:	f84a 0b04 	str.w	r0, [sl], #4
 8007d22:	f853 0b04 	ldr.w	r0, [r3], #4
 8007d26:	459c      	cmp	ip, r3
 8007d28:	fa20 f00e 	lsr.w	r0, r0, lr
 8007d2c:	d814      	bhi.n	8007d58 <__lshift+0x94>
 8007d2e:	6048      	str	r0, [r1, #4]
 8007d30:	b108      	cbz	r0, 8007d36 <__lshift+0x72>
 8007d32:	f109 0502 	add.w	r5, r9, #2
 8007d36:	3d01      	subs	r5, #1
 8007d38:	4638      	mov	r0, r7
 8007d3a:	f8c8 5010 	str.w	r5, [r8, #16]
 8007d3e:	4621      	mov	r1, r4
 8007d40:	f7ff fdf5 	bl	800792e <_Bfree>
 8007d44:	4640      	mov	r0, r8
 8007d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d4a:	3101      	adds	r1, #1
 8007d4c:	005b      	lsls	r3, r3, #1
 8007d4e:	e7c7      	b.n	8007ce0 <__lshift+0x1c>
 8007d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007d54:	3301      	adds	r3, #1
 8007d56:	e7cd      	b.n	8007cf4 <__lshift+0x30>
 8007d58:	4651      	mov	r1, sl
 8007d5a:	e7dc      	b.n	8007d16 <__lshift+0x52>
 8007d5c:	3904      	subs	r1, #4
 8007d5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d62:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d66:	459c      	cmp	ip, r3
 8007d68:	d8f9      	bhi.n	8007d5e <__lshift+0x9a>
 8007d6a:	e7e4      	b.n	8007d36 <__lshift+0x72>

08007d6c <__mcmp>:
 8007d6c:	6903      	ldr	r3, [r0, #16]
 8007d6e:	690a      	ldr	r2, [r1, #16]
 8007d70:	1a9b      	subs	r3, r3, r2
 8007d72:	b530      	push	{r4, r5, lr}
 8007d74:	d10c      	bne.n	8007d90 <__mcmp+0x24>
 8007d76:	0092      	lsls	r2, r2, #2
 8007d78:	3014      	adds	r0, #20
 8007d7a:	3114      	adds	r1, #20
 8007d7c:	1884      	adds	r4, r0, r2
 8007d7e:	4411      	add	r1, r2
 8007d80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007d88:	4295      	cmp	r5, r2
 8007d8a:	d003      	beq.n	8007d94 <__mcmp+0x28>
 8007d8c:	d305      	bcc.n	8007d9a <__mcmp+0x2e>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	4618      	mov	r0, r3
 8007d92:	bd30      	pop	{r4, r5, pc}
 8007d94:	42a0      	cmp	r0, r4
 8007d96:	d3f3      	bcc.n	8007d80 <__mcmp+0x14>
 8007d98:	e7fa      	b.n	8007d90 <__mcmp+0x24>
 8007d9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d9e:	e7f7      	b.n	8007d90 <__mcmp+0x24>

08007da0 <__mdiff>:
 8007da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007da4:	460d      	mov	r5, r1
 8007da6:	4607      	mov	r7, r0
 8007da8:	4611      	mov	r1, r2
 8007daa:	4628      	mov	r0, r5
 8007dac:	4614      	mov	r4, r2
 8007dae:	f7ff ffdd 	bl	8007d6c <__mcmp>
 8007db2:	1e06      	subs	r6, r0, #0
 8007db4:	d108      	bne.n	8007dc8 <__mdiff+0x28>
 8007db6:	4631      	mov	r1, r6
 8007db8:	4638      	mov	r0, r7
 8007dba:	f7ff fd84 	bl	80078c6 <_Balloc>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc8:	bfa4      	itt	ge
 8007dca:	4623      	movge	r3, r4
 8007dcc:	462c      	movge	r4, r5
 8007dce:	4638      	mov	r0, r7
 8007dd0:	6861      	ldr	r1, [r4, #4]
 8007dd2:	bfa6      	itte	ge
 8007dd4:	461d      	movge	r5, r3
 8007dd6:	2600      	movge	r6, #0
 8007dd8:	2601      	movlt	r6, #1
 8007dda:	f7ff fd74 	bl	80078c6 <_Balloc>
 8007dde:	692b      	ldr	r3, [r5, #16]
 8007de0:	60c6      	str	r6, [r0, #12]
 8007de2:	6926      	ldr	r6, [r4, #16]
 8007de4:	f105 0914 	add.w	r9, r5, #20
 8007de8:	f104 0214 	add.w	r2, r4, #20
 8007dec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007df0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007df4:	f100 0514 	add.w	r5, r0, #20
 8007df8:	f04f 0e00 	mov.w	lr, #0
 8007dfc:	f852 ab04 	ldr.w	sl, [r2], #4
 8007e00:	f859 4b04 	ldr.w	r4, [r9], #4
 8007e04:	fa1e f18a 	uxtah	r1, lr, sl
 8007e08:	b2a3      	uxth	r3, r4
 8007e0a:	1ac9      	subs	r1, r1, r3
 8007e0c:	0c23      	lsrs	r3, r4, #16
 8007e0e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007e12:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007e16:	b289      	uxth	r1, r1
 8007e18:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007e1c:	45c8      	cmp	r8, r9
 8007e1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007e22:	4694      	mov	ip, r2
 8007e24:	f845 3b04 	str.w	r3, [r5], #4
 8007e28:	d8e8      	bhi.n	8007dfc <__mdiff+0x5c>
 8007e2a:	45bc      	cmp	ip, r7
 8007e2c:	d304      	bcc.n	8007e38 <__mdiff+0x98>
 8007e2e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007e32:	b183      	cbz	r3, 8007e56 <__mdiff+0xb6>
 8007e34:	6106      	str	r6, [r0, #16]
 8007e36:	e7c5      	b.n	8007dc4 <__mdiff+0x24>
 8007e38:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007e3c:	fa1e f381 	uxtah	r3, lr, r1
 8007e40:	141a      	asrs	r2, r3, #16
 8007e42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e4c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007e50:	f845 3b04 	str.w	r3, [r5], #4
 8007e54:	e7e9      	b.n	8007e2a <__mdiff+0x8a>
 8007e56:	3e01      	subs	r6, #1
 8007e58:	e7e9      	b.n	8007e2e <__mdiff+0x8e>
	...

08007e5c <__ulp>:
 8007e5c:	4b12      	ldr	r3, [pc, #72]	; (8007ea8 <__ulp+0x4c>)
 8007e5e:	ee10 2a90 	vmov	r2, s1
 8007e62:	401a      	ands	r2, r3
 8007e64:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	dd04      	ble.n	8007e76 <__ulp+0x1a>
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	4619      	mov	r1, r3
 8007e70:	ec41 0b10 	vmov	d0, r0, r1
 8007e74:	4770      	bx	lr
 8007e76:	425b      	negs	r3, r3
 8007e78:	151b      	asrs	r3, r3, #20
 8007e7a:	2b13      	cmp	r3, #19
 8007e7c:	f04f 0000 	mov.w	r0, #0
 8007e80:	f04f 0100 	mov.w	r1, #0
 8007e84:	dc04      	bgt.n	8007e90 <__ulp+0x34>
 8007e86:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007e8a:	fa42 f103 	asr.w	r1, r2, r3
 8007e8e:	e7ef      	b.n	8007e70 <__ulp+0x14>
 8007e90:	3b14      	subs	r3, #20
 8007e92:	2b1e      	cmp	r3, #30
 8007e94:	f04f 0201 	mov.w	r2, #1
 8007e98:	bfda      	itte	le
 8007e9a:	f1c3 031f 	rsble	r3, r3, #31
 8007e9e:	fa02 f303 	lslle.w	r3, r2, r3
 8007ea2:	4613      	movgt	r3, r2
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	e7e3      	b.n	8007e70 <__ulp+0x14>
 8007ea8:	7ff00000 	.word	0x7ff00000

08007eac <__b2d>:
 8007eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eae:	6905      	ldr	r5, [r0, #16]
 8007eb0:	f100 0714 	add.w	r7, r0, #20
 8007eb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007eb8:	1f2e      	subs	r6, r5, #4
 8007eba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	f7ff fdc5 	bl	8007a4e <__hi0bits>
 8007ec4:	f1c0 0320 	rsb	r3, r0, #32
 8007ec8:	280a      	cmp	r0, #10
 8007eca:	600b      	str	r3, [r1, #0]
 8007ecc:	f8df c074 	ldr.w	ip, [pc, #116]	; 8007f44 <__b2d+0x98>
 8007ed0:	dc14      	bgt.n	8007efc <__b2d+0x50>
 8007ed2:	f1c0 0e0b 	rsb	lr, r0, #11
 8007ed6:	fa24 f10e 	lsr.w	r1, r4, lr
 8007eda:	42b7      	cmp	r7, r6
 8007edc:	ea41 030c 	orr.w	r3, r1, ip
 8007ee0:	bf34      	ite	cc
 8007ee2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007ee6:	2100      	movcs	r1, #0
 8007ee8:	3015      	adds	r0, #21
 8007eea:	fa04 f000 	lsl.w	r0, r4, r0
 8007eee:	fa21 f10e 	lsr.w	r1, r1, lr
 8007ef2:	ea40 0201 	orr.w	r2, r0, r1
 8007ef6:	ec43 2b10 	vmov	d0, r2, r3
 8007efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007efc:	42b7      	cmp	r7, r6
 8007efe:	bf3a      	itte	cc
 8007f00:	f1a5 0608 	subcc.w	r6, r5, #8
 8007f04:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007f08:	2100      	movcs	r1, #0
 8007f0a:	380b      	subs	r0, #11
 8007f0c:	d015      	beq.n	8007f3a <__b2d+0x8e>
 8007f0e:	4084      	lsls	r4, r0
 8007f10:	f1c0 0520 	rsb	r5, r0, #32
 8007f14:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007f18:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007f1c:	42be      	cmp	r6, r7
 8007f1e:	fa21 fc05 	lsr.w	ip, r1, r5
 8007f22:	ea44 030c 	orr.w	r3, r4, ip
 8007f26:	bf8c      	ite	hi
 8007f28:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007f2c:	2400      	movls	r4, #0
 8007f2e:	fa01 f000 	lsl.w	r0, r1, r0
 8007f32:	40ec      	lsrs	r4, r5
 8007f34:	ea40 0204 	orr.w	r2, r0, r4
 8007f38:	e7dd      	b.n	8007ef6 <__b2d+0x4a>
 8007f3a:	ea44 030c 	orr.w	r3, r4, ip
 8007f3e:	460a      	mov	r2, r1
 8007f40:	e7d9      	b.n	8007ef6 <__b2d+0x4a>
 8007f42:	bf00      	nop
 8007f44:	3ff00000 	.word	0x3ff00000

08007f48 <__d2b>:
 8007f48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f4c:	460e      	mov	r6, r1
 8007f4e:	2101      	movs	r1, #1
 8007f50:	ec59 8b10 	vmov	r8, r9, d0
 8007f54:	4615      	mov	r5, r2
 8007f56:	f7ff fcb6 	bl	80078c6 <_Balloc>
 8007f5a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007f5e:	4607      	mov	r7, r0
 8007f60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f64:	bb34      	cbnz	r4, 8007fb4 <__d2b+0x6c>
 8007f66:	9301      	str	r3, [sp, #4]
 8007f68:	f1b8 0300 	subs.w	r3, r8, #0
 8007f6c:	d027      	beq.n	8007fbe <__d2b+0x76>
 8007f6e:	a802      	add	r0, sp, #8
 8007f70:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007f74:	f7ff fd8a 	bl	8007a8c <__lo0bits>
 8007f78:	9900      	ldr	r1, [sp, #0]
 8007f7a:	b1f0      	cbz	r0, 8007fba <__d2b+0x72>
 8007f7c:	9a01      	ldr	r2, [sp, #4]
 8007f7e:	f1c0 0320 	rsb	r3, r0, #32
 8007f82:	fa02 f303 	lsl.w	r3, r2, r3
 8007f86:	430b      	orrs	r3, r1
 8007f88:	40c2      	lsrs	r2, r0
 8007f8a:	617b      	str	r3, [r7, #20]
 8007f8c:	9201      	str	r2, [sp, #4]
 8007f8e:	9b01      	ldr	r3, [sp, #4]
 8007f90:	61bb      	str	r3, [r7, #24]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	bf14      	ite	ne
 8007f96:	2102      	movne	r1, #2
 8007f98:	2101      	moveq	r1, #1
 8007f9a:	6139      	str	r1, [r7, #16]
 8007f9c:	b1c4      	cbz	r4, 8007fd0 <__d2b+0x88>
 8007f9e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007fa2:	4404      	add	r4, r0
 8007fa4:	6034      	str	r4, [r6, #0]
 8007fa6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007faa:	6028      	str	r0, [r5, #0]
 8007fac:	4638      	mov	r0, r7
 8007fae:	b003      	add	sp, #12
 8007fb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fb8:	e7d5      	b.n	8007f66 <__d2b+0x1e>
 8007fba:	6179      	str	r1, [r7, #20]
 8007fbc:	e7e7      	b.n	8007f8e <__d2b+0x46>
 8007fbe:	a801      	add	r0, sp, #4
 8007fc0:	f7ff fd64 	bl	8007a8c <__lo0bits>
 8007fc4:	9b01      	ldr	r3, [sp, #4]
 8007fc6:	617b      	str	r3, [r7, #20]
 8007fc8:	2101      	movs	r1, #1
 8007fca:	6139      	str	r1, [r7, #16]
 8007fcc:	3020      	adds	r0, #32
 8007fce:	e7e5      	b.n	8007f9c <__d2b+0x54>
 8007fd0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007fd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007fd8:	6030      	str	r0, [r6, #0]
 8007fda:	6918      	ldr	r0, [r3, #16]
 8007fdc:	f7ff fd37 	bl	8007a4e <__hi0bits>
 8007fe0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007fe4:	e7e1      	b.n	8007faa <__d2b+0x62>

08007fe6 <__ratio>:
 8007fe6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fea:	4688      	mov	r8, r1
 8007fec:	4669      	mov	r1, sp
 8007fee:	4681      	mov	r9, r0
 8007ff0:	f7ff ff5c 	bl	8007eac <__b2d>
 8007ff4:	a901      	add	r1, sp, #4
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	ec57 6b10 	vmov	r6, r7, d0
 8007ffc:	f7ff ff56 	bl	8007eac <__b2d>
 8008000:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008004:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008008:	eba3 0c02 	sub.w	ip, r3, r2
 800800c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008010:	1a9b      	subs	r3, r3, r2
 8008012:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008016:	ec5b ab10 	vmov	sl, fp, d0
 800801a:	2b00      	cmp	r3, #0
 800801c:	bfce      	itee	gt
 800801e:	463a      	movgt	r2, r7
 8008020:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008024:	465a      	movle	r2, fp
 8008026:	4659      	mov	r1, fp
 8008028:	463d      	mov	r5, r7
 800802a:	bfd4      	ite	le
 800802c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8008030:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8008034:	4630      	mov	r0, r6
 8008036:	ee10 2a10 	vmov	r2, s0
 800803a:	460b      	mov	r3, r1
 800803c:	4629      	mov	r1, r5
 800803e:	f7f8 fc05 	bl	800084c <__aeabi_ddiv>
 8008042:	ec41 0b10 	vmov	d0, r0, r1
 8008046:	b003      	add	sp, #12
 8008048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800804c <__copybits>:
 800804c:	3901      	subs	r1, #1
 800804e:	b510      	push	{r4, lr}
 8008050:	1149      	asrs	r1, r1, #5
 8008052:	6914      	ldr	r4, [r2, #16]
 8008054:	3101      	adds	r1, #1
 8008056:	f102 0314 	add.w	r3, r2, #20
 800805a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800805e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008062:	42a3      	cmp	r3, r4
 8008064:	4602      	mov	r2, r0
 8008066:	d303      	bcc.n	8008070 <__copybits+0x24>
 8008068:	2300      	movs	r3, #0
 800806a:	428a      	cmp	r2, r1
 800806c:	d305      	bcc.n	800807a <__copybits+0x2e>
 800806e:	bd10      	pop	{r4, pc}
 8008070:	f853 2b04 	ldr.w	r2, [r3], #4
 8008074:	f840 2b04 	str.w	r2, [r0], #4
 8008078:	e7f3      	b.n	8008062 <__copybits+0x16>
 800807a:	f842 3b04 	str.w	r3, [r2], #4
 800807e:	e7f4      	b.n	800806a <__copybits+0x1e>

08008080 <__any_on>:
 8008080:	f100 0214 	add.w	r2, r0, #20
 8008084:	6900      	ldr	r0, [r0, #16]
 8008086:	114b      	asrs	r3, r1, #5
 8008088:	4298      	cmp	r0, r3
 800808a:	b510      	push	{r4, lr}
 800808c:	db11      	blt.n	80080b2 <__any_on+0x32>
 800808e:	dd0a      	ble.n	80080a6 <__any_on+0x26>
 8008090:	f011 011f 	ands.w	r1, r1, #31
 8008094:	d007      	beq.n	80080a6 <__any_on+0x26>
 8008096:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800809a:	fa24 f001 	lsr.w	r0, r4, r1
 800809e:	fa00 f101 	lsl.w	r1, r0, r1
 80080a2:	428c      	cmp	r4, r1
 80080a4:	d10b      	bne.n	80080be <__any_on+0x3e>
 80080a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d803      	bhi.n	80080b6 <__any_on+0x36>
 80080ae:	2000      	movs	r0, #0
 80080b0:	bd10      	pop	{r4, pc}
 80080b2:	4603      	mov	r3, r0
 80080b4:	e7f7      	b.n	80080a6 <__any_on+0x26>
 80080b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80080ba:	2900      	cmp	r1, #0
 80080bc:	d0f5      	beq.n	80080aa <__any_on+0x2a>
 80080be:	2001      	movs	r0, #1
 80080c0:	e7f6      	b.n	80080b0 <__any_on+0x30>

080080c2 <_calloc_r>:
 80080c2:	b538      	push	{r3, r4, r5, lr}
 80080c4:	fb02 f401 	mul.w	r4, r2, r1
 80080c8:	4621      	mov	r1, r4
 80080ca:	f000 f857 	bl	800817c <_malloc_r>
 80080ce:	4605      	mov	r5, r0
 80080d0:	b118      	cbz	r0, 80080da <_calloc_r+0x18>
 80080d2:	4622      	mov	r2, r4
 80080d4:	2100      	movs	r1, #0
 80080d6:	f7fc fd35 	bl	8004b44 <memset>
 80080da:	4628      	mov	r0, r5
 80080dc:	bd38      	pop	{r3, r4, r5, pc}
	...

080080e0 <_free_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	4605      	mov	r5, r0
 80080e4:	2900      	cmp	r1, #0
 80080e6:	d045      	beq.n	8008174 <_free_r+0x94>
 80080e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ec:	1f0c      	subs	r4, r1, #4
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	bfb8      	it	lt
 80080f2:	18e4      	addlt	r4, r4, r3
 80080f4:	f000 fa36 	bl	8008564 <__malloc_lock>
 80080f8:	4a1f      	ldr	r2, [pc, #124]	; (8008178 <_free_r+0x98>)
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	4610      	mov	r0, r2
 80080fe:	b933      	cbnz	r3, 800810e <_free_r+0x2e>
 8008100:	6063      	str	r3, [r4, #4]
 8008102:	6014      	str	r4, [r2, #0]
 8008104:	4628      	mov	r0, r5
 8008106:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800810a:	f000 ba2c 	b.w	8008566 <__malloc_unlock>
 800810e:	42a3      	cmp	r3, r4
 8008110:	d90c      	bls.n	800812c <_free_r+0x4c>
 8008112:	6821      	ldr	r1, [r4, #0]
 8008114:	1862      	adds	r2, r4, r1
 8008116:	4293      	cmp	r3, r2
 8008118:	bf04      	itt	eq
 800811a:	681a      	ldreq	r2, [r3, #0]
 800811c:	685b      	ldreq	r3, [r3, #4]
 800811e:	6063      	str	r3, [r4, #4]
 8008120:	bf04      	itt	eq
 8008122:	1852      	addeq	r2, r2, r1
 8008124:	6022      	streq	r2, [r4, #0]
 8008126:	6004      	str	r4, [r0, #0]
 8008128:	e7ec      	b.n	8008104 <_free_r+0x24>
 800812a:	4613      	mov	r3, r2
 800812c:	685a      	ldr	r2, [r3, #4]
 800812e:	b10a      	cbz	r2, 8008134 <_free_r+0x54>
 8008130:	42a2      	cmp	r2, r4
 8008132:	d9fa      	bls.n	800812a <_free_r+0x4a>
 8008134:	6819      	ldr	r1, [r3, #0]
 8008136:	1858      	adds	r0, r3, r1
 8008138:	42a0      	cmp	r0, r4
 800813a:	d10b      	bne.n	8008154 <_free_r+0x74>
 800813c:	6820      	ldr	r0, [r4, #0]
 800813e:	4401      	add	r1, r0
 8008140:	1858      	adds	r0, r3, r1
 8008142:	4282      	cmp	r2, r0
 8008144:	6019      	str	r1, [r3, #0]
 8008146:	d1dd      	bne.n	8008104 <_free_r+0x24>
 8008148:	6810      	ldr	r0, [r2, #0]
 800814a:	6852      	ldr	r2, [r2, #4]
 800814c:	605a      	str	r2, [r3, #4]
 800814e:	4401      	add	r1, r0
 8008150:	6019      	str	r1, [r3, #0]
 8008152:	e7d7      	b.n	8008104 <_free_r+0x24>
 8008154:	d902      	bls.n	800815c <_free_r+0x7c>
 8008156:	230c      	movs	r3, #12
 8008158:	602b      	str	r3, [r5, #0]
 800815a:	e7d3      	b.n	8008104 <_free_r+0x24>
 800815c:	6820      	ldr	r0, [r4, #0]
 800815e:	1821      	adds	r1, r4, r0
 8008160:	428a      	cmp	r2, r1
 8008162:	bf04      	itt	eq
 8008164:	6811      	ldreq	r1, [r2, #0]
 8008166:	6852      	ldreq	r2, [r2, #4]
 8008168:	6062      	str	r2, [r4, #4]
 800816a:	bf04      	itt	eq
 800816c:	1809      	addeq	r1, r1, r0
 800816e:	6021      	streq	r1, [r4, #0]
 8008170:	605c      	str	r4, [r3, #4]
 8008172:	e7c7      	b.n	8008104 <_free_r+0x24>
 8008174:	bd38      	pop	{r3, r4, r5, pc}
 8008176:	bf00      	nop
 8008178:	20000224 	.word	0x20000224

0800817c <_malloc_r>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	1ccd      	adds	r5, r1, #3
 8008180:	f025 0503 	bic.w	r5, r5, #3
 8008184:	3508      	adds	r5, #8
 8008186:	2d0c      	cmp	r5, #12
 8008188:	bf38      	it	cc
 800818a:	250c      	movcc	r5, #12
 800818c:	2d00      	cmp	r5, #0
 800818e:	4606      	mov	r6, r0
 8008190:	db01      	blt.n	8008196 <_malloc_r+0x1a>
 8008192:	42a9      	cmp	r1, r5
 8008194:	d903      	bls.n	800819e <_malloc_r+0x22>
 8008196:	230c      	movs	r3, #12
 8008198:	6033      	str	r3, [r6, #0]
 800819a:	2000      	movs	r0, #0
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	f000 f9e1 	bl	8008564 <__malloc_lock>
 80081a2:	4a21      	ldr	r2, [pc, #132]	; (8008228 <_malloc_r+0xac>)
 80081a4:	6814      	ldr	r4, [r2, #0]
 80081a6:	4621      	mov	r1, r4
 80081a8:	b991      	cbnz	r1, 80081d0 <_malloc_r+0x54>
 80081aa:	4c20      	ldr	r4, [pc, #128]	; (800822c <_malloc_r+0xb0>)
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	b91b      	cbnz	r3, 80081b8 <_malloc_r+0x3c>
 80081b0:	4630      	mov	r0, r6
 80081b2:	f000 f98f 	bl	80084d4 <_sbrk_r>
 80081b6:	6020      	str	r0, [r4, #0]
 80081b8:	4629      	mov	r1, r5
 80081ba:	4630      	mov	r0, r6
 80081bc:	f000 f98a 	bl	80084d4 <_sbrk_r>
 80081c0:	1c43      	adds	r3, r0, #1
 80081c2:	d124      	bne.n	800820e <_malloc_r+0x92>
 80081c4:	230c      	movs	r3, #12
 80081c6:	6033      	str	r3, [r6, #0]
 80081c8:	4630      	mov	r0, r6
 80081ca:	f000 f9cc 	bl	8008566 <__malloc_unlock>
 80081ce:	e7e4      	b.n	800819a <_malloc_r+0x1e>
 80081d0:	680b      	ldr	r3, [r1, #0]
 80081d2:	1b5b      	subs	r3, r3, r5
 80081d4:	d418      	bmi.n	8008208 <_malloc_r+0x8c>
 80081d6:	2b0b      	cmp	r3, #11
 80081d8:	d90f      	bls.n	80081fa <_malloc_r+0x7e>
 80081da:	600b      	str	r3, [r1, #0]
 80081dc:	50cd      	str	r5, [r1, r3]
 80081de:	18cc      	adds	r4, r1, r3
 80081e0:	4630      	mov	r0, r6
 80081e2:	f000 f9c0 	bl	8008566 <__malloc_unlock>
 80081e6:	f104 000b 	add.w	r0, r4, #11
 80081ea:	1d23      	adds	r3, r4, #4
 80081ec:	f020 0007 	bic.w	r0, r0, #7
 80081f0:	1ac3      	subs	r3, r0, r3
 80081f2:	d0d3      	beq.n	800819c <_malloc_r+0x20>
 80081f4:	425a      	negs	r2, r3
 80081f6:	50e2      	str	r2, [r4, r3]
 80081f8:	e7d0      	b.n	800819c <_malloc_r+0x20>
 80081fa:	428c      	cmp	r4, r1
 80081fc:	684b      	ldr	r3, [r1, #4]
 80081fe:	bf16      	itet	ne
 8008200:	6063      	strne	r3, [r4, #4]
 8008202:	6013      	streq	r3, [r2, #0]
 8008204:	460c      	movne	r4, r1
 8008206:	e7eb      	b.n	80081e0 <_malloc_r+0x64>
 8008208:	460c      	mov	r4, r1
 800820a:	6849      	ldr	r1, [r1, #4]
 800820c:	e7cc      	b.n	80081a8 <_malloc_r+0x2c>
 800820e:	1cc4      	adds	r4, r0, #3
 8008210:	f024 0403 	bic.w	r4, r4, #3
 8008214:	42a0      	cmp	r0, r4
 8008216:	d005      	beq.n	8008224 <_malloc_r+0xa8>
 8008218:	1a21      	subs	r1, r4, r0
 800821a:	4630      	mov	r0, r6
 800821c:	f000 f95a 	bl	80084d4 <_sbrk_r>
 8008220:	3001      	adds	r0, #1
 8008222:	d0cf      	beq.n	80081c4 <_malloc_r+0x48>
 8008224:	6025      	str	r5, [r4, #0]
 8008226:	e7db      	b.n	80081e0 <_malloc_r+0x64>
 8008228:	20000224 	.word	0x20000224
 800822c:	20000228 	.word	0x20000228

08008230 <__ssputs_r>:
 8008230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	688e      	ldr	r6, [r1, #8]
 8008236:	429e      	cmp	r6, r3
 8008238:	4682      	mov	sl, r0
 800823a:	460c      	mov	r4, r1
 800823c:	4690      	mov	r8, r2
 800823e:	4699      	mov	r9, r3
 8008240:	d837      	bhi.n	80082b2 <__ssputs_r+0x82>
 8008242:	898a      	ldrh	r2, [r1, #12]
 8008244:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008248:	d031      	beq.n	80082ae <__ssputs_r+0x7e>
 800824a:	6825      	ldr	r5, [r4, #0]
 800824c:	6909      	ldr	r1, [r1, #16]
 800824e:	1a6f      	subs	r7, r5, r1
 8008250:	6965      	ldr	r5, [r4, #20]
 8008252:	2302      	movs	r3, #2
 8008254:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008258:	fb95 f5f3 	sdiv	r5, r5, r3
 800825c:	f109 0301 	add.w	r3, r9, #1
 8008260:	443b      	add	r3, r7
 8008262:	429d      	cmp	r5, r3
 8008264:	bf38      	it	cc
 8008266:	461d      	movcc	r5, r3
 8008268:	0553      	lsls	r3, r2, #21
 800826a:	d530      	bpl.n	80082ce <__ssputs_r+0x9e>
 800826c:	4629      	mov	r1, r5
 800826e:	f7ff ff85 	bl	800817c <_malloc_r>
 8008272:	4606      	mov	r6, r0
 8008274:	b950      	cbnz	r0, 800828c <__ssputs_r+0x5c>
 8008276:	230c      	movs	r3, #12
 8008278:	f8ca 3000 	str.w	r3, [sl]
 800827c:	89a3      	ldrh	r3, [r4, #12]
 800827e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008282:	81a3      	strh	r3, [r4, #12]
 8008284:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800828c:	463a      	mov	r2, r7
 800828e:	6921      	ldr	r1, [r4, #16]
 8008290:	f7ff fb0e 	bl	80078b0 <memcpy>
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800829a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800829e:	81a3      	strh	r3, [r4, #12]
 80082a0:	6126      	str	r6, [r4, #16]
 80082a2:	6165      	str	r5, [r4, #20]
 80082a4:	443e      	add	r6, r7
 80082a6:	1bed      	subs	r5, r5, r7
 80082a8:	6026      	str	r6, [r4, #0]
 80082aa:	60a5      	str	r5, [r4, #8]
 80082ac:	464e      	mov	r6, r9
 80082ae:	454e      	cmp	r6, r9
 80082b0:	d900      	bls.n	80082b4 <__ssputs_r+0x84>
 80082b2:	464e      	mov	r6, r9
 80082b4:	4632      	mov	r2, r6
 80082b6:	4641      	mov	r1, r8
 80082b8:	6820      	ldr	r0, [r4, #0]
 80082ba:	f000 f93a 	bl	8008532 <memmove>
 80082be:	68a3      	ldr	r3, [r4, #8]
 80082c0:	1b9b      	subs	r3, r3, r6
 80082c2:	60a3      	str	r3, [r4, #8]
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	441e      	add	r6, r3
 80082c8:	6026      	str	r6, [r4, #0]
 80082ca:	2000      	movs	r0, #0
 80082cc:	e7dc      	b.n	8008288 <__ssputs_r+0x58>
 80082ce:	462a      	mov	r2, r5
 80082d0:	f000 f94a 	bl	8008568 <_realloc_r>
 80082d4:	4606      	mov	r6, r0
 80082d6:	2800      	cmp	r0, #0
 80082d8:	d1e2      	bne.n	80082a0 <__ssputs_r+0x70>
 80082da:	6921      	ldr	r1, [r4, #16]
 80082dc:	4650      	mov	r0, sl
 80082de:	f7ff feff 	bl	80080e0 <_free_r>
 80082e2:	e7c8      	b.n	8008276 <__ssputs_r+0x46>

080082e4 <_svfiprintf_r>:
 80082e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e8:	461d      	mov	r5, r3
 80082ea:	898b      	ldrh	r3, [r1, #12]
 80082ec:	061f      	lsls	r7, r3, #24
 80082ee:	b09d      	sub	sp, #116	; 0x74
 80082f0:	4680      	mov	r8, r0
 80082f2:	460c      	mov	r4, r1
 80082f4:	4616      	mov	r6, r2
 80082f6:	d50f      	bpl.n	8008318 <_svfiprintf_r+0x34>
 80082f8:	690b      	ldr	r3, [r1, #16]
 80082fa:	b96b      	cbnz	r3, 8008318 <_svfiprintf_r+0x34>
 80082fc:	2140      	movs	r1, #64	; 0x40
 80082fe:	f7ff ff3d 	bl	800817c <_malloc_r>
 8008302:	6020      	str	r0, [r4, #0]
 8008304:	6120      	str	r0, [r4, #16]
 8008306:	b928      	cbnz	r0, 8008314 <_svfiprintf_r+0x30>
 8008308:	230c      	movs	r3, #12
 800830a:	f8c8 3000 	str.w	r3, [r8]
 800830e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008312:	e0c8      	b.n	80084a6 <_svfiprintf_r+0x1c2>
 8008314:	2340      	movs	r3, #64	; 0x40
 8008316:	6163      	str	r3, [r4, #20]
 8008318:	2300      	movs	r3, #0
 800831a:	9309      	str	r3, [sp, #36]	; 0x24
 800831c:	2320      	movs	r3, #32
 800831e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008322:	2330      	movs	r3, #48	; 0x30
 8008324:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008328:	9503      	str	r5, [sp, #12]
 800832a:	f04f 0b01 	mov.w	fp, #1
 800832e:	4637      	mov	r7, r6
 8008330:	463d      	mov	r5, r7
 8008332:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008336:	b10b      	cbz	r3, 800833c <_svfiprintf_r+0x58>
 8008338:	2b25      	cmp	r3, #37	; 0x25
 800833a:	d13e      	bne.n	80083ba <_svfiprintf_r+0xd6>
 800833c:	ebb7 0a06 	subs.w	sl, r7, r6
 8008340:	d00b      	beq.n	800835a <_svfiprintf_r+0x76>
 8008342:	4653      	mov	r3, sl
 8008344:	4632      	mov	r2, r6
 8008346:	4621      	mov	r1, r4
 8008348:	4640      	mov	r0, r8
 800834a:	f7ff ff71 	bl	8008230 <__ssputs_r>
 800834e:	3001      	adds	r0, #1
 8008350:	f000 80a4 	beq.w	800849c <_svfiprintf_r+0x1b8>
 8008354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008356:	4453      	add	r3, sl
 8008358:	9309      	str	r3, [sp, #36]	; 0x24
 800835a:	783b      	ldrb	r3, [r7, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 809d 	beq.w	800849c <_svfiprintf_r+0x1b8>
 8008362:	2300      	movs	r3, #0
 8008364:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800836c:	9304      	str	r3, [sp, #16]
 800836e:	9307      	str	r3, [sp, #28]
 8008370:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008374:	931a      	str	r3, [sp, #104]	; 0x68
 8008376:	462f      	mov	r7, r5
 8008378:	2205      	movs	r2, #5
 800837a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800837e:	4850      	ldr	r0, [pc, #320]	; (80084c0 <_svfiprintf_r+0x1dc>)
 8008380:	f7f7 ff2e 	bl	80001e0 <memchr>
 8008384:	9b04      	ldr	r3, [sp, #16]
 8008386:	b9d0      	cbnz	r0, 80083be <_svfiprintf_r+0xda>
 8008388:	06d9      	lsls	r1, r3, #27
 800838a:	bf44      	itt	mi
 800838c:	2220      	movmi	r2, #32
 800838e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008392:	071a      	lsls	r2, r3, #28
 8008394:	bf44      	itt	mi
 8008396:	222b      	movmi	r2, #43	; 0x2b
 8008398:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800839c:	782a      	ldrb	r2, [r5, #0]
 800839e:	2a2a      	cmp	r2, #42	; 0x2a
 80083a0:	d015      	beq.n	80083ce <_svfiprintf_r+0xea>
 80083a2:	9a07      	ldr	r2, [sp, #28]
 80083a4:	462f      	mov	r7, r5
 80083a6:	2000      	movs	r0, #0
 80083a8:	250a      	movs	r5, #10
 80083aa:	4639      	mov	r1, r7
 80083ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083b0:	3b30      	subs	r3, #48	; 0x30
 80083b2:	2b09      	cmp	r3, #9
 80083b4:	d94d      	bls.n	8008452 <_svfiprintf_r+0x16e>
 80083b6:	b1b8      	cbz	r0, 80083e8 <_svfiprintf_r+0x104>
 80083b8:	e00f      	b.n	80083da <_svfiprintf_r+0xf6>
 80083ba:	462f      	mov	r7, r5
 80083bc:	e7b8      	b.n	8008330 <_svfiprintf_r+0x4c>
 80083be:	4a40      	ldr	r2, [pc, #256]	; (80084c0 <_svfiprintf_r+0x1dc>)
 80083c0:	1a80      	subs	r0, r0, r2
 80083c2:	fa0b f000 	lsl.w	r0, fp, r0
 80083c6:	4318      	orrs	r0, r3
 80083c8:	9004      	str	r0, [sp, #16]
 80083ca:	463d      	mov	r5, r7
 80083cc:	e7d3      	b.n	8008376 <_svfiprintf_r+0x92>
 80083ce:	9a03      	ldr	r2, [sp, #12]
 80083d0:	1d11      	adds	r1, r2, #4
 80083d2:	6812      	ldr	r2, [r2, #0]
 80083d4:	9103      	str	r1, [sp, #12]
 80083d6:	2a00      	cmp	r2, #0
 80083d8:	db01      	blt.n	80083de <_svfiprintf_r+0xfa>
 80083da:	9207      	str	r2, [sp, #28]
 80083dc:	e004      	b.n	80083e8 <_svfiprintf_r+0x104>
 80083de:	4252      	negs	r2, r2
 80083e0:	f043 0302 	orr.w	r3, r3, #2
 80083e4:	9207      	str	r2, [sp, #28]
 80083e6:	9304      	str	r3, [sp, #16]
 80083e8:	783b      	ldrb	r3, [r7, #0]
 80083ea:	2b2e      	cmp	r3, #46	; 0x2e
 80083ec:	d10c      	bne.n	8008408 <_svfiprintf_r+0x124>
 80083ee:	787b      	ldrb	r3, [r7, #1]
 80083f0:	2b2a      	cmp	r3, #42	; 0x2a
 80083f2:	d133      	bne.n	800845c <_svfiprintf_r+0x178>
 80083f4:	9b03      	ldr	r3, [sp, #12]
 80083f6:	1d1a      	adds	r2, r3, #4
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	9203      	str	r2, [sp, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	bfb8      	it	lt
 8008400:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008404:	3702      	adds	r7, #2
 8008406:	9305      	str	r3, [sp, #20]
 8008408:	4d2e      	ldr	r5, [pc, #184]	; (80084c4 <_svfiprintf_r+0x1e0>)
 800840a:	7839      	ldrb	r1, [r7, #0]
 800840c:	2203      	movs	r2, #3
 800840e:	4628      	mov	r0, r5
 8008410:	f7f7 fee6 	bl	80001e0 <memchr>
 8008414:	b138      	cbz	r0, 8008426 <_svfiprintf_r+0x142>
 8008416:	2340      	movs	r3, #64	; 0x40
 8008418:	1b40      	subs	r0, r0, r5
 800841a:	fa03 f000 	lsl.w	r0, r3, r0
 800841e:	9b04      	ldr	r3, [sp, #16]
 8008420:	4303      	orrs	r3, r0
 8008422:	3701      	adds	r7, #1
 8008424:	9304      	str	r3, [sp, #16]
 8008426:	7839      	ldrb	r1, [r7, #0]
 8008428:	4827      	ldr	r0, [pc, #156]	; (80084c8 <_svfiprintf_r+0x1e4>)
 800842a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800842e:	2206      	movs	r2, #6
 8008430:	1c7e      	adds	r6, r7, #1
 8008432:	f7f7 fed5 	bl	80001e0 <memchr>
 8008436:	2800      	cmp	r0, #0
 8008438:	d038      	beq.n	80084ac <_svfiprintf_r+0x1c8>
 800843a:	4b24      	ldr	r3, [pc, #144]	; (80084cc <_svfiprintf_r+0x1e8>)
 800843c:	bb13      	cbnz	r3, 8008484 <_svfiprintf_r+0x1a0>
 800843e:	9b03      	ldr	r3, [sp, #12]
 8008440:	3307      	adds	r3, #7
 8008442:	f023 0307 	bic.w	r3, r3, #7
 8008446:	3308      	adds	r3, #8
 8008448:	9303      	str	r3, [sp, #12]
 800844a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800844c:	444b      	add	r3, r9
 800844e:	9309      	str	r3, [sp, #36]	; 0x24
 8008450:	e76d      	b.n	800832e <_svfiprintf_r+0x4a>
 8008452:	fb05 3202 	mla	r2, r5, r2, r3
 8008456:	2001      	movs	r0, #1
 8008458:	460f      	mov	r7, r1
 800845a:	e7a6      	b.n	80083aa <_svfiprintf_r+0xc6>
 800845c:	2300      	movs	r3, #0
 800845e:	3701      	adds	r7, #1
 8008460:	9305      	str	r3, [sp, #20]
 8008462:	4619      	mov	r1, r3
 8008464:	250a      	movs	r5, #10
 8008466:	4638      	mov	r0, r7
 8008468:	f810 2b01 	ldrb.w	r2, [r0], #1
 800846c:	3a30      	subs	r2, #48	; 0x30
 800846e:	2a09      	cmp	r2, #9
 8008470:	d903      	bls.n	800847a <_svfiprintf_r+0x196>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d0c8      	beq.n	8008408 <_svfiprintf_r+0x124>
 8008476:	9105      	str	r1, [sp, #20]
 8008478:	e7c6      	b.n	8008408 <_svfiprintf_r+0x124>
 800847a:	fb05 2101 	mla	r1, r5, r1, r2
 800847e:	2301      	movs	r3, #1
 8008480:	4607      	mov	r7, r0
 8008482:	e7f0      	b.n	8008466 <_svfiprintf_r+0x182>
 8008484:	ab03      	add	r3, sp, #12
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	4622      	mov	r2, r4
 800848a:	4b11      	ldr	r3, [pc, #68]	; (80084d0 <_svfiprintf_r+0x1ec>)
 800848c:	a904      	add	r1, sp, #16
 800848e:	4640      	mov	r0, r8
 8008490:	f7fc fbf4 	bl	8004c7c <_printf_float>
 8008494:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008498:	4681      	mov	r9, r0
 800849a:	d1d6      	bne.n	800844a <_svfiprintf_r+0x166>
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	065b      	lsls	r3, r3, #25
 80084a0:	f53f af35 	bmi.w	800830e <_svfiprintf_r+0x2a>
 80084a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084a6:	b01d      	add	sp, #116	; 0x74
 80084a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ac:	ab03      	add	r3, sp, #12
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	4622      	mov	r2, r4
 80084b2:	4b07      	ldr	r3, [pc, #28]	; (80084d0 <_svfiprintf_r+0x1ec>)
 80084b4:	a904      	add	r1, sp, #16
 80084b6:	4640      	mov	r0, r8
 80084b8:	f7fc fe96 	bl	80051e8 <_printf_i>
 80084bc:	e7ea      	b.n	8008494 <_svfiprintf_r+0x1b0>
 80084be:	bf00      	nop
 80084c0:	0800879c 	.word	0x0800879c
 80084c4:	080087a2 	.word	0x080087a2
 80084c8:	080087a6 	.word	0x080087a6
 80084cc:	08004c7d 	.word	0x08004c7d
 80084d0:	08008231 	.word	0x08008231

080084d4 <_sbrk_r>:
 80084d4:	b538      	push	{r3, r4, r5, lr}
 80084d6:	4c06      	ldr	r4, [pc, #24]	; (80084f0 <_sbrk_r+0x1c>)
 80084d8:	2300      	movs	r3, #0
 80084da:	4605      	mov	r5, r0
 80084dc:	4608      	mov	r0, r1
 80084de:	6023      	str	r3, [r4, #0]
 80084e0:	f7fc f8a8 	bl	8004634 <_sbrk>
 80084e4:	1c43      	adds	r3, r0, #1
 80084e6:	d102      	bne.n	80084ee <_sbrk_r+0x1a>
 80084e8:	6823      	ldr	r3, [r4, #0]
 80084ea:	b103      	cbz	r3, 80084ee <_sbrk_r+0x1a>
 80084ec:	602b      	str	r3, [r5, #0]
 80084ee:	bd38      	pop	{r3, r4, r5, pc}
 80084f0:	2000037c 	.word	0x2000037c

080084f4 <strncmp>:
 80084f4:	b510      	push	{r4, lr}
 80084f6:	b16a      	cbz	r2, 8008514 <strncmp+0x20>
 80084f8:	3901      	subs	r1, #1
 80084fa:	1884      	adds	r4, r0, r2
 80084fc:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008500:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008504:	4293      	cmp	r3, r2
 8008506:	d103      	bne.n	8008510 <strncmp+0x1c>
 8008508:	42a0      	cmp	r0, r4
 800850a:	d001      	beq.n	8008510 <strncmp+0x1c>
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1f5      	bne.n	80084fc <strncmp+0x8>
 8008510:	1a98      	subs	r0, r3, r2
 8008512:	bd10      	pop	{r4, pc}
 8008514:	4610      	mov	r0, r2
 8008516:	e7fc      	b.n	8008512 <strncmp+0x1e>

08008518 <__ascii_wctomb>:
 8008518:	b149      	cbz	r1, 800852e <__ascii_wctomb+0x16>
 800851a:	2aff      	cmp	r2, #255	; 0xff
 800851c:	bf85      	ittet	hi
 800851e:	238a      	movhi	r3, #138	; 0x8a
 8008520:	6003      	strhi	r3, [r0, #0]
 8008522:	700a      	strbls	r2, [r1, #0]
 8008524:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008528:	bf98      	it	ls
 800852a:	2001      	movls	r0, #1
 800852c:	4770      	bx	lr
 800852e:	4608      	mov	r0, r1
 8008530:	4770      	bx	lr

08008532 <memmove>:
 8008532:	4288      	cmp	r0, r1
 8008534:	b510      	push	{r4, lr}
 8008536:	eb01 0302 	add.w	r3, r1, r2
 800853a:	d807      	bhi.n	800854c <memmove+0x1a>
 800853c:	1e42      	subs	r2, r0, #1
 800853e:	4299      	cmp	r1, r3
 8008540:	d00a      	beq.n	8008558 <memmove+0x26>
 8008542:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008546:	f802 4f01 	strb.w	r4, [r2, #1]!
 800854a:	e7f8      	b.n	800853e <memmove+0xc>
 800854c:	4283      	cmp	r3, r0
 800854e:	d9f5      	bls.n	800853c <memmove+0xa>
 8008550:	1881      	adds	r1, r0, r2
 8008552:	1ad2      	subs	r2, r2, r3
 8008554:	42d3      	cmn	r3, r2
 8008556:	d100      	bne.n	800855a <memmove+0x28>
 8008558:	bd10      	pop	{r4, pc}
 800855a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800855e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008562:	e7f7      	b.n	8008554 <memmove+0x22>

08008564 <__malloc_lock>:
 8008564:	4770      	bx	lr

08008566 <__malloc_unlock>:
 8008566:	4770      	bx	lr

08008568 <_realloc_r>:
 8008568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800856a:	4607      	mov	r7, r0
 800856c:	4614      	mov	r4, r2
 800856e:	460e      	mov	r6, r1
 8008570:	b921      	cbnz	r1, 800857c <_realloc_r+0x14>
 8008572:	4611      	mov	r1, r2
 8008574:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008578:	f7ff be00 	b.w	800817c <_malloc_r>
 800857c:	b922      	cbnz	r2, 8008588 <_realloc_r+0x20>
 800857e:	f7ff fdaf 	bl	80080e0 <_free_r>
 8008582:	4625      	mov	r5, r4
 8008584:	4628      	mov	r0, r5
 8008586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008588:	f000 f814 	bl	80085b4 <_malloc_usable_size_r>
 800858c:	42a0      	cmp	r0, r4
 800858e:	d20f      	bcs.n	80085b0 <_realloc_r+0x48>
 8008590:	4621      	mov	r1, r4
 8008592:	4638      	mov	r0, r7
 8008594:	f7ff fdf2 	bl	800817c <_malloc_r>
 8008598:	4605      	mov	r5, r0
 800859a:	2800      	cmp	r0, #0
 800859c:	d0f2      	beq.n	8008584 <_realloc_r+0x1c>
 800859e:	4631      	mov	r1, r6
 80085a0:	4622      	mov	r2, r4
 80085a2:	f7ff f985 	bl	80078b0 <memcpy>
 80085a6:	4631      	mov	r1, r6
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff fd99 	bl	80080e0 <_free_r>
 80085ae:	e7e9      	b.n	8008584 <_realloc_r+0x1c>
 80085b0:	4635      	mov	r5, r6
 80085b2:	e7e7      	b.n	8008584 <_realloc_r+0x1c>

080085b4 <_malloc_usable_size_r>:
 80085b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085b8:	1f18      	subs	r0, r3, #4
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	bfbc      	itt	lt
 80085be:	580b      	ldrlt	r3, [r1, r0]
 80085c0:	18c0      	addlt	r0, r0, r3
 80085c2:	4770      	bx	lr

080085c4 <_init>:
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	bf00      	nop
 80085c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ca:	bc08      	pop	{r3}
 80085cc:	469e      	mov	lr, r3
 80085ce:	4770      	bx	lr

080085d0 <_fini>:
 80085d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d2:	bf00      	nop
 80085d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d6:	bc08      	pop	{r3}
 80085d8:	469e      	mov	lr, r3
 80085da:	4770      	bx	lr
