3
# Basic NOT logic gate
#
# in -1-|>o-2- out

.chipsets:
input in_1
output out
nand nand1

.links:
in_1:1 nand1:1
in_1:1 nand1:2
out:1 nand1:3
