{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 27 23:49:07 2018 " "Info: Processing started: Thu Dec 27 23:49:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ktmt -c haiz " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ktmt -c haiz" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haiz.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file haiz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 haiz " "Info: Found entity 1: haiz" {  } { { "haiz.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/haiz.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inc1 " "Info: Found entity 1: Inc1" {  } { { "Verilog1.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Verilog1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count5to10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Count5to10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Count5to10 " "Info: Found entity 1: Count5to10" {  } { { "Count5to10.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Count5to10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sub1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sub1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub1 " "Info: Found entity 1: Sub1" {  } { { "Sub1.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Sub1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4toone.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file merge4toone.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4toone " "Info: Found entity 1: merge4toone" {  } { { "merge4toone.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/merge4toone.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FULL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL " "Info: Found entity 1: FULL" {  } { { "FULL.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/FULL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u mux2to1.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at mux2to1.v(4): created implicit net for \"u\"" {  } { { "mux2to1.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/mux2to1.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m mux2to1.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at mux2to1.v(5): created implicit net for \"m\"" {  } { { "mux2to1.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/mux2to1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n mux2to1.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at mux2to1.v(6): created implicit net for \"n\"" {  } { { "mux2to1.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/mux2to1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FULL " "Info: Elaborating entity \"FULL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst34 " "Warning: Block or symbol \"AND4\" of instance \"inst34\" overlaps another block or symbol" {  } { { "FULL.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/FULL.bdf" { { 936 784 848 1016 "inst34" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst44 " "Warning: Primitive \"AND2\" of instance \"inst44\" not used" {  } { { "FULL.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/FULL.bdf" { { 120 880 944 168 "inst44" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 Block2:inst " "Info: Elaborating entity \"Block2\" for hierarchy \"Block2:inst\"" {  } { { "FULL.bdf" "inst" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/FULL.bdf" { { 40 368 520 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 Block2:inst\|MUX41:inst1 " "Info: Elaborating entity \"MUX41\" for hierarchy \"Block2:inst\|MUX41:inst1\"" {  } { { "Block2.bdf" "inst1" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { -296 224 328 -152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block2:inst\|MUX41:inst1 " "Info: Elaborated megafunction instantiation \"Block2:inst\|MUX41:inst1\"" {  } { { "Block2.bdf" "" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { -296 224 328 -152 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "merge.v 1 1 " "Warning: Using design file merge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Info: Found entity 1: merge" {  } { { "merge.v" "" { Text "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/merge.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge Block2:inst\|merge:inst33 " "Info: Elaborating entity \"merge\" for hierarchy \"Block2:inst\|merge:inst33\"" {  } { { "Block2.bdf" "inst33" { Schematic "E:/1DATA/Slide/HK5/TKLLS/TH/MINI/Count0to15/Block2.bdf" { { 440 408 560 744 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Info: Implemented 31 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 27 23:49:09 2018 " "Info: Processing ended: Thu Dec 27 23:49:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
