pci_xhci_hostcap_read(struct pci_xhci_vdev *xdev, uint64_t offset)
{
	uint64_t	value;

	switch (offset) {
	case XHCI_CAPLENGTH:	/* 0x00 */
		value = xdev->caplength;
		break;

	case XHCI_HCSPARAMS1:	/* 0x04 */
		value = xdev->hcsparams1;
		break;

	case XHCI_HCSPARAMS2:	/* 0x08 */
		value = xdev->hcsparams2;
		break;

	case XHCI_HCSPARAMS3:	/* 0x0C */
		value = xdev->hcsparams3;
		break;

	case XHCI_HCSPARAMS0:	/* 0x10 */
		value = xdev->hccparams1;
		break;

	case XHCI_DBOFF:	/* 0x14 */
		value = xdev->dboff;
		break;

	case XHCI_RTSOFF:	/* 0x18 */
		value = xdev->rtsoff;
		break;

	case ACRN_XHCI_EXCAP1:
		value = 0x02000402; /* USB 2.0 */
		break;

	case ACRN_XHCI_EXCAP1 + 4:
		value = 0x20425355; /* "USB " */
		break;

	case ACRN_XHCI_EXCAP1 + 8:
		value = (((XHCI_MAX_DEVS/2) << 8) | (XHCI_MAX_DEVS/2+1));
		break;

	case ACRN_XHCI_EXCAP1 + 12:
		value = 0;
		break;

	case ACRN_XHCI_EXCAP2:
		value = 0x03000002; /* USB 3.0 */
		break;

	case ACRN_XHCI_EXCAP2 + 4:
		value = 0x20425355; /* "USB " */
		break;

	case ACRN_XHCI_EXCAP2 + 8:
		value = (((XHCI_MAX_DEVS/2) << 8) | 1);
		break;

	case ACRN_XHCI_EXCAP2 + 12:
		value = 0;
		break;

	default:
		value = 0;
		break;
	}

	UPRINTF(LDBG, "hostcap read offset 0x%lx -> 0x%lx\r\n",
		offset, value);

	return value;
}
