#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc07ce04540 .scope module, "Pipeline_CPU" "Pipeline_CPU" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "RegFile_Address"
    .port_info 2 /OUTPUT 32 "RegOut"
    .port_info 3 /OUTPUT 32 "PCOut"
L_0x7fc07ce2a670 .functor BUFZ 32, L_0x7fc07ce2b240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc07ce27bc0_0 .net "EXDst", 4 0, v0x7fc07ce17410_0;  1 drivers
v0x7fc07ce27c50_0 .net "EXMEMALUResult", 31 0, v0x7fc07ce17c60_0;  1 drivers
v0x7fc07ce27ce0_0 .net "EXMEMALUResultOut", 31 0, L_0x7fc07ce2c1e0;  1 drivers
v0x7fc07ce27df0_0 .net "EXMEMDst", 4 0, v0x7fc07ce17960_0;  1 drivers
v0x7fc07ce27f00_0 .net "EXMEMDstOut", 4 0, L_0x7fc07ce2c130;  1 drivers
v0x7fc07ce27f90_0 .net "EXMEMMemRead", 0 0, v0x7fc07ce17a00_0;  1 drivers
v0x7fc07ce280a0_0 .net "EXMEMMemReadOut", 0 0, L_0x7fc07ce2c010;  1 drivers
v0x7fc07ce28130_0 .net "EXMEMMemWrite", 0 0, v0x7fc07ce17aa0_0;  1 drivers
v0x7fc07ce281c0_0 .net "EXMEMMemtoReg", 0 0, v0x7fc07ce17bc0_0;  1 drivers
v0x7fc07ce282d0_0 .net "EXMEMRegWrite", 0 0, v0x7fc07ce17d00_0;  1 drivers
v0x7fc07ce283e0_0 .net "EXMEMRegWriteOut", 0 0, L_0x7fc07ce2c080;  1 drivers
v0x7fc07ce28470_0 .net "EXMEMWriteData", 31 0, v0x7fc07ce17da0_0;  1 drivers
v0x7fc07ce28500_0 .net "ForwardA", 1 0, v0x7fc07ce19580_0;  1 drivers
v0x7fc07ce28590_0 .net "ForwardB", 1 0, v0x7fc07ce19670_0;  1 drivers
v0x7fc07ce28620_0 .net "Hazard", 0 0, v0x7fc07ce1a1c0_0;  1 drivers
v0x7fc07ce286b0_0 .net "IDBranch", 0 0, v0x7fc07ce1c0c0_0;  1 drivers
v0x7fc07ce28740_0 .net "IDEXALUOp", 1 0, v0x7fc07ce202c0_0;  1 drivers
v0x7fc07ce288d0_0 .net "IDEXALUSrc", 0 0, v0x7fc07ce203d0_0;  1 drivers
v0x7fc07ce28960_0 .net "IDEXImm", 31 0, v0x7fc07ce204a0_0;  1 drivers
v0x7fc07ce289f0_0 .net "IDEXMemRead", 0 0, v0x7fc07ce20570_0;  1 drivers
v0x7fc07ce28a80_0 .net "IDEXMemReadOut", 0 0, L_0x7fc07ce2bb30;  1 drivers
v0x7fc07ce28b10_0 .net "IDEXMemWrite", 0 0, v0x7fc07ce20640_0;  1 drivers
v0x7fc07ce28ba0_0 .net "IDEXMemtoReg", 0 0, v0x7fc07ce206d0_0;  1 drivers
v0x7fc07ce28c30_0 .net "IDEXRd", 4 0, v0x7fc07ce20760_0;  1 drivers
v0x7fc07ce28cc0_0 .net "IDEXReadData1", 31 0, v0x7fc07ce20830_0;  1 drivers
v0x7fc07ce28d50_0 .net "IDEXReadData2", 31 0, v0x7fc07ce20900_0;  1 drivers
v0x7fc07ce28de0_0 .net "IDEXRegDst", 0 0, v0x7fc07ce20ad0_0;  1 drivers
v0x7fc07ce28e70_0 .net "IDEXRegWrite", 0 0, v0x7fc07ce20b60_0;  1 drivers
v0x7fc07ce28f00_0 .net "IDEXRegWriteOut", 0 0, L_0x7fc07ce2bc60;  1 drivers
v0x7fc07ce28f90_0 .net "IDEXRs", 4 0, v0x7fc07ce20bf0_0;  1 drivers
v0x7fc07ce29020_0 .net "IDEXRsOut", 4 0, L_0x7fc07ce2bd50;  1 drivers
v0x7fc07ce290b0_0 .net "IDEXRt", 4 0, v0x7fc07ce20cc0_0;  1 drivers
v0x7fc07ce29140_0 .net "IDEXRtOut", 4 0, L_0x7fc07ce2be40;  1 drivers
v0x7fc07ce287d0_0 .net "IDJump", 0 0, v0x7fc07ce1c850_0;  1 drivers
v0x7fc07ce29450_0 .net "IDJumpTarget", 31 0, L_0x7fc07ce2ae00;  1 drivers
v0x7fc07ce294e0_0 .net "IDNonJumpTarget", 31 0, v0x7fc07ce1df80_0;  1 drivers
v0x7fc07ce295f0_0 .net "IDRsOut", 4 0, L_0x7fc07ce2b120;  1 drivers
v0x7fc07ce29680_0 .net "IDRtOut", 4 0, L_0x7fc07ce2b190;  1 drivers
v0x7fc07ce29710_0 .net "IFIDFlush", 0 0, L_0x7fc07ce2b0b0;  1 drivers
v0x7fc07ce297e0_0 .net "IFIDInstr", 31 0, v0x7fc07ce246e0_0;  1 drivers
v0x7fc07ce298b0_0 .net "IFIDPCPlus4", 31 0, v0x7fc07ce24770_0;  1 drivers
v0x7fc07ce29940_0 .net "IFIDWrite", 0 0, v0x7fc07ce1a800_0;  1 drivers
v0x7fc07ce29a10_0 .net "IFPCPlus4Out", 31 0, L_0x7fc07ce2a880;  1 drivers
v0x7fc07ce29aa0_0 .net "IFPCWrite", 0 0, v0x7fc07ce1a8a0_0;  1 drivers
v0x7fc07ce29b30_0 .net "MEMWBALUResult", 31 0, v0x7fc07ce26560_0;  1 drivers
v0x7fc07ce29bc0_0 .net "MEMWBDst", 4 0, v0x7fc07ce26600_0;  1 drivers
v0x7fc07ce29c50_0 .net "MEMWBDstOut", 4 0, L_0x7fc07ce2c5c0;  1 drivers
v0x7fc07ce29ce0_0 .net "MEMWBMemtoReg", 0 0, v0x7fc07ce266a0_0;  1 drivers
v0x7fc07ce29d70_0 .net "MEMWBReadData", 31 0, v0x7fc07ce26740_0;  1 drivers
v0x7fc07ce29e00_0 .net "MEMWBRegWrite", 0 0, v0x7fc07ce267f0_0;  1 drivers
v0x7fc07ce29e90_0 .net "MEMWBRegWriteOut", 0 0, L_0x7fc07ce2c4d0;  1 drivers
v0x7fc07ce29f20_0 .net "MEMWBWriteData", 31 0, v0x7fc07ce27330_0;  1 drivers
v0x7fc07ce29fb0_0 .net "PCOut", 31 0, L_0x7fc07ce2a720;  1 drivers
v0x7fc07ce2a040_0 .net "PCOutOut", 0 0, L_0x7fc07ce2a970;  1 drivers
o0x7fc07e144348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc07ce2a0d0_0 .net "RegFile_Address", 4 0, o0x7fc07e144348;  0 drivers
v0x7fc07ce2a1a0_0 .net "RegOut", 31 0, L_0x7fc07ce2a670;  1 drivers
v0x7fc07ce2a240_0 .net "RegOutOut", 31 0, L_0x7fc07ce2b240;  1 drivers
L_0x7fc07e173008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce2a2e0_0 .net *"_s5", 30 0, L_0x7fc07e173008;  1 drivers
o0x7fc07e142bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc07ce2a380_0 .net "clock", 0 0, o0x7fc07e142bd8;  0 drivers
o0x7fc07e143f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc07ce2a510_0 .net "forward1", 0 0, o0x7fc07e143f58;  0 drivers
o0x7fc07e1440a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc07ce2a5e0_0 .net "forward2", 0 0, o0x7fc07e1440a8;  0 drivers
L_0x7fc07ce2a720 .concat [ 1 31 0 0], L_0x7fc07ce2a970, L_0x7fc07e173008;
S_0x7fc07ce04710 .scope module, "EX" "EXStage" 2 42, 3 6 0, S_0x7fc07ce04540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "IDEXMemReadOut"
    .port_info 1 /OUTPUT 1 "IDEXRegWriteOut"
    .port_info 2 /OUTPUT 5 "EXDst"
    .port_info 3 /OUTPUT 1 "EXMEMRegWrite"
    .port_info 4 /OUTPUT 1 "EXMEMMemtoReg"
    .port_info 5 /OUTPUT 1 "EXMEMMemRead"
    .port_info 6 /OUTPUT 1 "EXMEMMemWrite"
    .port_info 7 /OUTPUT 32 "EXMEMReadAddress"
    .port_info 8 /OUTPUT 32 "EXMEMWriteData"
    .port_info 9 /OUTPUT 5 "EXMEMDst"
    .port_info 10 /INPUT 2 "ForwardA"
    .port_info 11 /INPUT 2 "ForwardB"
    .port_info 12 /OUTPUT 5 "IDEXRsOut"
    .port_info 13 /INPUT 32 "WBForwarding"
    .port_info 14 /INPUT 32 "MEMForwarding"
    .port_info 15 /OUTPUT 5 "IDEXRtOut"
    .port_info 16 /INPUT 32 "IDEXImm"
    .port_info 17 /INPUT 5 "IDEXRd"
    .port_info 18 /INPUT 5 "IDEXRs"
    .port_info 19 /INPUT 5 "IDEXRt"
    .port_info 20 /INPUT 32 "IDEXReadData2"
    .port_info 21 /INPUT 32 "IDEXReadData1"
    .port_info 22 /INPUT 2 "IDEXALUOp"
    .port_info 23 /INPUT 1 "IDEXRegDst"
    .port_info 24 /INPUT 1 "IDEXALUSrc"
    .port_info 25 /INPUT 1 "IDEXRegWrite"
    .port_info 26 /INPUT 1 "IDEXMemtoReg"
    .port_info 27 /INPUT 1 "IDEXMemRead"
    .port_info 28 /INPUT 1 "IDEXMemWrite"
    .port_info 29 /INPUT 1 "clock"
L_0x7fc07ce2bb30 .functor BUFZ 1, v0x7fc07ce20570_0, C4<0>, C4<0>, C4<0>;
L_0x7fc07ce2bc60 .functor BUFZ 1, v0x7fc07ce20b60_0, C4<0>, C4<0>, C4<0>;
L_0x7fc07ce2bd50 .functor BUFZ 5, v0x7fc07ce20bf0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fc07ce2be40 .functor BUFZ 5, v0x7fc07ce20cc0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fc07ce174e0_0 .net "ALUOperand1", 31 0, v0x7fc07ce15ef0_0;  1 drivers
v0x7fc07ce175d0_0 .net "ALUOperand2", 31 0, v0x7fc07ce16dd0_0;  1 drivers
v0x7fc07ce176a0_0 .net "ALUOperation", 3 0, v0x7fc07ce157b0_0;  1 drivers
v0x7fc07ce17770_0 .net "ALUResult", 31 0, v0x7fc07ce152b0_0;  1 drivers
v0x7fc07ce17800_0 .net "EXDst", 4 0, v0x7fc07ce17410_0;  alias, 1 drivers
v0x7fc07ce178d0_0 .net "EXFunct", 5 0, L_0x7fc07ce2beb0;  1 drivers
v0x7fc07ce17960_0 .var "EXMEMDst", 4 0;
v0x7fc07ce17a00_0 .var "EXMEMMemRead", 0 0;
v0x7fc07ce17aa0_0 .var "EXMEMMemWrite", 0 0;
v0x7fc07ce17bc0_0 .var "EXMEMMemtoReg", 0 0;
v0x7fc07ce17c60_0 .var "EXMEMReadAddress", 31 0;
v0x7fc07ce17d00_0 .var "EXMEMRegWrite", 0 0;
v0x7fc07ce17da0_0 .var "EXMEMWriteData", 31 0;
v0x7fc07ce17e50_0 .net "ForwardA", 1 0, v0x7fc07ce19580_0;  alias, 1 drivers
v0x7fc07ce17ef0_0 .net "ForwardB", 1 0, v0x7fc07ce19670_0;  alias, 1 drivers
v0x7fc07ce17fa0_0 .net "IDEXALUOp", 1 0, v0x7fc07ce202c0_0;  alias, 1 drivers
v0x7fc07ce18050_0 .net "IDEXALUSrc", 0 0, v0x7fc07ce203d0_0;  alias, 1 drivers
v0x7fc07ce18200_0 .net "IDEXImm", 31 0, v0x7fc07ce204a0_0;  alias, 1 drivers
v0x7fc07ce18290_0 .net "IDEXMemRead", 0 0, v0x7fc07ce20570_0;  alias, 1 drivers
v0x7fc07ce18320_0 .net "IDEXMemReadOut", 0 0, L_0x7fc07ce2bb30;  alias, 1 drivers
v0x7fc07ce183b0_0 .net "IDEXMemWrite", 0 0, v0x7fc07ce20640_0;  alias, 1 drivers
v0x7fc07ce18440_0 .net "IDEXMemtoReg", 0 0, v0x7fc07ce206d0_0;  alias, 1 drivers
v0x7fc07ce184d0_0 .net "IDEXRd", 4 0, v0x7fc07ce20760_0;  alias, 1 drivers
v0x7fc07ce18560_0 .net "IDEXReadData1", 31 0, v0x7fc07ce20830_0;  alias, 1 drivers
v0x7fc07ce18610_0 .net "IDEXReadData2", 31 0, v0x7fc07ce20900_0;  alias, 1 drivers
v0x7fc07ce186c0_0 .net "IDEXRegDst", 0 0, v0x7fc07ce20ad0_0;  alias, 1 drivers
v0x7fc07ce18770_0 .net "IDEXRegWrite", 0 0, v0x7fc07ce20b60_0;  alias, 1 drivers
v0x7fc07ce18800_0 .net "IDEXRegWriteOut", 0 0, L_0x7fc07ce2bc60;  alias, 1 drivers
v0x7fc07ce18890_0 .net "IDEXRs", 4 0, v0x7fc07ce20bf0_0;  alias, 1 drivers
v0x7fc07ce18930_0 .net "IDEXRsOut", 4 0, L_0x7fc07ce2bd50;  alias, 1 drivers
v0x7fc07ce189e0_0 .net "IDEXRt", 4 0, v0x7fc07ce20cc0_0;  alias, 1 drivers
v0x7fc07ce18aa0_0 .net "IDEXRtOut", 4 0, L_0x7fc07ce2be40;  alias, 1 drivers
v0x7fc07ce18b40_0 .net "MEMForwarding", 31 0, v0x7fc07ce17c60_0;  alias, 1 drivers
v0x7fc07ce180f0_0 .net "RtContent", 31 0, v0x7fc07ce16670_0;  1 drivers
v0x7fc07ce18dd0_0 .net "WBForwarding", 31 0, v0x7fc07ce27330_0;  alias, 1 drivers
v0x7fc07ce18ea0_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
E_0x7fc07ce04c90 .event posedge, v0x7fc07ce18ea0_0;
L_0x7fc07ce2beb0 .part v0x7fc07ce204a0_0, 0, 6;
S_0x7fc07ce04ce0 .scope module, "alu" "ALU_32" 3 49, 4 3 0, S_0x7fc07ce04710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 4 "operation"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "zero"
v0x7fc07ce04fe0_0 .net "a", 31 0, v0x7fc07ce15ef0_0;  alias, 1 drivers
v0x7fc07ce150a0_0 .net "b", 31 0, v0x7fc07ce16dd0_0;  alias, 1 drivers
v0x7fc07ce15150_0 .net "operation", 3 0, v0x7fc07ce157b0_0;  alias, 1 drivers
v0x7fc07ce15210_0 .var "overflow", 0 0;
v0x7fc07ce152b0_0 .var "result", 31 0;
v0x7fc07ce153a0_0 .var "zero", 0 0;
E_0x7fc07ce04f60 .event edge, v0x7fc07ce150a0_0, v0x7fc07ce04fe0_0;
E_0x7fc07ce04fb0 .event edge, v0x7fc07ce15150_0, v0x7fc07ce150a0_0, v0x7fc07ce04fe0_0;
S_0x7fc07ce154d0 .scope module, "aluctrl" "ALU_Control" 3 50, 5 1 0, S_0x7fc07ce04710;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALUOperation"
v0x7fc07ce15700_0 .net "ALUOp", 1 0, v0x7fc07ce202c0_0;  alias, 1 drivers
v0x7fc07ce157b0_0 .var "ALUOperation", 3 0;
v0x7fc07ce15870_0 .net "funct", 5 0, L_0x7fc07ce2beb0;  alias, 1 drivers
E_0x7fc07ce156d0 .event edge, v0x7fc07ce15700_0, v0x7fc07ce15870_0;
S_0x7fc07ce15970 .scope module, "mux1" "Mux_3_1" 3 46, 6 1 0, S_0x7fc07ce04710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in00"
    .port_info 1 /INPUT 32 "in01"
    .port_info 2 /INPUT 32 "in10"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fc07ce15b20 .param/l "dataWidth" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce15cc0_0 .net "in00", 31 0, v0x7fc07ce20830_0;  alias, 1 drivers
v0x7fc07ce15d80_0 .net "in01", 31 0, v0x7fc07ce27330_0;  alias, 1 drivers
v0x7fc07ce15e30_0 .net "in10", 31 0, v0x7fc07ce17c60_0;  alias, 1 drivers
v0x7fc07ce15ef0_0 .var "out", 31 0;
v0x7fc07ce15fb0_0 .net "sel", 1 0, v0x7fc07ce19580_0;  alias, 1 drivers
E_0x7fc07ce15c70 .event edge, v0x7fc07ce15fb0_0, v0x7fc07ce15e30_0, v0x7fc07ce15d80_0, v0x7fc07ce15cc0_0;
S_0x7fc07ce16110 .scope module, "mux2" "Mux_3_1" 3 47, 6 1 0, S_0x7fc07ce04710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in00"
    .port_info 1 /INPUT 32 "in01"
    .port_info 2 /INPUT 32 "in10"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fc07ce162c0 .param/l "dataWidth" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce16420_0 .net "in00", 31 0, v0x7fc07ce20900_0;  alias, 1 drivers
v0x7fc07ce164e0_0 .net "in01", 31 0, v0x7fc07ce27330_0;  alias, 1 drivers
v0x7fc07ce165a0_0 .net "in10", 31 0, v0x7fc07ce17c60_0;  alias, 1 drivers
v0x7fc07ce16670_0 .var "out", 31 0;
v0x7fc07ce16700_0 .net "sel", 1 0, v0x7fc07ce19670_0;  alias, 1 drivers
E_0x7fc07ce163c0 .event edge, v0x7fc07ce16700_0, v0x7fc07ce15e30_0, v0x7fc07ce15d80_0, v0x7fc07ce16420_0;
S_0x7fc07ce16870 .scope module, "mux3" "Mux_2_1" 3 48, 7 1 0, S_0x7fc07ce04710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fc07ce16a60 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce16bf0_0 .net "Sel", 0 0, v0x7fc07ce203d0_0;  alias, 1 drivers
v0x7fc07ce16ca0_0 .net "dataIn0", 31 0, v0x7fc07ce16670_0;  alias, 1 drivers
v0x7fc07ce16d40_0 .net "dataIn1", 31 0, v0x7fc07ce204a0_0;  alias, 1 drivers
v0x7fc07ce16dd0_0 .var "dataOut", 31 0;
E_0x7fc07ce15c40 .event edge, v0x7fc07ce16d40_0, v0x7fc07ce16670_0, v0x7fc07ce16bf0_0;
S_0x7fc07ce16ea0 .scope module, "mux4" "Mux_2_1" 3 51, 7 1 0, S_0x7fc07ce04710;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "dataIn0"
    .port_info 1 /INPUT 5 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 5 "dataOut"
P_0x7fc07ce17050 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000000101>;
v0x7fc07ce17230_0 .net "Sel", 0 0, v0x7fc07ce20ad0_0;  alias, 1 drivers
v0x7fc07ce172e0_0 .net "dataIn0", 4 0, v0x7fc07ce20cc0_0;  alias, 1 drivers
v0x7fc07ce17380_0 .net "dataIn1", 4 0, v0x7fc07ce20760_0;  alias, 1 drivers
v0x7fc07ce17410_0 .var "dataOut", 4 0;
E_0x7fc07ce171d0 .event edge, v0x7fc07ce17380_0, v0x7fc07ce172e0_0, v0x7fc07ce17230_0;
S_0x7fc07ce191f0 .scope module, "FU" "Forwarding_Unit" 2 56, 8 1 0, S_0x7fc07ce04540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ExMemRegWrite"
    .port_info 1 /INPUT 1 "MemWbRegWrite"
    .port_info 2 /INPUT 5 "ExMemDst"
    .port_info 3 /INPUT 5 "MemWbDst"
    .port_info 4 /INPUT 5 "IdExRs"
    .port_info 5 /INPUT 5 "IdExRt"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x7fc07ce19460_0 .net "ExMemDst", 4 0, v0x7fc07ce17960_0;  alias, 1 drivers
v0x7fc07ce194f0_0 .net "ExMemRegWrite", 0 0, v0x7fc07ce17d00_0;  alias, 1 drivers
v0x7fc07ce19580_0 .var "ForwardA", 1 0;
v0x7fc07ce19670_0 .var "ForwardB", 1 0;
v0x7fc07ce19740_0 .net "IdExRs", 4 0, v0x7fc07ce20bf0_0;  alias, 1 drivers
v0x7fc07ce19810_0 .net "IdExRt", 4 0, v0x7fc07ce20cc0_0;  alias, 1 drivers
v0x7fc07ce198e0_0 .net "MemWbDst", 4 0, v0x7fc07ce26600_0;  alias, 1 drivers
v0x7fc07ce19970_0 .net "MemWbRegWrite", 0 0, v0x7fc07ce267f0_0;  alias, 1 drivers
E_0x7fc07ce04910/0 .event edge, v0x7fc07ce172e0_0, v0x7fc07ce18890_0, v0x7fc07ce198e0_0, v0x7fc07ce17960_0;
E_0x7fc07ce04910/1 .event edge, v0x7fc07ce19970_0, v0x7fc07ce17d00_0;
E_0x7fc07ce04910 .event/or E_0x7fc07ce04910/0, E_0x7fc07ce04910/1;
S_0x7fc07ce19ab0 .scope module, "HD" "Hazard_Detection" 2 53, 9 1 0, S_0x7fc07ce04540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "IDBranch"
    .port_info 1 /INPUT 1 "IDEXRegWrite"
    .port_info 2 /INPUT 1 "EXMEMRegWrite"
    .port_info 3 /INPUT 5 "EXDst"
    .port_info 4 /INPUT 5 "EXMEMDst"
    .port_info 5 /INPUT 1 "IDEXMemRead"
    .port_info 6 /INPUT 5 "IDEXRt"
    .port_info 7 /INPUT 5 "IDRs"
    .port_info 8 /INPUT 5 "IDRt"
    .port_info 9 /OUTPUT 1 "PCWrite"
    .port_info 10 /OUTPUT 1 "IFIDWrite"
    .port_info 11 /OUTPUT 1 "Hazard"
    .port_info 12 /INPUT 1 "EXMEMMemRead"
v0x7fc07ce19ea0_0 .net "EXDst", 4 0, v0x7fc07ce17410_0;  alias, 1 drivers
v0x7fc07ce19f80_0 .net "EXMEMDst", 4 0, v0x7fc07ce17960_0;  alias, 1 drivers
v0x7fc07ce1a060_0 .net "EXMEMMemRead", 0 0, v0x7fc07ce17a00_0;  alias, 1 drivers
v0x7fc07ce1a0f0_0 .net "EXMEMRegWrite", 0 0, v0x7fc07ce17d00_0;  alias, 1 drivers
v0x7fc07ce1a1c0_0 .var "Hazard", 0 0;
v0x7fc07ce1a290_0 .net "IDBranch", 0 0, v0x7fc07ce1c0c0_0;  alias, 1 drivers
v0x7fc07ce1a320_0 .net "IDEXMemRead", 0 0, v0x7fc07ce20570_0;  alias, 1 drivers
v0x7fc07ce1a3b0_0 .net "IDEXRegWrite", 0 0, v0x7fc07ce20b60_0;  alias, 1 drivers
v0x7fc07ce1a440_0 .net "IDEXRt", 4 0, v0x7fc07ce20cc0_0;  alias, 1 drivers
v0x7fc07ce1a550_0 .net "IDRs", 4 0, L_0x7fc07ce2b120;  alias, 1 drivers
v0x7fc07ce1a5f0_0 .net "IDRt", 4 0, L_0x7fc07ce2b190;  alias, 1 drivers
o0x7fc07e143448 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc07ce1a6a0_0 .net "IFIDRs", 4 0, o0x7fc07e143448;  0 drivers
o0x7fc07e143478 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc07ce1a750_0 .net "IFIDRt", 4 0, o0x7fc07e143478;  0 drivers
v0x7fc07ce1a800_0 .var "IFIDWrite", 0 0;
v0x7fc07ce1a8a0_0 .var "PCWrite", 0 0;
v0x7fc07ce1a940_0 .var "forward1", 1 0;
v0x7fc07ce1a9f0_0 .var "forward2", 1 0;
E_0x7fc07ce048d0 .event edge, v0x7fc07ce1a290_0, v0x7fc07ce17a00_0, v0x7fc07ce17d00_0;
E_0x7fc07ce19e30/0 .event edge, v0x7fc07ce17410_0, v0x7fc07ce18770_0, v0x7fc07ce1a290_0, v0x7fc07ce17a00_0;
E_0x7fc07ce19e30/1 .event edge, v0x7fc07ce1a5f0_0, v0x7fc07ce1a550_0, v0x7fc07ce172e0_0, v0x7fc07ce18290_0;
E_0x7fc07ce19e30 .event/or E_0x7fc07ce19e30/0, E_0x7fc07ce19e30/1;
S_0x7fc07ce1aca0 .scope module, "ID" "IDStage" 2 37, 10 9 0, S_0x7fc07ce04540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "IDJump"
    .port_info 1 /OUTPUT 32 "IDNonJumpTarget"
    .port_info 2 /OUTPUT 1 "IFIDFlush"
    .port_info 3 /OUTPUT 32 "IDJumpTarget"
    .port_info 4 /INPUT 1 "MEMWBRegWrite"
    .port_info 5 /OUTPUT 1 "IDBranch"
    .port_info 6 /OUTPUT 1 "IDEXRegWrite"
    .port_info 7 /OUTPUT 1 "IDEXMemtoReg"
    .port_info 8 /OUTPUT 1 "IDEXMemRead"
    .port_info 9 /OUTPUT 1 "IDEXMemWrite"
    .port_info 10 /OUTPUT 1 "IDEXALUSrc"
    .port_info 11 /OUTPUT 2 "IDEXALUOp"
    .port_info 12 /OUTPUT 1 "IDEXRegDst"
    .port_info 13 /OUTPUT 32 "IDEXReadData1"
    .port_info 14 /OUTPUT 32 "IDEXReadData2"
    .port_info 15 /OUTPUT 5 "IDEXRt"
    .port_info 16 /OUTPUT 5 "IDEXRs"
    .port_info 17 /OUTPUT 5 "IDEXRd"
    .port_info 18 /OUTPUT 32 "IDEXImm"
    .port_info 19 /OUTPUT 5 "IDRtOut"
    .port_info 20 /OUTPUT 5 "IDRsOut"
    .port_info 21 /INPUT 5 "MEMWBDst"
    .port_info 22 /INPUT 32 "MEMWBWriteData"
    .port_info 23 /INPUT 32 "EXMEMALUResultOut"
    .port_info 24 /INPUT 1 "Hazard"
    .port_info 25 /INPUT 32 "IFIDInstr"
    .port_info 26 /INPUT 32 "IFIDPCPlus4"
    .port_info 27 /INPUT 1 "clock"
    .port_info 28 /INPUT 1 "forward1"
    .port_info 29 /INPUT 1 "forward2"
    .port_info 30 /INPUT 32 "IFPCPlus4Out"
    .port_info 31 /INPUT 5 "RegFile_Address"
    .port_info 32 /OUTPUT 32 "RegOutOut"
L_0x7fc07ce2b0b0 .functor OR 1, v0x7fc07ce1c190_0, v0x7fc07ce1c850_0, C4<0>, C4<0>;
L_0x7fc07ce2b120 .functor BUFZ 5, v0x7fc07ce20990_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fc07ce2b190 .functor BUFZ 5, v0x7fc07ce21760_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fc07ce1fcf0_0 .net "BranchOrNot", 0 0, v0x7fc07ce1c190_0;  1 drivers
v0x7fc07ce1fd80_0 .net "BranchTarget", 31 0, v0x7fc07ce1b630_0;  1 drivers
v0x7fc07ce1fe60_0 .net "EXMEMALUResultOut", 31 0, L_0x7fc07ce2c1e0;  alias, 1 drivers
v0x7fc07ce1ff30_0 .net "Equal", 0 0, v0x7fc07ce1b930_0;  1 drivers
v0x7fc07ce20000_0 .net "Hazard", 0 0, v0x7fc07ce1a1c0_0;  alias, 1 drivers
v0x7fc07ce200d0_0 .net "IDALUOp", 1 0, v0x7fc07ce1bf60_0;  1 drivers
v0x7fc07ce20160_0 .net "IDALUSrc", 0 0, v0x7fc07ce1c020_0;  1 drivers
v0x7fc07ce201f0_0 .net "IDBranch", 0 0, v0x7fc07ce1c0c0_0;  alias, 1 drivers
v0x7fc07ce202c0_0 .var "IDEXALUOp", 1 0;
v0x7fc07ce203d0_0 .var "IDEXALUSrc", 0 0;
v0x7fc07ce204a0_0 .var "IDEXImm", 31 0;
v0x7fc07ce20570_0 .var "IDEXMemRead", 0 0;
v0x7fc07ce20640_0 .var "IDEXMemWrite", 0 0;
v0x7fc07ce206d0_0 .var "IDEXMemtoReg", 0 0;
v0x7fc07ce20760_0 .var "IDEXRd", 4 0;
v0x7fc07ce20830_0 .var "IDEXReadData1", 31 0;
v0x7fc07ce20900_0 .var "IDEXReadData2", 31 0;
v0x7fc07ce20ad0_0 .var "IDEXRegDst", 0 0;
v0x7fc07ce20b60_0 .var "IDEXRegWrite", 0 0;
v0x7fc07ce20bf0_0 .var "IDEXRs", 4 0;
v0x7fc07ce20cc0_0 .var "IDEXRt", 4 0;
v0x7fc07ce20dd0_0 .net "IDJump", 0 0, v0x7fc07ce1c850_0;  alias, 1 drivers
v0x7fc07ce20e60_0 .net "IDJumpTarget", 31 0, L_0x7fc07ce2ae00;  alias, 1 drivers
v0x7fc07ce20ef0_0 .net "IDMemRead", 0 0, v0x7fc07ce1c390_0;  1 drivers
v0x7fc07ce20f80_0 .net "IDMemWrite", 0 0, v0x7fc07ce1c430_0;  1 drivers
v0x7fc07ce21010_0 .net "IDMemtoReg", 0 0, v0x7fc07ce1c4d0_0;  1 drivers
v0x7fc07ce210a0_0 .net "IDNonJumpTarget", 31 0, v0x7fc07ce1df80_0;  alias, 1 drivers
v0x7fc07ce21130_0 .net "IDOpcode", 5 0, L_0x7fc07ce2af20;  1 drivers
v0x7fc07ce211c0_0 .var "IDRd", 4 0;
v0x7fc07ce21250_0 .net "IDReaddata1", 31 0, v0x7fc07ce1d300_0;  1 drivers
v0x7fc07ce212e0_0 .net "IDReaddata2", 31 0, v0x7fc07ce1d940_0;  1 drivers
v0x7fc07ce213b0_0 .net "IDRegDst", 0 0, v0x7fc07ce1c5e0_0;  1 drivers
v0x7fc07ce21440_0 .net "IDRegWrite", 0 0, v0x7fc07ce1c670_0;  1 drivers
v0x7fc07ce20990_0 .var "IDRs", 4 0;
v0x7fc07ce216d0_0 .net "IDRsOut", 4 0, L_0x7fc07ce2b120;  alias, 1 drivers
v0x7fc07ce21760_0 .var "IDRt", 4 0;
v0x7fc07ce217f0_0 .net "IDRtOut", 4 0, L_0x7fc07ce2b190;  alias, 1 drivers
v0x7fc07ce21880_0 .net "IDSignedImm", 31 0, v0x7fc07ce1cce0_0;  1 drivers
v0x7fc07ce21950_0 .net "IFIDFlush", 0 0, L_0x7fc07ce2b0b0;  alias, 1 drivers
v0x7fc07ce219e0_0 .net "IFIDInstr", 31 0, v0x7fc07ce246e0_0;  alias, 1 drivers
v0x7fc07ce21a70_0 .net "IFIDPCPlus4", 31 0, v0x7fc07ce24770_0;  alias, 1 drivers
v0x7fc07ce21b10_0 .net "IFPCPlus4Out", 31 0, L_0x7fc07ce2a880;  alias, 1 drivers
v0x7fc07ce21bc0_0 .net "ImmTimes4", 31 0, v0x7fc07ce1fc60_0;  1 drivers
v0x7fc07ce21c90_0 .net "MEMWBDst", 4 0, v0x7fc07ce26600_0;  alias, 1 drivers
v0x7fc07ce21d70_0 .net "MEMWBRegWrite", 0 0, L_0x7fc07ce2c4d0;  alias, 1 drivers
v0x7fc07ce21e00_0 .net "MEMWBWriteData", 31 0, v0x7fc07ce27330_0;  alias, 1 drivers
v0x7fc07ce21f10_0 .net "PreJump1", 27 0, L_0x7fc07ce2ab60;  1 drivers
v0x7fc07ce21fc0_0 .net "PreJump2", 27 0, v0x7fc07ce1f7e0_0;  1 drivers
v0x7fc07ce22050_0 .net "RFReadData1", 31 0, v0x7fc07ce1e3c0_0;  1 drivers
v0x7fc07ce22120_0 .net "RFReadData2", 31 0, v0x7fc07ce1e490_0;  1 drivers
v0x7fc07ce221f0_0 .net "RegFile_Address", 4 0, o0x7fc07e144348;  alias, 0 drivers
v0x7fc07ce22280_0 .net "RegOutOut", 31 0, L_0x7fc07ce2b240;  alias, 1 drivers
v0x7fc07ce22310_0 .net "RegOutOutOut", 0 0, L_0x7fc07ce2b640;  1 drivers
L_0x7fc07e173098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce223a0_0 .net/2u *"_s0", 1 0, L_0x7fc07e173098;  1 drivers
L_0x7fc07e1730e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce22440_0 .net *"_s21", 30 0, L_0x7fc07e1730e0;  1 drivers
v0x7fc07ce224f0_0 .net *"_s3", 25 0, L_0x7fc07ce2aac0;  1 drivers
v0x7fc07ce225a0_0 .net *"_s7", 3 0, L_0x7fc07ce2ace0;  1 drivers
v0x7fc07ce22650_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
v0x7fc07ce22720_0 .net "forward1", 0 0, o0x7fc07e143f58;  alias, 0 drivers
v0x7fc07ce227b0_0 .net "forward2", 0 0, o0x7fc07e1440a8;  alias, 0 drivers
E_0x7fc07ce1a520 .event edge, v0x7fc07ce219e0_0;
L_0x7fc07ce2aac0 .part v0x7fc07ce246e0_0, 0, 26;
L_0x7fc07ce2ab60 .concat [ 26 2 0 0], L_0x7fc07ce2aac0, L_0x7fc07e173098;
L_0x7fc07ce2ace0 .part v0x7fc07ce24770_0, 28, 4;
L_0x7fc07ce2ae00 .concat [ 28 4 0 0], v0x7fc07ce1f7e0_0, L_0x7fc07ce2ace0;
L_0x7fc07ce2af20 .part v0x7fc07ce246e0_0, 26, 6;
L_0x7fc07ce2b240 .concat [ 1 31 0 0], L_0x7fc07ce2b640, L_0x7fc07e1730e0;
L_0x7fc07ce2b360 .part v0x7fc07ce246e0_0, 0, 16;
S_0x7fc07ce1b250 .scope module, "adder" "ALU_Adder" 10 66, 11 3 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Operand1"
    .port_info 1 /INPUT 32 "Operand2"
    .port_info 2 /OUTPUT 32 "Result"
v0x7fc07ce1b4d0_0 .net "Operand1", 31 0, v0x7fc07ce24770_0;  alias, 1 drivers
v0x7fc07ce1b590_0 .net "Operand2", 31 0, v0x7fc07ce1fc60_0;  alias, 1 drivers
v0x7fc07ce1b630_0 .var "Result", 31 0;
E_0x7fc07ce1b480 .event edge, v0x7fc07ce1b590_0, v0x7fc07ce1b4d0_0;
S_0x7fc07ce1b6e0 .scope module, "cmp" "Comparator" 10 64, 12 1 0, S_0x7fc07ce1aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 1 "equal"
v0x7fc07ce1b930_0 .var "equal", 0 0;
v0x7fc07ce1b9e0_0 .net "in1", 31 0, v0x7fc07ce1d300_0;  alias, 1 drivers
v0x7fc07ce1ba90_0 .net "in2", 31 0, v0x7fc07ce1d940_0;  alias, 1 drivers
E_0x7fc07ce1b8f0 .event edge, v0x7fc07ce1ba90_0, v0x7fc07ce1b9e0_0;
S_0x7fc07ce1bba0 .scope module, "cntrl" "Control" 10 58, 13 3 0, S_0x7fc07ce1aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instruction"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "BranchOrNot"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /INPUT 1 "equal"
v0x7fc07ce1bf60_0 .var "ALUOp", 1 0;
v0x7fc07ce1c020_0 .var "ALUSrc", 0 0;
v0x7fc07ce1c0c0_0 .var "Branch", 0 0;
v0x7fc07ce1c190_0 .var "BranchOrNot", 0 0;
v0x7fc07ce1c220_0 .var "Branch_Beq", 0 0;
v0x7fc07ce1c2f0_0 .var "Branch_Bne", 0 0;
v0x7fc07ce1c390_0 .var "MemRead", 0 0;
v0x7fc07ce1c430_0 .var "MemWrite", 0 0;
v0x7fc07ce1c4d0_0 .var "MemtoReg", 0 0;
v0x7fc07ce1c5e0_0 .var "RegDst", 0 0;
v0x7fc07ce1c670_0 .var "RegWrite", 0 0;
v0x7fc07ce1c710_0 .net "equal", 0 0, v0x7fc07ce1b930_0;  alias, 1 drivers
v0x7fc07ce1c7c0_0 .net "instruction", 5 0, L_0x7fc07ce2af20;  alias, 1 drivers
v0x7fc07ce1c850_0 .var "jump", 0 0;
E_0x7fc07ce1bed0 .event edge, v0x7fc07ce1b930_0, v0x7fc07ce1c2f0_0, v0x7fc07ce1c220_0;
E_0x7fc07ce1bf20 .event edge, v0x7fc07ce1c7c0_0;
S_0x7fc07ce1c9e0 .scope module, "ext" "Sign_Extension" 10 56, 14 1 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataIn"
    .port_info 1 /OUTPUT 32 "dataOut"
v0x7fc07ce1cc20_0 .net "dataIn", 15 0, L_0x7fc07ce2b360;  1 drivers
v0x7fc07ce1cce0_0 .var "dataOut", 31 0;
E_0x7fc07ce1cbd0 .event edge, v0x7fc07ce1cc20_0;
S_0x7fc07ce1cd80 .scope module, "mux1" "Mux_2_1" 10 62, 7 1 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fc07ce1cf70 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce1d120_0 .net "Sel", 0 0, o0x7fc07e143f58;  alias, 0 drivers
v0x7fc07ce1d1d0_0 .net "dataIn0", 31 0, v0x7fc07ce1e3c0_0;  alias, 1 drivers
v0x7fc07ce1d270_0 .net "dataIn1", 31 0, L_0x7fc07ce2c1e0;  alias, 1 drivers
v0x7fc07ce1d300_0 .var "dataOut", 31 0;
E_0x7fc07ce1d0d0 .event edge, v0x7fc07ce1d270_0, v0x7fc07ce1d1d0_0, v0x7fc07ce1d120_0;
S_0x7fc07ce1d3d0 .scope module, "mux2" "Mux_2_1" 10 63, 7 1 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fc07ce1d580 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce1d760_0 .net "Sel", 0 0, o0x7fc07e1440a8;  alias, 0 drivers
v0x7fc07ce1d810_0 .net "dataIn0", 31 0, v0x7fc07ce1e490_0;  alias, 1 drivers
v0x7fc07ce1d8b0_0 .net "dataIn1", 31 0, L_0x7fc07ce2c1e0;  alias, 1 drivers
v0x7fc07ce1d940_0 .var "dataOut", 31 0;
E_0x7fc07ce1d700 .event edge, v0x7fc07ce1d270_0, v0x7fc07ce1d810_0, v0x7fc07ce1d760_0;
S_0x7fc07ce1da10 .scope module, "mux3" "Mux_2_1" 10 67, 7 1 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fc07ce1dbc0 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce1dda0_0 .net "Sel", 0 0, v0x7fc07ce1c190_0;  alias, 1 drivers
v0x7fc07ce1de60_0 .net "dataIn0", 31 0, L_0x7fc07ce2a880;  alias, 1 drivers
v0x7fc07ce1def0_0 .net "dataIn1", 31 0, v0x7fc07ce1b630_0;  alias, 1 drivers
v0x7fc07ce1df80_0 .var "dataOut", 31 0;
E_0x7fc07ce1dd40 .event edge, v0x7fc07ce1b630_0, v0x7fc07ce1de60_0, v0x7fc07ce1c190_0;
S_0x7fc07ce1e050 .scope module, "rf" "Register_File" 10 60, 15 1 0, S_0x7fc07ce1aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "ReadReg1"
    .port_info 3 /INPUT 5 "ReadReg2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
    .port_info 8 /INPUT 5 "RegFile_Address"
    .port_info 9 /OUTPUT 1 "RegOutOutOut"
v0x7fc07ce1e3c0_0 .var "ReadData1", 31 0;
v0x7fc07ce1e490_0 .var "ReadData2", 31 0;
v0x7fc07ce1e540_0 .net "ReadReg1", 4 0, v0x7fc07ce20990_0;  1 drivers
v0x7fc07ce1e5f0_0 .net "ReadReg2", 4 0, v0x7fc07ce21760_0;  1 drivers
v0x7fc07ce1e6a0_0 .net "RegFile_Address", 4 0, o0x7fc07e144348;  alias, 0 drivers
v0x7fc07ce1e790_0 .net "RegOutOutOut", 0 0, L_0x7fc07ce2b640;  alias, 1 drivers
v0x7fc07ce1e830_0 .net "RegWrite", 0 0, L_0x7fc07ce2c4d0;  alias, 1 drivers
v0x7fc07ce1e8d0_0 .net "WriteData", 31 0, v0x7fc07ce27330_0;  alias, 1 drivers
v0x7fc07ce1e970_0 .net "WriteReg", 4 0, v0x7fc07ce26600_0;  alias, 1 drivers
v0x7fc07ce1eaa0_0 .net *"_s0", 31 0, L_0x7fc07ce2b440;  1 drivers
v0x7fc07ce1eb30_0 .net *"_s11", 31 0, L_0x7fc07ce2b720;  1 drivers
v0x7fc07ce1ebc0_0 .net *"_s13", 6 0, L_0x7fc07ce2b7c0;  1 drivers
L_0x7fc07e173170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce1ec50_0 .net *"_s16", 1 0, L_0x7fc07e173170;  1 drivers
v0x7fc07ce1ed00_0 .net *"_s18", 31 0, L_0x7fc07ce2b910;  1 drivers
v0x7fc07ce1edb0_0 .net *"_s2", 6 0, L_0x7fc07ce2b4e0;  1 drivers
v0x7fc07ce1ee60_0 .net *"_s20", 6 0, L_0x7fc07ce2b9b0;  1 drivers
L_0x7fc07e1731b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce1ef10_0 .net *"_s23", 1 0, L_0x7fc07e1731b8;  1 drivers
L_0x7fc07e173128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce1f0c0_0 .net *"_s5", 1 0, L_0x7fc07e173128;  1 drivers
v0x7fc07ce1f170_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
v0x7fc07ce1f220_0 .var/i "i", 31 0;
v0x7fc07ce1f2b0 .array "registerMem", 0 31, 31 0;
E_0x7fc07ce1e340 .event negedge, v0x7fc07ce18ea0_0;
E_0x7fc07ce1e390 .event edge, L_0x7fc07ce2b910, L_0x7fc07ce2b720, v0x7fc07ce1e5f0_0, v0x7fc07ce1e540_0;
L_0x7fc07ce2b440 .array/port v0x7fc07ce1f2b0, L_0x7fc07ce2b4e0;
L_0x7fc07ce2b4e0 .concat [ 5 2 0 0], o0x7fc07e144348, L_0x7fc07e173128;
L_0x7fc07ce2b640 .part L_0x7fc07ce2b440, 0, 1;
L_0x7fc07ce2b720 .array/port v0x7fc07ce1f2b0, L_0x7fc07ce2b7c0;
L_0x7fc07ce2b7c0 .concat [ 5 2 0 0], v0x7fc07ce20990_0, L_0x7fc07e173170;
L_0x7fc07ce2b910 .array/port v0x7fc07ce1f2b0, L_0x7fc07ce2b9b0;
L_0x7fc07ce2b9b0 .concat [ 5 2 0 0], v0x7fc07ce21760_0, L_0x7fc07e1731b8;
S_0x7fc07ce1f3d0 .scope module, "shftr1" "Shifter" 10 57, 16 1 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "dataIn"
    .port_info 1 /OUTPUT 28 "rdataOut"
P_0x7fc07ce1cf30 .param/l "dataWidth" 0 16 2, +C4<00000000000000000000000000011100>;
v0x7fc07ce1f720_0 .net "dataIn", 27 0, L_0x7fc07ce2ab60;  alias, 1 drivers
v0x7fc07ce1f7e0_0 .var "rdataOut", 27 0;
E_0x7fc07ce1f6d0 .event edge, v0x7fc07ce1f720_0;
S_0x7fc07ce1f880 .scope module, "shftr2" "Shifter" 10 65, 16 1 0, S_0x7fc07ce1aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn"
    .port_info 1 /OUTPUT 32 "rdataOut"
P_0x7fc07ce1f630 .param/l "dataWidth" 0 16 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce1fb90_0 .net "dataIn", 31 0, v0x7fc07ce1cce0_0;  alias, 1 drivers
v0x7fc07ce1fc60_0 .var "rdataOut", 31 0;
E_0x7fc07ce1fb40 .event edge, v0x7fc07ce1cce0_0;
S_0x7fc07ce22b60 .scope module, "IF" "IFStage" 2 35, 17 6 0, S_0x7fc07ce04540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IDJumpTarget"
    .port_info 1 /INPUT 1 "IFIDFlush"
    .port_info 2 /INPUT 32 "IDNonJumpTarget"
    .port_info 3 /INPUT 1 "IDJump"
    .port_info 4 /OUTPUT 32 "IFPCPlus4Out"
    .port_info 5 /OUTPUT 32 "IFIDPCPlus4"
    .port_info 6 /OUTPUT 32 "IFIDInstr"
    .port_info 7 /INPUT 1 "IFIDWrite"
    .port_info 8 /INPUT 1 "IFPCWrite"
    .port_info 9 /INPUT 1 "clock"
    .port_info 10 /OUTPUT 1 "PCOut"
L_0x7fc07ce2a880 .functor BUFZ 32, v0x7fc07ce23180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc07ce24360_0 .net "CurrentPC", 31 0, v0x7fc07ce24190_0;  1 drivers
v0x7fc07ce24410_0 .net "IDJump", 0 0, v0x7fc07ce1c850_0;  alias, 1 drivers
v0x7fc07ce244b0_0 .net "IDJumpTarget", 31 0, L_0x7fc07ce2ae00;  alias, 1 drivers
v0x7fc07ce24580_0 .net "IDNonJumpTarget", 31 0, v0x7fc07ce1df80_0;  alias, 1 drivers
v0x7fc07ce24610_0 .net "IFIDFlush", 0 0, L_0x7fc07ce2b0b0;  alias, 1 drivers
v0x7fc07ce246e0_0 .var "IFIDInstr", 31 0;
v0x7fc07ce24770_0 .var "IFIDPCPlus4", 31 0;
v0x7fc07ce24840_0 .net "IFIDWrite", 0 0, v0x7fc07ce1a800_0;  alias, 1 drivers
v0x7fc07ce248d0_0 .net "IFInstr", 31 0, v0x7fc07ce23570_0;  1 drivers
v0x7fc07ce24a00_0 .net "IFPCPlus4", 31 0, v0x7fc07ce23180_0;  1 drivers
v0x7fc07ce24a90_0 .net "IFPCPlus4Out", 31 0, L_0x7fc07ce2a880;  alias, 1 drivers
v0x7fc07ce24b60_0 .net "IFPCWrite", 0 0, v0x7fc07ce1a8a0_0;  alias, 1 drivers
v0x7fc07ce24c30_0 .net "NextPC", 31 0, v0x7fc07ce23d60_0;  1 drivers
v0x7fc07ce24d00_0 .net "PCOut", 0 0, L_0x7fc07ce2a970;  alias, 1 drivers
v0x7fc07ce24d90_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
L_0x7fc07ce2a970 .part v0x7fc07ce24190_0, 0, 1;
S_0x7fc07ce22dd0 .scope module, "adder" "ALU_Adder" 17 29, 11 3 0, S_0x7fc07ce22b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Operand1"
    .port_info 1 /INPUT 32 "Operand2"
    .port_info 2 /OUTPUT 32 "Result"
L_0x7fc07e173050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc07ce23010_0 .net "Operand1", 31 0, L_0x7fc07e173050;  1 drivers
v0x7fc07ce230d0_0 .net "Operand2", 31 0, v0x7fc07ce24190_0;  alias, 1 drivers
v0x7fc07ce23180_0 .var "Result", 31 0;
E_0x7fc07ce22fd0 .event edge, v0x7fc07ce230d0_0, v0x7fc07ce23010_0;
S_0x7fc07ce23290 .scope module, "im" "Instruction_Memory" 17 30, 18 1 0, S_0x7fc07ce22b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x7fc07ce234b0_0 .var/i "i", 31 0;
v0x7fc07ce23570_0 .var "instruction", 31 0;
v0x7fc07ce23620 .array "memory", 255 0, 7 0;
v0x7fc07ce236d0_0 .net "readAddr", 31 0, v0x7fc07ce24190_0;  alias, 1 drivers
E_0x7fc07ce23480 .event edge, v0x7fc07ce230d0_0;
S_0x7fc07ce237b0 .scope module, "mux1" "Mux_2_1" 17 28, 7 1 0, S_0x7fc07ce22b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fc07ce23980 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce23b70_0 .net "Sel", 0 0, v0x7fc07ce1c850_0;  alias, 1 drivers
v0x7fc07ce23c40_0 .net "dataIn0", 31 0, v0x7fc07ce1df80_0;  alias, 1 drivers
v0x7fc07ce23cd0_0 .net "dataIn1", 31 0, L_0x7fc07ce2ae00;  alias, 1 drivers
v0x7fc07ce23d60_0 .var "dataOut", 31 0;
E_0x7fc07ce23b20 .event edge, v0x7fc07ce20e60_0, v0x7fc07ce1df80_0, v0x7fc07ce1c850_0;
S_0x7fc07ce23e30 .scope module, "pc" "PC" 17 31, 19 1 0, S_0x7fc07ce22b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextInstrAddr"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 32 "currentInstrAddr"
    .port_info 3 /INPUT 1 "IFPCWrite"
v0x7fc07ce24040_0 .net "IFPCWrite", 0 0, v0x7fc07ce1a8a0_0;  alias, 1 drivers
v0x7fc07ce24100_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
v0x7fc07ce24190_0 .var "currentInstrAddr", 31 0;
v0x7fc07ce24280_0 .net "nextInstrAddr", 31 0, v0x7fc07ce23d60_0;  alias, 1 drivers
S_0x7fc07ce24f50 .scope module, "MEM" "MEMStage" 2 47, 20 3 0, S_0x7fc07ce04540;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "EXMEMDst"
    .port_info 1 /INPUT 1 "EXMEMMemWrite"
    .port_info 2 /INPUT 1 "EXMEMMemRead"
    .port_info 3 /INPUT 1 "EXMEMRegWrite"
    .port_info 4 /INPUT 1 "EXMEMMemtoReg"
    .port_info 5 /INPUT 32 "EXMEMWriteData"
    .port_info 6 /INPUT 32 "EXMEMALUResult"
    .port_info 7 /OUTPUT 1 "EXMEMMemReadOut"
    .port_info 8 /OUTPUT 1 "EXMEMRegWriteOut"
    .port_info 9 /OUTPUT 5 "EXMEMDstOut"
    .port_info 10 /OUTPUT 1 "MEMWBRegWrite"
    .port_info 11 /OUTPUT 1 "MEMWBMemtoReg"
    .port_info 12 /OUTPUT 32 "MEMWBReadData"
    .port_info 13 /OUTPUT 32 "MEMWBALUResult"
    .port_info 14 /OUTPUT 5 "MEMWBDst"
    .port_info 15 /OUTPUT 32 "EXMEMALUResultOut"
    .port_info 16 /INPUT 1 "clock"
L_0x7fc07ce2c010 .functor BUFZ 1, v0x7fc07ce17a00_0, C4<0>, C4<0>, C4<0>;
L_0x7fc07ce2c080 .functor BUFZ 1, v0x7fc07ce17d00_0, C4<0>, C4<0>, C4<0>;
L_0x7fc07ce2c130 .functor BUFZ 5, v0x7fc07ce17960_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fc07ce2c1e0 .functor BUFZ 32, v0x7fc07ce17c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc07ce25d90_0 .net "EXMEMALUResult", 31 0, v0x7fc07ce17c60_0;  alias, 1 drivers
v0x7fc07ce25e20_0 .net "EXMEMALUResultOut", 31 0, L_0x7fc07ce2c1e0;  alias, 1 drivers
v0x7fc07ce25eb0_0 .net "EXMEMDst", 4 0, v0x7fc07ce17960_0;  alias, 1 drivers
v0x7fc07ce25f40_0 .net "EXMEMDstOut", 4 0, L_0x7fc07ce2c130;  alias, 1 drivers
v0x7fc07ce25fd0_0 .net "EXMEMMemRead", 0 0, v0x7fc07ce17a00_0;  alias, 1 drivers
v0x7fc07ce260a0_0 .net "EXMEMMemReadOut", 0 0, L_0x7fc07ce2c010;  alias, 1 drivers
v0x7fc07ce26140_0 .net "EXMEMMemWrite", 0 0, v0x7fc07ce17aa0_0;  alias, 1 drivers
v0x7fc07ce26210_0 .net "EXMEMMemtoReg", 0 0, v0x7fc07ce17bc0_0;  alias, 1 drivers
v0x7fc07ce262a0_0 .net "EXMEMRegWrite", 0 0, v0x7fc07ce17d00_0;  alias, 1 drivers
v0x7fc07ce263b0_0 .net "EXMEMRegWriteOut", 0 0, L_0x7fc07ce2c080;  alias, 1 drivers
v0x7fc07ce26440_0 .net "EXMEMWriteData", 31 0, v0x7fc07ce17da0_0;  alias, 1 drivers
v0x7fc07ce264d0_0 .net "MEMReadData", 31 0, v0x7fc07ce25820_0;  1 drivers
v0x7fc07ce26560_0 .var "MEMWBALUResult", 31 0;
v0x7fc07ce26600_0 .var "MEMWBDst", 4 0;
v0x7fc07ce266a0_0 .var "MEMWBMemtoReg", 0 0;
v0x7fc07ce26740_0 .var "MEMWBReadData", 31 0;
v0x7fc07ce267f0_0 .var "MEMWBRegWrite", 0 0;
v0x7fc07ce269a0_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
S_0x7fc07ce25330 .scope module, "dm" "Data_Memory" 20 31, 21 1 0, S_0x7fc07ce24f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /INPUT 32 "WriteData"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /OUTPUT 32 "ReadData"
    .port_info 5 /INPUT 1 "clock"
v0x7fc07ce255d0_0 .net "Address", 31 0, v0x7fc07ce17c60_0;  alias, 1 drivers
v0x7fc07ce25700_0 .net "MemRead", 0 0, v0x7fc07ce17a00_0;  alias, 1 drivers
v0x7fc07ce25790_0 .net "MemWrite", 0 0, v0x7fc07ce17aa0_0;  alias, 1 drivers
v0x7fc07ce25820_0 .var "ReadData", 31 0;
v0x7fc07ce258b0_0 .net "WriteData", 31 0, v0x7fc07ce17da0_0;  alias, 1 drivers
v0x7fc07ce25980_0 .net *"_s5", 31 0, L_0x7fc07ce2c250;  1 drivers
v0x7fc07ce25a10_0 .net *"_s8", 29 0, L_0x7fc07ce2c2f0;  1 drivers
v0x7fc07ce25aa0_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
v0x7fc07ce25b30 .array "dataMem", 1023 0, 31 0;
v0x7fc07ce25c50_0 .var/i "i", 31 0;
E_0x7fc07ce25570 .event edge, L_0x7fc07ce2c250, v0x7fc07ce17a00_0, v0x7fc07ce15e30_0;
L_0x7fc07ce2c250 .array/port v0x7fc07ce25b30, L_0x7fc07ce2c2f0;
L_0x7fc07ce2c2f0 .part v0x7fc07ce17c60_0, 2, 30;
S_0x7fc07ce26b40 .scope module, "WB" "WBStage" 2 50, 22 3 0, S_0x7fc07ce04540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "MEMWBRegWriteOut"
    .port_info 1 /OUTPUT 32 "MEMWBWriteData"
    .port_info 2 /OUTPUT 5 "MEMWBDstOut"
    .port_info 3 /INPUT 5 "MEMWBDst"
    .port_info 4 /INPUT 32 "MEMWBALUResult"
    .port_info 5 /INPUT 32 "MEMWBReadData"
    .port_info 6 /INPUT 1 "MEMWBMemtoReg"
    .port_info 7 /INPUT 1 "MEMWBRegWrite"
    .port_info 8 /INPUT 1 "clock"
L_0x7fc07ce2c4d0 .functor BUFZ 1, v0x7fc07ce267f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fc07ce2c5c0 .functor BUFZ 5, v0x7fc07ce26600_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fc07ce273f0_0 .net "MEMWBALUResult", 31 0, v0x7fc07ce26560_0;  alias, 1 drivers
v0x7fc07ce274e0_0 .net "MEMWBDst", 4 0, v0x7fc07ce26600_0;  alias, 1 drivers
v0x7fc07ce275f0_0 .net "MEMWBDstOut", 4 0, L_0x7fc07ce2c5c0;  alias, 1 drivers
v0x7fc07ce27680_0 .net "MEMWBMemtoReg", 0 0, v0x7fc07ce266a0_0;  alias, 1 drivers
v0x7fc07ce27710_0 .net "MEMWBReadData", 31 0, v0x7fc07ce26740_0;  alias, 1 drivers
v0x7fc07ce27820_0 .net "MEMWBRegWrite", 0 0, v0x7fc07ce267f0_0;  alias, 1 drivers
v0x7fc07ce278f0_0 .net "MEMWBRegWriteOut", 0 0, L_0x7fc07ce2c4d0;  alias, 1 drivers
v0x7fc07ce279c0_0 .net "MEMWBWriteData", 31 0, v0x7fc07ce27330_0;  alias, 1 drivers
v0x7fc07ce27a50_0 .net "clock", 0 0, o0x7fc07e142bd8;  alias, 0 drivers
S_0x7fc07ce26e20 .scope module, "mux" "Mux_2_1" 22 18, 7 1 0, S_0x7fc07ce26b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fc07ce26fe0 .param/l "dataWidth" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc07ce27150_0 .net "Sel", 0 0, v0x7fc07ce266a0_0;  alias, 1 drivers
v0x7fc07ce27210_0 .net "dataIn0", 31 0, v0x7fc07ce26560_0;  alias, 1 drivers
v0x7fc07ce272a0_0 .net "dataIn1", 31 0, v0x7fc07ce26740_0;  alias, 1 drivers
v0x7fc07ce27330_0 .var "dataOut", 31 0;
E_0x7fc07ce27100 .event edge, v0x7fc07ce26740_0, v0x7fc07ce26560_0, v0x7fc07ce266a0_0;
    .scope S_0x7fc07ce237b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce23d60_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fc07ce237b0;
T_1 ;
    %wait E_0x7fc07ce23b20;
    %load/vec4 v0x7fc07ce23b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc07ce23cd0_0;
    %store/vec4 v0x7fc07ce23d60_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc07ce23c40_0;
    %store/vec4 v0x7fc07ce23d60_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc07ce22dd0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce23180_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fc07ce22dd0;
T_3 ;
    %wait E_0x7fc07ce22fd0;
    %load/vec4 v0x7fc07ce23010_0;
    %load/vec4 v0x7fc07ce230d0_0;
    %add;
    %store/vec4 v0x7fc07ce23180_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc07ce23290;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce23570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce234b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fc07ce234b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fc07ce234b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fc07ce23620, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fc07ce234b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fc07ce23620, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fc07ce234b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fc07ce23620, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fc07ce234b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x7fc07ce23620, 4, 0;
    %load/vec4 v0x7fc07ce234b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc07ce234b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 18 22 "$readmemb", "InstructionMem_for_P2_Demo_bonus.txt", v0x7fc07ce23620 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fc07ce23290;
T_5 ;
    %wait E_0x7fc07ce23480;
    %load/vec4 v0x7fc07ce236d0_0;
    %parti/s 30, 2, 3;
    %pad/u 33;
    %pad/u 35;
    %muli 4, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce23620, 4;
    %load/vec4 v0x7fc07ce236d0_0;
    %parti/s 30, 2, 3;
    %pad/u 33;
    %pad/u 35;
    %muli 4, 0, 35;
    %pad/u 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce23620, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc07ce236d0_0;
    %parti/s 30, 2, 3;
    %pad/u 33;
    %pad/u 35;
    %muli 4, 0, 35;
    %pad/u 36;
    %pushi/vec4 2, 0, 3;
    %pad/s 36;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce23620, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc07ce236d0_0;
    %parti/s 30, 2, 3;
    %pad/u 33;
    %pad/u 35;
    %muli 4, 0, 35;
    %pad/u 36;
    %pushi/vec4 3, 0, 3;
    %pad/s 36;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce23620, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc07ce23570_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc07ce23e30;
T_6 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7fc07ce24190_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7fc07ce23e30;
T_7 ;
    %wait E_0x7fc07ce04c90;
    %load/vec4 v0x7fc07ce24040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fc07ce24280_0;
    %store/vec4 v0x7fc07ce24190_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc07ce22b60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce24770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce246e0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x7fc07ce22b60;
T_9 ;
    %wait E_0x7fc07ce04c90;
    %load/vec4 v0x7fc07ce24610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce24770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce246e0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc07ce24840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fc07ce24a00_0;
    %store/vec4 v0x7fc07ce24770_0, 0, 32;
    %load/vec4 v0x7fc07ce248d0_0;
    %store/vec4 v0x7fc07ce246e0_0, 0, 32;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc07ce1c9e0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1cce0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fc07ce1c9e0;
T_11 ;
    %wait E_0x7fc07ce1cbd0;
    %load/vec4 v0x7fc07ce1cc20_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x7fc07ce1cc20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc07ce1cce0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fc07ce1cc20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc07ce1cce0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc07ce1f3d0;
T_12 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x7fc07ce1f7e0_0, 0, 28;
    %end;
    .thread T_12;
    .scope S_0x7fc07ce1f3d0;
T_13 ;
    %wait E_0x7fc07ce1f6d0;
    %load/vec4 v0x7fc07ce1f720_0;
    %muli 4, 0, 28;
    %store/vec4 v0x7fc07ce1f7e0_0, 0, 28;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc07ce1bba0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fc07ce1bba0;
T_15 ;
    %wait E_0x7fc07ce1bf20;
    %load/vec4 v0x7fc07ce1c7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c4d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc07ce1bf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c850_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fc07ce1bba0;
T_16 ;
    %wait E_0x7fc07ce1bed0;
    %load/vec4 v0x7fc07ce1c220_0;
    %load/vec4 v0x7fc07ce1c710_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fc07ce1c2f0_0;
    %load/vec4 v0x7fc07ce1c710_0;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c190_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c190_0, 0, 1;
T_16.1 ;
    %load/vec4 v0x7fc07ce1c220_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fc07ce1c2f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1c0c0_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1c0c0_0, 0, 1;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc07ce1e050;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1e3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1e490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1f220_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fc07ce1f220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc07ce1f220_0;
    %store/vec4a v0x7fc07ce1f2b0, 4, 0;
    %load/vec4 v0x7fc07ce1f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc07ce1f220_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x7fc07ce1e050;
T_18 ;
    %wait E_0x7fc07ce1e390;
    %load/vec4 v0x7fc07ce1e540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce1f2b0, 4;
    %store/vec4 v0x7fc07ce1e3c0_0, 0, 32;
    %load/vec4 v0x7fc07ce1e5f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce1f2b0, 4;
    %store/vec4 v0x7fc07ce1e490_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fc07ce1e050;
T_19 ;
    %wait E_0x7fc07ce1e340;
    %load/vec4 v0x7fc07ce1e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fc07ce1e8d0_0;
    %load/vec4 v0x7fc07ce1e970_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc07ce1f2b0, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fc07ce1cd80;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1d300_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x7fc07ce1cd80;
T_21 ;
    %wait E_0x7fc07ce1d0d0;
    %load/vec4 v0x7fc07ce1d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fc07ce1d270_0;
    %store/vec4 v0x7fc07ce1d300_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fc07ce1d1d0_0;
    %store/vec4 v0x7fc07ce1d300_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fc07ce1d3d0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1d940_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x7fc07ce1d3d0;
T_23 ;
    %wait E_0x7fc07ce1d700;
    %load/vec4 v0x7fc07ce1d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7fc07ce1d8b0_0;
    %store/vec4 v0x7fc07ce1d940_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fc07ce1d810_0;
    %store/vec4 v0x7fc07ce1d940_0, 0, 32;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fc07ce1b6e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1b930_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7fc07ce1b6e0;
T_25 ;
    %wait E_0x7fc07ce1b8f0;
    %load/vec4 v0x7fc07ce1b9e0_0;
    %load/vec4 v0x7fc07ce1ba90_0;
    %cmp/e;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1b930_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1b930_0, 0, 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fc07ce1f880;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1fc60_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x7fc07ce1f880;
T_27 ;
    %wait E_0x7fc07ce1fb40;
    %load/vec4 v0x7fc07ce1fb90_0;
    %muli 4, 0, 32;
    %store/vec4 v0x7fc07ce1fc60_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fc07ce1b250;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1b630_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7fc07ce1b250;
T_29 ;
    %wait E_0x7fc07ce1b480;
    %load/vec4 v0x7fc07ce1b4d0_0;
    %load/vec4 v0x7fc07ce1b590_0;
    %add;
    %store/vec4 v0x7fc07ce1b630_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fc07ce1da10;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce1df80_0, 0, 32;
    %end;
    .thread T_30;
    .scope S_0x7fc07ce1da10;
T_31 ;
    %wait E_0x7fc07ce1dd40;
    %load/vec4 v0x7fc07ce1dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7fc07ce1def0_0;
    %store/vec4 v0x7fc07ce1df80_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fc07ce1de60_0;
    %store/vec4 v0x7fc07ce1df80_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fc07ce1aca0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce20b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce206d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce203d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce20640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce20ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce20570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce202c0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce20bf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce20cc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce20760_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce20830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce20900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce204a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce20990_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce21760_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce211c0_0, 0, 5;
    %end;
    .thread T_32;
    .scope S_0x7fc07ce1aca0;
T_33 ;
    %wait E_0x7fc07ce1a520;
    %load/vec4 v0x7fc07ce219e0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fc07ce20990_0, 0, 5;
    %load/vec4 v0x7fc07ce219e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fc07ce21760_0, 0, 5;
    %load/vec4 v0x7fc07ce219e0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fc07ce211c0_0, 0, 5;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fc07ce1aca0;
T_34 ;
    %wait E_0x7fc07ce04c90;
    %load/vec4 v0x7fc07ce20000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7fc07ce21440_0;
    %assign/vec4 v0x7fc07ce20b60_0, 0;
    %load/vec4 v0x7fc07ce21010_0;
    %assign/vec4 v0x7fc07ce206d0_0, 0;
    %load/vec4 v0x7fc07ce20160_0;
    %assign/vec4 v0x7fc07ce203d0_0, 0;
    %load/vec4 v0x7fc07ce20f80_0;
    %assign/vec4 v0x7fc07ce20640_0, 0;
    %load/vec4 v0x7fc07ce213b0_0;
    %assign/vec4 v0x7fc07ce20ad0_0, 0;
    %load/vec4 v0x7fc07ce20ef0_0;
    %assign/vec4 v0x7fc07ce20570_0, 0;
    %load/vec4 v0x7fc07ce200d0_0;
    %assign/vec4 v0x7fc07ce202c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc07ce20b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc07ce206d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc07ce203d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc07ce20640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc07ce20ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc07ce20570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc07ce202c0_0, 0;
T_34.1 ;
    %load/vec4 v0x7fc07ce212e0_0;
    %store/vec4 v0x7fc07ce20900_0, 0, 32;
    %load/vec4 v0x7fc07ce21250_0;
    %store/vec4 v0x7fc07ce20830_0, 0, 32;
    %load/vec4 v0x7fc07ce21880_0;
    %store/vec4 v0x7fc07ce204a0_0, 0, 32;
    %load/vec4 v0x7fc07ce20990_0;
    %store/vec4 v0x7fc07ce20bf0_0, 0, 5;
    %load/vec4 v0x7fc07ce21760_0;
    %store/vec4 v0x7fc07ce20cc0_0, 0, 5;
    %load/vec4 v0x7fc07ce211c0_0;
    %store/vec4 v0x7fc07ce20760_0, 0, 5;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fc07ce15970;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce15ef0_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x7fc07ce15970;
T_36 ;
    %wait E_0x7fc07ce15c70;
    %load/vec4 v0x7fc07ce15fb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x7fc07ce15cc0_0;
    %store/vec4 v0x7fc07ce15ef0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fc07ce15fb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0x7fc07ce15d80_0;
    %store/vec4 v0x7fc07ce15ef0_0, 0, 32;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x7fc07ce15e30_0;
    %store/vec4 v0x7fc07ce15ef0_0, 0, 32;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fc07ce16110;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce16670_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x7fc07ce16110;
T_38 ;
    %wait E_0x7fc07ce163c0;
    %load/vec4 v0x7fc07ce16700_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x7fc07ce16420_0;
    %store/vec4 v0x7fc07ce16670_0, 0, 32;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fc07ce16700_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v0x7fc07ce164e0_0;
    %store/vec4 v0x7fc07ce16670_0, 0, 32;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x7fc07ce165a0_0;
    %store/vec4 v0x7fc07ce16670_0, 0, 32;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7fc07ce16870;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce16dd0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x7fc07ce16870;
T_40 ;
    %wait E_0x7fc07ce15c40;
    %load/vec4 v0x7fc07ce16bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x7fc07ce16d40_0;
    %store/vec4 v0x7fc07ce16dd0_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fc07ce16ca0_0;
    %store/vec4 v0x7fc07ce16dd0_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fc07ce04ce0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce15210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce153a0_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x7fc07ce04ce0;
T_42 ;
    %wait E_0x7fc07ce04fb0;
    %load/vec4 v0x7fc07ce15150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %jmp T_42.6;
T_42.0 ;
    %load/vec4 v0x7fc07ce04fe0_0;
    %load/vec4 v0x7fc07ce150a0_0;
    %and;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %jmp T_42.6;
T_42.1 ;
    %load/vec4 v0x7fc07ce04fe0_0;
    %load/vec4 v0x7fc07ce150a0_0;
    %or;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %jmp T_42.6;
T_42.2 ;
    %load/vec4 v0x7fc07ce04fe0_0;
    %load/vec4 v0x7fc07ce150a0_0;
    %add;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %jmp T_42.6;
T_42.3 ;
    %load/vec4 v0x7fc07ce04fe0_0;
    %load/vec4 v0x7fc07ce150a0_0;
    %sub;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %jmp T_42.6;
T_42.4 ;
    %load/vec4 v0x7fc07ce04fe0_0;
    %load/vec4 v0x7fc07ce150a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_42.8, 8;
T_42.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_42.8, 8;
 ; End of false expr.
    %blend;
T_42.8;
    %store/vec4 v0x7fc07ce152b0_0, 0, 32;
    %jmp T_42.6;
T_42.6 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x7fc07ce04ce0;
T_43 ;
    %wait E_0x7fc07ce04f60;
    %load/vec4 v0x7fc07ce04fe0_0;
    %load/vec4 v0x7fc07ce150a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %pad/s 1;
    %store/vec4 v0x7fc07ce153a0_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fc07ce04ce0;
T_44 ;
    %wait E_0x7fc07ce04f60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce15210_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fc07ce154d0;
T_45 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %end;
    .thread T_45;
    .scope S_0x7fc07ce154d0;
T_46 ;
    %wait E_0x7fc07ce156d0;
    %load/vec4 v0x7fc07ce15700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %load/vec4 v0x7fc07ce15870_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.11;
T_46.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.11;
T_46.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.11;
T_46.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.11;
T_46.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.11;
T_46.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
    %jmp T_46.4;
T_46.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.4;
T_46.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.4;
T_46.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc07ce157b0_0, 0, 4;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fc07ce16ea0;
T_47 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce17410_0, 0, 5;
    %end;
    .thread T_47;
    .scope S_0x7fc07ce16ea0;
T_48 ;
    %wait E_0x7fc07ce171d0;
    %load/vec4 v0x7fc07ce17230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x7fc07ce17380_0;
    %store/vec4 v0x7fc07ce17410_0, 0, 5;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7fc07ce172e0_0;
    %store/vec4 v0x7fc07ce17410_0, 0, 5;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fc07ce04710;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce17d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce17bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce17a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce17aa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce17c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce17da0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce17960_0, 0, 5;
    %end;
    .thread T_49;
    .scope S_0x7fc07ce04710;
T_50 ;
    %wait E_0x7fc07ce04c90;
    %load/vec4 v0x7fc07ce18770_0;
    %assign/vec4 v0x7fc07ce17d00_0, 0;
    %load/vec4 v0x7fc07ce18440_0;
    %assign/vec4 v0x7fc07ce17bc0_0, 0;
    %load/vec4 v0x7fc07ce18290_0;
    %assign/vec4 v0x7fc07ce17a00_0, 0;
    %load/vec4 v0x7fc07ce183b0_0;
    %assign/vec4 v0x7fc07ce17aa0_0, 0;
    %load/vec4 v0x7fc07ce17770_0;
    %assign/vec4 v0x7fc07ce17c60_0, 0;
    %load/vec4 v0x7fc07ce180f0_0;
    %assign/vec4 v0x7fc07ce17da0_0, 0;
    %load/vec4 v0x7fc07ce17800_0;
    %assign/vec4 v0x7fc07ce17960_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fc07ce25330;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce25820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce25c50_0, 0, 32;
T_51.0 ;
    %load/vec4 v0x7fc07ce25c50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc07ce25c50_0;
    %store/vec4a v0x7fc07ce25b30, 4, 0;
    %load/vec4 v0x7fc07ce25c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc07ce25c50_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x7fc07ce25330;
T_52 ;
    %wait E_0x7fc07ce1e340;
    %load/vec4 v0x7fc07ce25790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x7fc07ce258b0_0;
    %load/vec4 v0x7fc07ce255d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x7fc07ce25b30, 4, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fc07ce25330;
T_53 ;
    %wait E_0x7fc07ce25570;
    %load/vec4 v0x7fc07ce25700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x7fc07ce255d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x7fc07ce25b30, 4;
    %store/vec4 v0x7fc07ce25820_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce25820_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7fc07ce24f50;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce267f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce266a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce26740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce26560_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc07ce26600_0, 0, 5;
    %end;
    .thread T_54;
    .scope S_0x7fc07ce24f50;
T_55 ;
    %wait E_0x7fc07ce04c90;
    %load/vec4 v0x7fc07ce262a0_0;
    %assign/vec4 v0x7fc07ce267f0_0, 0;
    %load/vec4 v0x7fc07ce26210_0;
    %assign/vec4 v0x7fc07ce266a0_0, 0;
    %load/vec4 v0x7fc07ce264d0_0;
    %assign/vec4 v0x7fc07ce26740_0, 0;
    %load/vec4 v0x7fc07ce25d90_0;
    %assign/vec4 v0x7fc07ce26560_0, 0;
    %load/vec4 v0x7fc07ce25eb0_0;
    %assign/vec4 v0x7fc07ce26600_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fc07ce26e20;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc07ce27330_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x7fc07ce26e20;
T_57 ;
    %wait E_0x7fc07ce27100;
    %load/vec4 v0x7fc07ce27150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x7fc07ce272a0_0;
    %store/vec4 v0x7fc07ce27330_0, 0, 32;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x7fc07ce27210_0;
    %store/vec4 v0x7fc07ce27330_0, 0, 32;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x7fc07ce19ab0;
T_58 ;
    %wait E_0x7fc07ce19e30;
    %load/vec4 v0x7fc07ce1a320_0;
    %load/vec4 v0x7fc07ce1a440_0;
    %load/vec4 v0x7fc07ce1a550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc07ce1a440_0;
    %load/vec4 v0x7fc07ce1a5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fc07ce1a060_0;
    %load/vec4 v0x7fc07ce1a290_0;
    %and;
    %load/vec4 v0x7fc07ce19f80_0;
    %load/vec4 v0x7fc07ce1a550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc07ce19f80_0;
    %load/vec4 v0x7fc07ce1a5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fc07ce1a3b0_0;
    %load/vec4 v0x7fc07ce1a290_0;
    %and;
    %load/vec4 v0x7fc07ce19ea0_0;
    %load/vec4 v0x7fc07ce1a550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc07ce19ea0_0;
    %load/vec4 v0x7fc07ce1a5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1a800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1a1c0_0, 0, 1;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1a8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc07ce1a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc07ce1a1c0_0, 0, 1;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x7fc07ce19ab0;
T_59 ;
    %wait E_0x7fc07ce048d0;
    %load/vec4 v0x7fc07ce1a0f0_0;
    %load/vec4 v0x7fc07ce1a060_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc07ce1a290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x7fc07ce19f80_0;
    %load/vec4 v0x7fc07ce1a550_0;
    %cmp/e;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc07ce1a940_0, 0, 2;
T_59.2 ;
    %load/vec4 v0x7fc07ce19f80_0;
    %load/vec4 v0x7fc07ce1a5f0_0;
    %cmp/e;
    %jmp/0xz  T_59.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc07ce1a9f0_0, 0, 2;
T_59.4 ;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1a940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce1a9f0_0, 0, 2;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x7fc07ce191f0;
T_60 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce19580_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce19670_0, 0, 2;
    %end;
    .thread T_60;
    .scope S_0x7fc07ce191f0;
T_61 ;
    %wait E_0x7fc07ce04910;
    %load/vec4 v0x7fc07ce194f0_0;
    %load/vec4 v0x7fc07ce19460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc07ce19460_0;
    %load/vec4 v0x7fc07ce19740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc07ce19580_0, 0, 2;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x7fc07ce19970_0;
    %load/vec4 v0x7fc07ce198e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc07ce198e0_0;
    %load/vec4 v0x7fc07ce19740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc07ce19580_0, 0, 2;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce19580_0, 0, 2;
T_61.3 ;
T_61.1 ;
    %load/vec4 v0x7fc07ce194f0_0;
    %load/vec4 v0x7fc07ce19460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc07ce19460_0;
    %load/vec4 v0x7fc07ce19810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc07ce19670_0, 0, 2;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0x7fc07ce19970_0;
    %load/vec4 v0x7fc07ce198e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc07ce198e0_0;
    %load/vec4 v0x7fc07ce19810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc07ce19670_0, 0, 2;
    %jmp T_61.7;
T_61.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc07ce19670_0, 0, 2;
T_61.7 ;
T_61.5 ;
    %jmp T_61;
    .thread T_61, $push;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "Pipeline_CPU.v";
    "./EXStage.v";
    "./ALU_32.v";
    "./ALU_Control.v";
    "./Mux_3_1.v";
    "./Mux_2_1.v";
    "./Forwarding_Unit.v";
    "./Hazard_Detection.v";
    "./IDStage.v";
    "./ALU_Adder.v";
    "./Comparator.v";
    "./Control.v";
    "./Sign_Extension.v";
    "./Register_File.v";
    "./Shifter.v";
    "./IFStage.v";
    "./Instruction_Memory.v";
    "./PC.v";
    "./MEMStage.v";
    "./Data_Memory.v";
    "./WBStage.v";
