{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517559092808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517559092824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 10:11:32 2018 " "Processing started: Fri Feb 02 10:11:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517559092824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559092824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559092824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517559093605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517559093605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../main.v " "Can't analyze file -- file ../../../../../main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517559103247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517559103356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1517559103356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517559103372 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[0\] main.v(50) " "Inferred latch for \"leds\[13\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[1\] main.v(50) " "Inferred latch for \"leds\[13\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[2\] main.v(50) " "Inferred latch for \"leds\[13\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[3\] main.v(50) " "Inferred latch for \"leds\[13\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[4\] main.v(50) " "Inferred latch for \"leds\[13\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[5\] main.v(50) " "Inferred latch for \"leds\[13\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[6\] main.v(50) " "Inferred latch for \"leds\[13\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[0\] main.v(50) " "Inferred latch for \"leds\[12\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[1\] main.v(50) " "Inferred latch for \"leds\[12\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[2\] main.v(50) " "Inferred latch for \"leds\[12\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[3\] main.v(50) " "Inferred latch for \"leds\[12\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[4\] main.v(50) " "Inferred latch for \"leds\[12\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[5\] main.v(50) " "Inferred latch for \"leds\[12\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[6\] main.v(50) " "Inferred latch for \"leds\[12\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[0\] main.v(50) " "Inferred latch for \"leds\[11\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[1\] main.v(50) " "Inferred latch for \"leds\[11\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[2\] main.v(50) " "Inferred latch for \"leds\[11\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[3\] main.v(50) " "Inferred latch for \"leds\[11\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[4\] main.v(50) " "Inferred latch for \"leds\[11\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[5\] main.v(50) " "Inferred latch for \"leds\[11\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[6\] main.v(50) " "Inferred latch for \"leds\[11\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[0\] main.v(50) " "Inferred latch for \"leds\[10\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[1\] main.v(50) " "Inferred latch for \"leds\[10\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[2\] main.v(50) " "Inferred latch for \"leds\[10\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[3\] main.v(50) " "Inferred latch for \"leds\[10\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[4\] main.v(50) " "Inferred latch for \"leds\[10\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[5\] main.v(50) " "Inferred latch for \"leds\[10\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[6\] main.v(50) " "Inferred latch for \"leds\[10\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[0\] main.v(50) " "Inferred latch for \"leds\[9\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[1\] main.v(50) " "Inferred latch for \"leds\[9\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[2\] main.v(50) " "Inferred latch for \"leds\[9\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[3\] main.v(50) " "Inferred latch for \"leds\[9\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[4\] main.v(50) " "Inferred latch for \"leds\[9\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[5\] main.v(50) " "Inferred latch for \"leds\[9\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[6\] main.v(50) " "Inferred latch for \"leds\[9\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[0\] main.v(50) " "Inferred latch for \"leds\[8\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[1\] main.v(50) " "Inferred latch for \"leds\[8\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[2\] main.v(50) " "Inferred latch for \"leds\[8\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[3\] main.v(50) " "Inferred latch for \"leds\[8\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[4\] main.v(50) " "Inferred latch for \"leds\[8\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[5\] main.v(50) " "Inferred latch for \"leds\[8\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[6\] main.v(50) " "Inferred latch for \"leds\[8\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[0\] main.v(50) " "Inferred latch for \"leds\[7\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[1\] main.v(50) " "Inferred latch for \"leds\[7\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[2\] main.v(50) " "Inferred latch for \"leds\[7\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[3\] main.v(50) " "Inferred latch for \"leds\[7\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[4\] main.v(50) " "Inferred latch for \"leds\[7\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[5\] main.v(50) " "Inferred latch for \"leds\[7\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[6\] main.v(50) " "Inferred latch for \"leds\[7\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[0\] main.v(50) " "Inferred latch for \"leds\[6\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[1\] main.v(50) " "Inferred latch for \"leds\[6\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[2\] main.v(50) " "Inferred latch for \"leds\[6\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[3\] main.v(50) " "Inferred latch for \"leds\[6\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[4\] main.v(50) " "Inferred latch for \"leds\[6\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[5\] main.v(50) " "Inferred latch for \"leds\[6\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[6\] main.v(50) " "Inferred latch for \"leds\[6\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[0\] main.v(50) " "Inferred latch for \"leds\[5\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[1\] main.v(50) " "Inferred latch for \"leds\[5\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[2\] main.v(50) " "Inferred latch for \"leds\[5\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[3\] main.v(50) " "Inferred latch for \"leds\[5\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[4\] main.v(50) " "Inferred latch for \"leds\[5\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[5\] main.v(50) " "Inferred latch for \"leds\[5\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[6\] main.v(50) " "Inferred latch for \"leds\[5\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[0\] main.v(50) " "Inferred latch for \"leds\[4\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[1\] main.v(50) " "Inferred latch for \"leds\[4\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[2\] main.v(50) " "Inferred latch for \"leds\[4\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[3\] main.v(50) " "Inferred latch for \"leds\[4\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[4\] main.v(50) " "Inferred latch for \"leds\[4\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[5\] main.v(50) " "Inferred latch for \"leds\[4\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[6\] main.v(50) " "Inferred latch for \"leds\[4\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[0\] main.v(50) " "Inferred latch for \"leds\[3\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[1\] main.v(50) " "Inferred latch for \"leds\[3\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[2\] main.v(50) " "Inferred latch for \"leds\[3\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[3\] main.v(50) " "Inferred latch for \"leds\[3\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[4\] main.v(50) " "Inferred latch for \"leds\[3\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[5\] main.v(50) " "Inferred latch for \"leds\[3\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[6\] main.v(50) " "Inferred latch for \"leds\[3\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[0\] main.v(50) " "Inferred latch for \"leds\[2\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[1\] main.v(50) " "Inferred latch for \"leds\[2\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[2\] main.v(50) " "Inferred latch for \"leds\[2\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[3\] main.v(50) " "Inferred latch for \"leds\[2\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[4\] main.v(50) " "Inferred latch for \"leds\[2\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[5\] main.v(50) " "Inferred latch for \"leds\[2\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[6\] main.v(50) " "Inferred latch for \"leds\[2\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[0\] main.v(50) " "Inferred latch for \"leds\[1\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[1\] main.v(50) " "Inferred latch for \"leds\[1\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[2\] main.v(50) " "Inferred latch for \"leds\[1\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[3\] main.v(50) " "Inferred latch for \"leds\[1\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[4\] main.v(50) " "Inferred latch for \"leds\[1\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[5\] main.v(50) " "Inferred latch for \"leds\[1\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[6\] main.v(50) " "Inferred latch for \"leds\[1\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[0\] main.v(50) " "Inferred latch for \"leds\[0\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[1\] main.v(50) " "Inferred latch for \"leds\[0\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[2\] main.v(50) " "Inferred latch for \"leds\[0\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[3\] main.v(50) " "Inferred latch for \"leds\[0\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[4\] main.v(50) " "Inferred latch for \"leds\[0\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[5\] main.v(50) " "Inferred latch for \"leds\[0\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[6\] main.v(50) " "Inferred latch for \"leds\[0\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559103403 "|main"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 212 -1 0 } } { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1517559104075 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1517559104075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] VCC " "Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517559104200 "|main|hex4[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517559104200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1517559104294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517559105216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517559105216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517559105435 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517559105435 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1517559105435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517559105435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517559105435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517559105466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 10:11:45 2018 " "Processing ended: Fri Feb 02 10:11:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517559105466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517559105466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517559105466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559105466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1517559107185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517559107201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 10:11:46 2018 " "Processing started: Fri Feb 02 10:11:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517559107201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1517559107201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1517559107201 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1517559107560 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1517559107560 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1517559107560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1517559107638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1517559107638 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1517559107654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517559107732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517559107732 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1517559108123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1517559108154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517559108685 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1517559108685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517559108716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517559108716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517559108716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517559108716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517559108716 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1517559108716 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1517559108732 ""}
{ "Info" "ISTA_SDC_FOUND" "main.sdc " "Reading SDC File: 'main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517559109888 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 20.000 -name clk clk " "create_clock -period 20.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1517559109888 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1517559109888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1517559109888 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1517559109904 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1517559109904 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517559109904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517559109904 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517559109904 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1517559109904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517559109920 ""}  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517559109920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1517559110217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1517559110232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1517559110232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1517559110232 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517559110310 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1517559110326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1517559112936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517559113092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1517559113154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1517559113811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517559113811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1517559114061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 12 { 0 ""} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1517559116998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1517559116998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1517559117264 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1517559117264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1517559117264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517559117264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1517559117389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517559117405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517559117670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517559117670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517559117905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517559118296 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keyb_clk 3.3-V LVTTL G6 " "Pin keyb_clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { keyb_clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb_clk" } } } } { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517559118624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL Y2 " "Pin clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517559118624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "keyb_data 3.3-V LVTTL H5 " "Pin keyb_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { keyb_data } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb_data" } } } } { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Mimis/Documents/DigSys_Asks/Project/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517559118624 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1517559118624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mimis/Documents/DigSys_Asks/Project/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/Mimis/Documents/DigSys_Asks/Project/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1517559118717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1529 " "Peak virtual memory: 1529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517559119061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 10:11:59 2018 " "Processing ended: Fri Feb 02 10:11:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517559119061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517559119061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517559119061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1517559119061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1517559120546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517559120546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 10:12:00 2018 " "Processing started: Fri Feb 02 10:12:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517559120546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1517559120546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1517559120546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1517559120952 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1517559123718 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1517559123812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517559124155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 10:12:04 2018 " "Processing ended: Fri Feb 02 10:12:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517559124155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517559124155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517559124155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1517559124155 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1517559124984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1517559125859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517559125874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 10:12:05 2018 " "Processing started: Fri Feb 02 10:12:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517559125874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559125874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559125874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1517559126093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559126546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559126546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559126609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559126609 ""}
{ "Info" "ISTA_SDC_FOUND" "main.sdc " "Reading SDC File: 'main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127046 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 20.000 -name clk clk " "create_clock -period 20.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1517559127046 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127046 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1517559127046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517559127062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.368 " "Worst-case setup slack is 9.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.368               0.000 clk  " "    9.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.678 " "Worst-case minimum pulse width slack is 9.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 clk  " "    9.678               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517559127140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.138 " "Worst-case setup slack is 10.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.138               0.000 clk  " "   10.138               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.687 " "Worst-case minimum pulse width slack is 9.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687               0.000 clk  " "    9.687               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127500 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517559127531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.672 " "Worst-case setup slack is 14.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.672               0.000 clk  " "   14.672               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.264 " "Worst-case minimum pulse width slack is 9.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264               0.000 clk  " "    9.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517559127625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559127625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559128062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559128062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517559128140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 10:12:08 2018 " "Processing ended: Fri Feb 02 10:12:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517559128140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517559128140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517559128140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559128140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517559129484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517559129484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 10:12:09 2018 " "Processing started: Fri Feb 02 10:12:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517559129484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1517559129484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1517559129484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1517559130359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_slow.vo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_slow.vo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_slow.vo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_slow.vo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_v_slow.sdo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_v_slow.sdo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_v_fast.sdo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130781 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_v.sdo C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/ simulation " "Generated file main_v.sdo in folder \"C:/Users/Mimis/Documents/DigSys_Asks/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517559130828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517559130875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 10:12:10 2018 " "Processing ended: Fri Feb 02 10:12:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517559130875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517559130875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517559130875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1517559130875 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1517559131563 ""}
