{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585609928287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585609928292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 16:12:07 2020 " "Processing started: Mon Mar 30 16:12:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585609928292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585609928292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT -c FFT " "Command: quartus_sta FFT -c FFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585609928292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585609928419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1585609929098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585609929098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609929130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609929130 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585609929978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585609929978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585609929978 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1585609929978 ""}
{ "Info" "ISTA_SDC_FOUND" "clk.sdc " "Reading SDC File: 'clk.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585609930017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585609930073 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585609930073 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1585609930109 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609930110 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585609930110 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585609930110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1585609930139 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1585609930259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.791 " "Worst-case setup slack is 7.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.791               0.000 vga_clk  " "    7.791               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.395               0.000 clk  " "   12.395               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.315               0.000 altera_reserved_tck  " "   42.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.003               0.000 system_clk  " "  494.003               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "63995.579               0.000 newline  " "63995.579               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609930326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clk  " "    0.249               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 system_clk  " "    0.341               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 vga_clk  " "    0.428               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 newline  " "    1.085               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609930401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.572 " "Worst-case recovery slack is 94.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.572               0.000 altera_reserved_tck  " "   94.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609930408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.396 " "Worst-case removal slack is 1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 altera_reserved_tck  " "    1.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609930415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.550 " "Worst-case minimum pulse width slack is 9.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 clk  " "    9.550               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.627               0.000 vga_clk  " "   19.627               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.534               0.000 altera_reserved_tck  " "   49.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.582               0.000 system_clk  " "  499.582               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "31999.766               0.000 newline  " "31999.766               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609930424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609930424 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609930540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609930540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609930540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609930540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 74.086 ns " "Worst Case Available Settling Time: 74.086 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609930540 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609930540 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585609930540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585609930549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1585609930581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1585609934752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585609935201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585609935201 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1585609935202 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935203 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585609935203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.873 " "Worst-case setup slack is 8.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.873               0.000 vga_clk  " "    8.873               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.923               0.000 clk  " "   12.923               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.955               0.000 altera_reserved_tck  " "   42.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  494.424               0.000 system_clk  " "  494.424               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "63995.987               0.000 newline  " "63995.987               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609935391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk  " "    0.253               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 system_clk  " "    0.305               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 altera_reserved_tck  " "    0.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 vga_clk  " "    0.392               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 newline  " "    1.009               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609935460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.066 " "Worst-case recovery slack is 95.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.066               0.000 altera_reserved_tck  " "   95.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609935467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.292 " "Worst-case removal slack is 1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 altera_reserved_tck  " "    1.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609935473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.576 " "Worst-case minimum pulse width slack is 9.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576               0.000 clk  " "    9.576               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.622               0.000 vga_clk  " "   19.622               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547               0.000 altera_reserved_tck  " "   49.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.567               0.000 system_clk  " "  499.567               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "31999.746               0.000 newline  " "31999.746               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609935481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609935481 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609935593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609935593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609935593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609935593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 74.550 ns " "Worst Case Available Settling Time: 74.550 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609935593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609935593 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585609935593 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1585609935600 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585609935960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1585609935960 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk_virt " "Virtual clock clk_virt is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1585609935962 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) clk (Rise) setup and hold " "From system_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) clk (Rise) setup and hold " "From system_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Rise) clk (Rise) setup and hold " "From vga_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) clk (Rise) setup and hold " "From vga_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Rise) setup and hold " "From system_clk (Rise) to system_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Rise) system_clk (Fall) setup and hold " "From system_clk (Rise) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) system_clk (Fall) setup and hold " "From system_clk (Fall) to system_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "system_clk (Fall) vga_clk (Fall) setup and hold " "From system_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga_clk (Fall) vga_clk (Fall) setup and hold " "From vga_clk (Fall) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) vga_clk (Fall) setup and hold " "From newline (Rise) to vga_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "newline (Rise) newline (Rise) setup and hold " "From newline (Rise) to newline (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1585609935962 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1585609935962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.425 " "Worst-case setup slack is 14.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.425               0.000 vga_clk  " "   14.425               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.311               0.000 clk  " "   16.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.918               0.000 altera_reserved_tck  " "   46.918               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.286               0.000 system_clk  " "  497.286               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "63998.136               0.000 newline  " "63998.136               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609936028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clk  " "    0.098               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 system_clk  " "    0.146               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 vga_clk  " "    0.161               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 newline  " "    0.441               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609936095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.290 " "Worst-case recovery slack is 97.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.290               0.000 altera_reserved_tck  " "   97.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609936101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.612 " "Worst-case removal slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 altera_reserved_tck  " "    0.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609936107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 clk  " "    9.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 vga_clk  " "   19.718               0.000 vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.390               0.000 altera_reserved_tck  " "   49.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.709               0.000 system_clk  " "  499.709               0.000 system_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "31999.735               0.000 newline  " "31999.735               0.000 newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585609936115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585609936115 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609936231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609936231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609936231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609936231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.148 ns " "Worst Case Available Settling Time: 77.148 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609936231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585609936231 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585609936231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585609936885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585609936891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 49 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585609937027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 16:12:17 2020 " "Processing ended: Mon Mar 30 16:12:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585609937027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585609937027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585609937027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585609937027 ""}
