%Warning-EOFNEWLINE: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu.h:19:24: Missing newline at end of file (POSIX 3.206).
                                                                                        : ... Suggest add newline.
   19 | `define IF_TO_TLB_WD 30
      |                        ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=4.228
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:746:94: Missing newline at end of file (POSIX 3.206).
                                                                                          : ... Suggest add newline.
  746 | //      lfsr   bank   ena               rd_req               ena   idle               addr_ok
      |                                                                                              ^
%Warning-EOFNEWLINE: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/icache.v:675:10: Missing newline at end of file (POSIX 3.206).
                                                                                          : ... Suggest add newline.
  675 | endmodule
      |          ^
%Warning-DECLFILENAME: ../testbench/difftest.v:67:3: Filename 'difftest' does not match MODULE name: 'DifftestInstrCommit'
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:640:8: Filename 'dcache' does not match MODULE name: 'data_bank_sram'
  640 | module data_bank_sram
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/icache.v:649:8: Filename 'icache' does not match MODULE name: 'i_lfsr'
  649 | module i_lfsr (
      |        ^~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mul.v:3:8: Filename 'mul' does not match MODULE name: 'YDecoder'
    3 | module YDecoder (
      |        ^~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:5:8: Filename 'mycpu_top' does not match MODULE name: 'core_top'
    5 | module core_top #(
      |        ^~~~~~~~
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:221:13: Cell has missing pin: 'data_index_diff'
  221 |   mem_stage u_mem_stage (
      |             ^~~~~~~~~~~
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:221:13: Cell has missing pin: 'data_tag_diff'
  221 |   mem_stage u_mem_stage (
      |             ^~~~~~~~~~~
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:221:13: Cell has missing pin: 'data_offset_diff'
  221 |   mem_stage u_mem_stage (
      |             ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:706:6: Cell pin connected by name with empty reference: 'wr_req'
  706 |     .wr_req    (   ),
      |      ^~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:707:6: Cell pin connected by name with empty reference: 'wr_type'
  707 |     .wr_type   (   ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:708:6: Cell pin connected by name with empty reference: 'wr_addr'
  708 |     .wr_addr   (   ),
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:709:6: Cell pin connected by name with empty reference: 'wr_wstrb'
  709 |     .wr_wstrb  (   ),
      |      ^~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:710:6: Cell pin connected by name with empty reference: 'wr_data'
  710 |     .wr_data   (   ),
      |      ^~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tools.v:2:8: Filename 'tools' does not match MODULE name: 'decoder_2_4'
    2 | module decoder_2_4 (
      |        ^~~~~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/CONFREG/confreg_sim.v:104:8: Filename 'confreg_sim' does not match MODULE name: 'confreg'
  104 | module confreg
      |        ^~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:36:8: Filename 'axi2apb' does not match MODULE name: 'axi2apb_bridge'
   36 | module axi2apb_bridge(
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:37:8: Filename 'axi_mux_sim' does not match MODULE name: 'axi_slave_mux'
   37 | module axi_slave_mux(
      |        ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:36:8: Filename 'apb_dev_top_no_nand' does not match MODULE name: 'axi2apb_misc'
   36 | module axi2apb_misc
      |        ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:319:2: Cell pin connected by name with empty reference: 'apb1_req'
  319 | .apb1_req           (                   ),
      |  ^~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:321:2: Cell pin connected by name with empty reference: 'apb1_rw'
  321 | .apb1_rw            (                   ),
      |  ^~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:322:2: Cell pin connected by name with empty reference: 'apb1_enab'
  322 | .apb1_enab          (                   ),
      |  ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:323:2: Cell pin connected by name with empty reference: 'apb1_psel'
  323 | .apb1_psel          (                   ),
      |  ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:324:2: Cell pin connected by name with empty reference: 'apb1_addr'
  324 | .apb1_addr          (                   ),
      |  ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:325:2: Cell pin connected by name with empty reference: 'apb1_datai'
  325 | .apb1_datai         (                   ),
      |  ^~~~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_mux2.v:185:8: Filename 'apb_mux2' does not match MODULE name: 'arb_2_1'
  185 | module arb_2_1( clk, rst_n,  valid0, valid1, dma_grant);
      |        ^~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_top.v:36:8: Filename 'uart_top' does not match MODULE name: 'UART_TOP'
   36 | module UART_TOP(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Filename 'nand' does not match MODULE name: 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:386:6: Cell pin connected by name with empty reference: 'ws_valid'
  386 |     .ws_valid          (                  ),
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:387:6: Cell pin connected by name with empty reference: 'rf_rdata'
  387 |     .rf_rdata          (                  )
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug0_wb_inst'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:572:2: Cell pin connected by name with empty reference: 's1_awid'
  572 | .s1_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:573:2: Cell pin connected by name with empty reference: 's1_awaddr'
  573 | .s1_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:574:2: Cell pin connected by name with empty reference: 's1_awlen'
  574 | .s1_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:575:2: Cell pin connected by name with empty reference: 's1_awsize'
  575 | .s1_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:576:2: Cell pin connected by name with empty reference: 's1_awburst'
  576 | .s1_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:577:2: Cell pin connected by name with empty reference: 's1_awlock'
  577 | .s1_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:578:2: Cell pin connected by name with empty reference: 's1_awcache'
  578 | .s1_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:579:2: Cell pin connected by name with empty reference: 's1_awprot'
  579 | .s1_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:580:2: Cell pin connected by name with empty reference: 's1_awvalid'
  580 | .s1_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:582:2: Cell pin connected by name with empty reference: 's1_wid'
  582 | .s1_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:583:2: Cell pin connected by name with empty reference: 's1_wdata'
  583 | .s1_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:584:2: Cell pin connected by name with empty reference: 's1_wstrb'
  584 | .s1_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:585:2: Cell pin connected by name with empty reference: 's1_wlast'
  585 | .s1_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:586:2: Cell pin connected by name with empty reference: 's1_wvalid'
  586 | .s1_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:588:2: Cell pin connected by name with empty reference: 's1_bid'
  588 | .s1_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:589:2: Cell pin connected by name with empty reference: 's1_bresp'
  589 | .s1_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:591:2: Cell pin connected by name with empty reference: 's1_bready'
  591 | .s1_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:592:2: Cell pin connected by name with empty reference: 's1_arid'
  592 | .s1_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:593:2: Cell pin connected by name with empty reference: 's1_araddr'
  593 | .s1_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:594:2: Cell pin connected by name with empty reference: 's1_arlen'
  594 | .s1_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:595:2: Cell pin connected by name with empty reference: 's1_arsize'
  595 | .s1_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:596:2: Cell pin connected by name with empty reference: 's1_arburst'
  596 | .s1_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:597:2: Cell pin connected by name with empty reference: 's1_arlock'
  597 | .s1_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:598:2: Cell pin connected by name with empty reference: 's1_arcache'
  598 | .s1_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:599:2: Cell pin connected by name with empty reference: 's1_arprot'
  599 | .s1_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:600:2: Cell pin connected by name with empty reference: 's1_arvalid'
  600 | .s1_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:602:2: Cell pin connected by name with empty reference: 's1_rid'
  602 | .s1_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:603:2: Cell pin connected by name with empty reference: 's1_rdata'
  603 | .s1_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:604:2: Cell pin connected by name with empty reference: 's1_rresp'
  604 | .s1_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:605:2: Cell pin connected by name with empty reference: 's1_rlast'
  605 | .s1_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:607:2: Cell pin connected by name with empty reference: 's1_rready'
  607 | .s1_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:685:2: Cell pin connected by name with empty reference: 's4_awid'
  685 | .s4_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:686:2: Cell pin connected by name with empty reference: 's4_awaddr'
  686 | .s4_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:687:2: Cell pin connected by name with empty reference: 's4_awlen'
  687 | .s4_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:688:2: Cell pin connected by name with empty reference: 's4_awsize'
  688 | .s4_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:689:2: Cell pin connected by name with empty reference: 's4_awburst'
  689 | .s4_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:690:2: Cell pin connected by name with empty reference: 's4_awlock'
  690 | .s4_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:691:2: Cell pin connected by name with empty reference: 's4_awcache'
  691 | .s4_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:692:2: Cell pin connected by name with empty reference: 's4_awprot'
  692 | .s4_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:693:2: Cell pin connected by name with empty reference: 's4_awvalid'
  693 | .s4_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:695:2: Cell pin connected by name with empty reference: 's4_wid'
  695 | .s4_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:696:2: Cell pin connected by name with empty reference: 's4_wdata'
  696 | .s4_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:697:2: Cell pin connected by name with empty reference: 's4_wstrb'
  697 | .s4_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:698:2: Cell pin connected by name with empty reference: 's4_wlast'
  698 | .s4_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:699:2: Cell pin connected by name with empty reference: 's4_wvalid'
  699 | .s4_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:701:2: Cell pin connected by name with empty reference: 's4_bid'
  701 | .s4_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:702:2: Cell pin connected by name with empty reference: 's4_bresp'
  702 | .s4_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:704:2: Cell pin connected by name with empty reference: 's4_bready'
  704 | .s4_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:705:2: Cell pin connected by name with empty reference: 's4_arid'
  705 | .s4_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:706:2: Cell pin connected by name with empty reference: 's4_araddr'
  706 | .s4_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:707:2: Cell pin connected by name with empty reference: 's4_arlen'
  707 | .s4_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:708:2: Cell pin connected by name with empty reference: 's4_arsize'
  708 | .s4_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:709:2: Cell pin connected by name with empty reference: 's4_arburst'
  709 | .s4_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:710:2: Cell pin connected by name with empty reference: 's4_arlock'
  710 | .s4_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:711:2: Cell pin connected by name with empty reference: 's4_arcache'
  711 | .s4_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:712:2: Cell pin connected by name with empty reference: 's4_arprot'
  712 | .s4_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:713:2: Cell pin connected by name with empty reference: 's4_arvalid'
  713 | .s4_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:715:2: Cell pin connected by name with empty reference: 's4_rid'
  715 | .s4_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:716:2: Cell pin connected by name with empty reference: 's4_rdata'
  716 | .s4_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:717:2: Cell pin connected by name with empty reference: 's4_rresp'
  717 | .s4_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:718:2: Cell pin connected by name with empty reference: 's4_rlast'
  718 | .s4_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINCONNECTEMPTY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:720:2: Cell pin connected by name with empty reference: 's4_rready'
  720 | .s4_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rw_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_psel_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_enab_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_addr_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_valid_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_wdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_ready_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_grant'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_req_o'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_ack_i'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-MULTITOP: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Multiple top level modules
                                                                                           : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                                                                                           : ... Top module 'simu_top'
    1 | module simu_top
      |        ^~~~~~~~
                                                                                           : ... Top module 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-TIMESCALEMOD: ../testbench/simu_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module simu_top
      |        ^~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:67:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:101:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  101 |   DifftestExcpEvent (
      |   ^~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:125:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  125 |   DifftestTrapEvent(
      |   ^~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:148:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  148 |   DifftestStoreEvent(
      |   ^~~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:171:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  171 |   DifftestLoadEvent(
      |   ^~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:215:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  215 |   DifftestCSRRegState(
      |   ^~~~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: ../testbench/difftest.v:290:3: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  290 |   DifftestGRegState(
      |   ^~~~~~~~~~~~~~~~~
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-TIMESCALEMOD: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module soc_top#(
      |        ^~~~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
                       /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:2:8: ... Location of module with timescale
    2 | module alu 
      |        ^~~
%Warning-DEFPARAM: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:259:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                                                 : ... Suggest use instantiation with #(.width(...etc...))
  259 |   defparam i_uart_sync_flops.width      = 1;
      |                                         ^
%Warning-DEFPARAM: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:260:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                                                 : ... Suggest use instantiation with #(.init_value(...etc...))
  260 |   defparam i_uart_sync_flops.init_value = 1'b1;
      |                                         ^
%Warning-IMPLICIT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:183:9: Signal definition not found, creating implicitly: 'nand_dma_ack_i'
                                                                                                      : ... Suggested alternative: 'dma_ack_i'
  183 | assign  nand_dma_ack_i = dma_ack_i; 
      |         ^~~~~~~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_rfifo.v:90:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx
   90 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_rfifo.v:112:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx
  112 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_tfifo.v:86:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx
   86 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_tfifo.v:92:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx
   92 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_transmitter.v:231:18: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '4'h0' generates 4 bits.
                                                                                                     : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
  231 |          counter <= 4'b0;
      |                  ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_transmitter.v:264:48: Operator ADD expects 3 bits on the RHS, but RHS's LOGNOT generates 1 bits.
                                                                                                     : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
  264 |                        error_time<= error_time + !srx_pad_i;
      |                                                ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:166:23: Operator EQ expects 8 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs
  166 |         if(sclk_count == fi_di_reg[7:1]) begin
      |                       ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:277:25: Operator COND expects 8 bits on the Conditional False, but Conditional False's VARREF 'ier' generates 4 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs
  277 |     3'd1 : dat_o = dlab ? dl[15:8] : ier;
      |                         ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:531:14: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs
  531 |        M_cnt <= 8'h0;
      |              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:534:22: Operator ADD expects 32 or 24 bits on the RHS, but RHS's VARREF 'M_toggle' generates 1 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs
  534 |        dlc <= dl - 1 + M_toggle;    
      |                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:534:12: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 32 or 24 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.uart0.regs
  534 |        dlc <= dl - 1 + M_toggle;    
      |            ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:659:9: Logical operator IF expects 1 bit on the If, but If's VARREF 'wea' generates 4 bits.
                                                                                    : ... In instance simu_top.soc.cpu.d_cache.way1_bank3
  659 |         if (wea) begin
      |         ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:1101:19: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits.
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX.rd_fifo
 1101 |       fifo_ram[i] <= 2'b0;
      |                   ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:293:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  293 |           axi_s_req_addr <= (axi_s_wstrb[3:0]==4'h2)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1):
      |                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:294:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  294 |                             (axi_s_wstrb[3:0]==4'h4)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2):
      |                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:295:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  295 |                             (axi_s_wstrb[3:0]==4'h8)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h3): 
      |                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:296:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  296 |                             (axi_s_wstrb[3:0]==4'h6)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1): 
      |                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:297:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  297 |                             (axi_s_wstrb[3:0]==4'hc)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2): axi_s_req_addr ; 
      |                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:487:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                     : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  487 |                     axi_s_rlast     <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:488:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                     : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  488 |                     axi_s_rvalid    <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:589:37: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
                                                                                     : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  589 |                     axi_s_req_addr  <= 32'h0;
      |                                     ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:103:67: Operator ASSIGNW expects 253 bits on the Assign RHS, but Assign RHS's VARREF 'exe_data' generates 255 bits.
                                                                                        : ... In instance simu_top.soc.cpu.u_exe_stage
  103 |           inst_ld_en,inst_st_en_temp,inst_csr_rstat_en,inst_idle} = exe_data;
      |                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:118:175: Operator ASSIGNW expects 53 bits on the Assign RHS, but Assign RHS's VARREF 'csr_to_exe_bus' generates 52 bits.
                                                                                         : ... In instance simu_top.soc.cpu.u_exe_stage
  118 |   assign {vppn, asid,crmd_da, crmd_pg, dmw0_vseg, dmw1_vseg, dmw0_pseg, dmw1_pseg, dmw0_plv0, dmw1_plv0, dmw0_plv3, dmw1_plv3, cur_plv,crmd_datm,dmw0_mat,dmw1_mat,llbit_out} = csr_to_exe_bus;
      |                                                                                                                                                                               ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:134:8: Input port connection 'alu_op' expects 14 bits on the pin connection, but pin connection's VARREF 'alu_op' generates 12 bits.
                                                                                       : ... In instance simu_top.soc.cpu.u_exe_stage
  134 |       .alu_op    (alu_op),
      |        ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:337:81: Operator COND expects 32 bits on the Conditional True, but Conditional True's VARREF 'llbit_out' generates 1 bits.
                                                                                        : ... In instance simu_top.soc.cpu.u_exe_stage
  337 |     exe_valid, res_from_mem, exe_regW, exe_valid ? exe_regWAddr : 5'b0, inst_sc ? llbit_out : exe_finalResult, exist_csrR,div,complete_delay,div_finish_ready_i
      |                                                                                 ^
%Warning-WIDTH: ../testbench/difftest.v:111:3: Operator TASKREF 'v_difftest_ExcpEvent' expects 8 bits on the Function Argument, but Function Argument's VARREF 'excp_valid' generates 1 bits.
                                             : ... In instance simu_top.soc.cpu.DifftestExcpEvent
  111 |   v_difftest_ExcpEvent (
      |   ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: ../testbench/difftest.v:85:3: Operator TASKREF 'v_difftest_InstrCommit' expects 8 bits on the Function Argument, but Function Argument's VARREF 'TLBFILL_index' generates 5 bits.
                                            : ... In instance simu_top.soc.cpu.DifftestInstrCommit
   85 |   v_difftest_InstrCommit (
      |   ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/CONFREG/confreg_sim.v:171:28: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                            : ... In instance simu_top.soc.confreg
  171 |      if (conf_raddr[28:16] == 16'h1fd0)
      |                            ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:806:67: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel' generates 3 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                   ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:806:113: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel_reg' generates 3 bits.
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                                                                 ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:814:38: Operator GT expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  814 |                     (wr_resp_pre_sel > 2'h2) ? wr_sel_group_0 : wr_sel_group_1;
      |                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:819:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  819 |             axi_s_bid       =8'h0;
      |                             ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:844:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'w_addr_dir_int' generates 32 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  844 |         wr_addr_dir =w_addr_dir_int;
      |                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:851:68: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_data_dir' generates 3 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  851 |         wr_data_s_hit[w_ad_int]  =  (!wr_fifo_empty && wr_data_dir == w_ad_int);
      |                                                                    ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:858:44: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  858 | assign wr_addr_hit[3] = axi_s_awaddr[28:16]==16'h1fd0 ;   
      |                                            ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:950:47: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  950 | assign rd_addr_hit[3] = (axi_s_araddr[28:16]) == 16'h1faf ||
      |                                               ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:951:26: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  951 |    (axi_s_araddr[28:16]) == 16'h1fd0 ;   
      |                          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:954:50: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  954 | wire rd_addr_hit_temp = ~(((axi_s_araddr[28:16]) == 16'h1faf || (axi_s_araddr[28:16]) == 16'h1fd0) | ((axi_s_araddr[31:16]) ==16'h1fe0)); 
      |                                                  ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:954:87: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  954 | wire rd_addr_hit_temp = ~(((axi_s_araddr[28:16]) == 16'h1faf || (axi_s_araddr[28:16]) == 16'h1fd0) | ((axi_s_araddr[31:16]) ==16'h1fe0)); 
      |                                                                                       ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:963:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'rd_addr_dir_int' generates 32 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  963 |         rd_addr_dir =rd_addr_dir_int;
      |                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:969:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  969 |             axi_s_rid       =8'h0;
      |                             ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:970:29: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '128'h0' generates 128 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  970 |             axi_s_rdata     =128'h0;
      |                             ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:977:27: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'rd_data_sel' generates 3 bits.
                                                                                         : ... In instance simu_top.soc.AXI_SLAVE_MUX
  977 |             if(rd_data_sel==axi_rd_data_int) begin
      |                           ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:312:25: Operator ASSIGNW expects 52 bits on the Assign RHS, but Assign RHS's REPLICATE generates 53 bits.
                                                                                        : ... In instance simu_top.soc.cpu
  312 |   assign csr_to_exe_bus = {
      |                         ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:906:37: Operator ADD expects 64 bits on the RHS, but RHS's VARREF 'inst_valid_diff' generates 1 bits.
                                                                                        : ... In instance simu_top.soc.cpu
  906 |         instrCnt        <= instrCnt + inst_valid_diff;
      |                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:915:6: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  915 |     .pc                 (cmt_pc         ),
      |      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:924:6: Input port connection 'wdata' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_wdata' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  924 |     .wdata              (cmt_wdata      ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:934:6: Input port connection 'intrNo' expects 32 bits on the pin connection, but pin connection's SEL generates 11 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  934 |     .intrNo             (csr_estat_diff_0[12:2]),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:935:6: Input port connection 'cause' expects 32 bits on the pin connection, but pin connection's VARREF 'cmt_csr_ecode' generates 6 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  935 |     .cause              (cmt_csr_ecode  ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:936:6: Input port connection 'exceptionPC' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  936 |     .exceptionPC        (cmt_pc         ),
      |      ^~~~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:944:6: Input port connection 'code' expects 3 bits on the pin connection, but pin connection's VARREF 'trap_code' generates 8 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  944 |     .code               (trap_code      ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:945:6: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  945 |     .pc                 (cmt_pc         ),
      |      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:955:6: Input port connection 'storePAddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_paddr' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  955 |     .storePAddr         (cmt_st_paddr   ),
      |      ^~~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:956:6: Input port connection 'storeVAddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_vaddr' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  956 |     .storeVAddr         (cmt_st_vaddr   ),
      |      ^~~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:957:6: Input port connection 'storeData' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_data' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  957 |     .storeData          (cmt_st_data    )
      |      ^~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:965:6: Input port connection 'paddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_ld_paddr' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  965 |     .paddr              (cmt_ld_paddr   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:966:6: Input port connection 'vaddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_ld_vaddr' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  966 |     .vaddr              (cmt_ld_vaddr   )
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:972:6: Input port connection 'crmd' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_crmd_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  972 |     .crmd               (csr_crmd_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:973:6: Input port connection 'prmd' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_prmd_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  973 |     .prmd               (csr_prmd_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:975:6: Input port connection 'ecfg' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_ectl_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  975 |     .ecfg               (csr_ectl_diff_0),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:976:6: Input port connection 'estat' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_estat_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  976 |     .estat              (csr_estat_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:977:6: Input port connection 'era' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_era_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  977 |     .era                (csr_era_diff_0     ),
      |      ^~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:978:6: Input port connection 'badv' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_badv_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  978 |     .badv               (csr_badv_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:979:6: Input port connection 'eentry' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_eentry_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  979 |     .eentry             (csr_eentry_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:980:6: Input port connection 'tlbidx' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbidx_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  980 |     .tlbidx             (csr_tlbidx_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:981:6: Input port connection 'tlbehi' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbehi_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  981 |     .tlbehi             (csr_tlbehi_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:982:6: Input port connection 'tlbelo0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbelo0_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  982 |     .tlbelo0            (csr_tlbelo0_diff_0 ),
      |      ^~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:983:6: Input port connection 'tlbelo1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbelo1_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  983 |     .tlbelo1            (csr_tlbelo1_diff_0 ),
      |      ^~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:984:6: Input port connection 'asid' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_asid_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  984 |     .asid               (csr_asid_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:985:6: Input port connection 'pgdl' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_pgdl_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  985 |     .pgdl               (csr_pgdl_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:986:6: Input port connection 'pgdh' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_pgdh_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  986 |     .pgdh               (csr_pgdh_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:987:6: Input port connection 'save0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save0_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  987 |     .save0              (csr_save0_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:988:6: Input port connection 'save1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save1_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  988 |     .save1              (csr_save1_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:989:6: Input port connection 'save2' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save2_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  989 |     .save2              (csr_save2_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:990:6: Input port connection 'save3' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save3_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  990 |     .save3              (csr_save3_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:991:6: Input port connection 'tid' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tid_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  991 |     .tid                (csr_tid_diff_0     ),
      |      ^~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:992:6: Input port connection 'tcfg' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tcfg_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  992 |     .tcfg               (csr_tcfg_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:993:6: Input port connection 'tval' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tval_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  993 |     .tval               (csr_tval_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:994:6: Input port connection 'ticlr' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_ticlr_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  994 |     .ticlr              (csr_ticlr_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:995:6: Input port connection 'llbctl' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_llbctl_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  995 |     .llbctl             (csr_llbctl_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:996:6: Input port connection 'tlbrentry' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbrentry_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  996 |     .tlbrentry          (csr_tlbrentry_diff_0),
      |      ^~~~~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:997:6: Input port connection 'dmw0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_dmw0_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  997 |     .dmw0               (csr_dmw0_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:998:6: Input port connection 'dmw1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_dmw1_diff_0' generates 32 bits.
                                                                                       : ... In instance simu_top.soc.cpu
  998 |     .dmw1               (csr_dmw1_diff_0    )
      |      ^~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1004:6: Input port connection 'gpr_1' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1004 |     .gpr_1              (regs[1]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1005:6: Input port connection 'gpr_2' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1005 |     .gpr_2              (regs[2]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1006:6: Input port connection 'gpr_3' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1006 |     .gpr_3              (regs[3]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1007:6: Input port connection 'gpr_4' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1007 |     .gpr_4              (regs[4]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1008:6: Input port connection 'gpr_5' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1008 |     .gpr_5              (regs[5]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1009:6: Input port connection 'gpr_6' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1009 |     .gpr_6              (regs[6]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1010:6: Input port connection 'gpr_7' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1010 |     .gpr_7              (regs[7]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1011:6: Input port connection 'gpr_8' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1011 |     .gpr_8              (regs[8]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1012:6: Input port connection 'gpr_9' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1012 |     .gpr_9              (regs[9]    ),
      |      ^~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1013:6: Input port connection 'gpr_10' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1013 |     .gpr_10             (regs[10]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1014:6: Input port connection 'gpr_11' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1014 |     .gpr_11             (regs[11]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1015:6: Input port connection 'gpr_12' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1015 |     .gpr_12             (regs[12]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1016:6: Input port connection 'gpr_13' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1016 |     .gpr_13             (regs[13]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1017:6: Input port connection 'gpr_14' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1017 |     .gpr_14             (regs[14]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1018:6: Input port connection 'gpr_15' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1018 |     .gpr_15             (regs[15]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1019:6: Input port connection 'gpr_16' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1019 |     .gpr_16             (regs[16]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1020:6: Input port connection 'gpr_17' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1020 |     .gpr_17             (regs[17]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1021:6: Input port connection 'gpr_18' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1021 |     .gpr_18             (regs[18]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1022:6: Input port connection 'gpr_19' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1022 |     .gpr_19             (regs[19]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1023:6: Input port connection 'gpr_20' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1023 |     .gpr_20             (regs[20]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1024:6: Input port connection 'gpr_21' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1024 |     .gpr_21             (regs[21]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1025:6: Input port connection 'gpr_22' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1025 |     .gpr_22             (regs[22]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1026:6: Input port connection 'gpr_23' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1026 |     .gpr_23             (regs[23]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1027:6: Input port connection 'gpr_24' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1027 |     .gpr_24             (regs[24]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1028:6: Input port connection 'gpr_25' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1028 |     .gpr_25             (regs[25]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1029:6: Input port connection 'gpr_26' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1029 |     .gpr_26             (regs[26]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1030:6: Input port connection 'gpr_27' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1030 |     .gpr_27             (regs[27]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1031:6: Input port connection 'gpr_28' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1031 |     .gpr_28             (regs[28]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1032:6: Input port connection 'gpr_29' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1032 |     .gpr_29             (regs[29]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1033:6: Input port connection 'gpr_30' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1033 |     .gpr_30             (regs[30]   ),
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:1034:6: Input port connection 'gpr_31' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                        : ... In instance simu_top.soc.cpu
 1034 |     .gpr_31             (regs[31]   )
      |      ^~~~~~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:348:6: Output port connection 'arlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_arlen' generates 4 bits.
                                                                                              : ... In instance simu_top.soc
  348 |     .arlen             (cpu_arlen         ), 
      |      ^~~~~
                ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:358:6: Output port connection 'awlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_awlen' generates 4 bits.
                                                                                              : ... In instance simu_top.soc
  358 |     .awlen             (cpu_awlen         ), 
      |      ^~~~~
                ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:391:6: Output port connection 'debug0_wb_rf_wen' expects 4 bits on the pin connection, but pin connection's VARREF 'debug0_wb_rf_wen' generates 1 bits.
                                                                                              : ... In instance simu_top.soc
  391 |     .debug0_wb_rf_wen  (debug0_wb_rf_wen  ), 
      |      ^~~~~~~~~~~~~~~~
                ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-WIDTH: ../testbench/simu_top.v:137:21: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's REPLICATE generates 104 bits.
                                              : ... In instance simu_top
  137 | assign uart_ctr_bus = {
      |                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:154:24: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 15 bits.
                                                                                          : ... In instance NAND_top
  154 |           nand_command <= {1'b0,1'b0,1'b0,1'b0,9'b0,1'b0,NANDtag};
      |                        ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:194:27: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                          : ... In instance NAND_top
  194 |        else nand_ce_map1  <= {READ_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                           ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:197:28: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                          : ... In instance NAND_top
  197 |        else nand_rdy_map1  <= {WRITE_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                            ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:228:26: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's REPLICATE generates 41 bits.
                                                                                          : ... In instance NAND_top
  228 |             addr_in_die  <= {9'h0,nand_addr_r[15:0],4'b0,nand_addr_c[11:0]};
      |                          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:286:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  286 | assign   NAND_CE_pre_o[0] = (nand_number ==4'h0) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:287:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  287 | assign   NAND_CE_pre_o[1] = (nand_number ==4'h1) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:288:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  288 | assign   NAND_CE_pre_o[2] = (nand_number ==4'h2) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:289:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  289 | assign   NAND_CE_pre_o[3] = (nand_number ==4'h3) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:290:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  290 | assign   NAND_IORDY   = (nand_number ==4'h0) ? NAND_IORDY_post_i[0]:
      |                                      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:291:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  291 |                         (nand_number ==4'h1) ? NAND_IORDY_post_i[1]:
      |                                      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:292:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  292 |                         (nand_number ==4'h2) ? NAND_IORDY_post_i[2]:
      |                                      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:293:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                          : ... In instance NAND_top
  293 |                         (nand_number ==4'h3) ? NAND_IORDY_post_i[3]:1'b1;
      |                                      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:339:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 34 bits.
                                                                                          : ... In instance NAND_top
  339 |            REG_DAT_T = {20'b0,nand_addr_c};
      |                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:343:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'nand_timing' generates 16 bits.
                                                                                          : ... In instance NAND_top
  343 |            REG_DAT_T = nand_timing;
      |                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:347:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                          : ... In instance NAND_top
  347 |            REG_DAT_T = {status,ID_INFORM[47:32]};
      |                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:617:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                          : ... In instance NAND_top
  617 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:621:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                          : ... In instance NAND_top
  621 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:625:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                          : ... In instance NAND_top
  625 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:629:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                          : ... In instance NAND_top
  629 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:591:63: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                          : ... In instance NAND_top
  591 |                                   else  if(WAIT_NUM<=HOLD_NUM && WAIT_NUM) begin
      |                                                               ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:688:68: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                          : ... In instance NAND_top
  688 |                                                     else  NAND_O   <= NAND_ADDR[35:32];
      |                                                                    ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:675:70: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                          : ... In instance NAND_top
  675 |                                              else  if(NAND_ADDR_COUNT==2'b10) begin 
      |                                                                      ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:671:64: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                          : ... In instance NAND_top
  671 |                                             if(NAND_ADDR_COUNT == 2'b11) begin 
      |                                                                ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:700:81: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                          : ... In instance NAND_top
  700 |                                               WAIT_NUM      <= nand_timing[7:0] + 2'b10;
      |                                                                                 ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:691:68: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                          : ... In instance NAND_top
  691 |                                       else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                    ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:756:69: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                          : ... In instance NAND_top
  756 |                                                     else  NAND_O    <= NAND_ADDR[37:32];
      |                                                                     ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:767:78: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                          : ... In instance NAND_top
  767 |                                                 WAIT_NUM  <= nand_timing[7:0]+2'b10; 
      |                                                                              ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:759:64: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                          : ... In instance NAND_top
  759 |                                   else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:838:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                           : ... In instance NAND_top
  838 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:840:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                          : ... In instance NAND_top
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                 ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:840:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                           : ... In instance NAND_top
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:840:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:842:80: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                          : ... In instance NAND_top
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:842:102: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                           : ... In instance NAND_top
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:842:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:844:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                          : ... In instance NAND_top
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:844:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                           : ... In instance NAND_top
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:844:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                          : ... In instance NAND_top
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                           : ... In instance NAND_top
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:855:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                          : ... In instance NAND_top
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                           : ... In instance NAND_top
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:857:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                          : ... In instance NAND_top
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                           : ... In instance NAND_top
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:859:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                          : ... In instance NAND_top
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                           : ... In instance NAND_top
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:866:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                          : ... In instance NAND_top
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                           : ... In instance NAND_top
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:868:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                          : ... In instance NAND_top
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                           : ... In instance NAND_top
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:870:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                          : ... In instance NAND_top
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                           : ... In instance NAND_top
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:879:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                          : ... In instance NAND_top
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                           : ... In instance NAND_top
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:881:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                          : ... In instance NAND_top
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                          : ... In instance NAND_top
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                           : ... In instance NAND_top
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:883:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                          : ... In instance NAND_top
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:907:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                           : ... In instance NAND_top
  907 |                                     if ((~DMA_OP_DONE||DMA_OP_DONE &&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (READ_MAX_COUNT-3'h4))) && ~NAND_HIT )
      |                                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1001:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                            : ... In instance NAND_top
 1001 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1003:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                           : ... In instance NAND_top
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                  ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1003:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                            : ... In instance NAND_top
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                         ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1003:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1005:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                           : ... In instance NAND_top
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1005:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                            : ... In instance NAND_top
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1005:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1007:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                           : ... In instance NAND_top
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                  ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1007:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                            : ... In instance NAND_top
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                         ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1007:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                           : ... In instance NAND_top
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                            : ... In instance NAND_top
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1018:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                           : ... In instance NAND_top
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                            : ... In instance NAND_top
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1020:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                           : ... In instance NAND_top
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                            : ... In instance NAND_top
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1022:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                           : ... In instance NAND_top
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                            : ... In instance NAND_top
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1029:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                           : ... In instance NAND_top
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                            : ... In instance NAND_top
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1031:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                           : ... In instance NAND_top
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                            : ... In instance NAND_top
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1033:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                           : ... In instance NAND_top
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                            : ... In instance NAND_top
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1042:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                               ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                           : ... In instance NAND_top
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                            : ... In instance NAND_top
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1044:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                           : ... In instance NAND_top
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                           : ... In instance NAND_top
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                            : ... In instance NAND_top
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                            : ... In instance NAND_top
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1046:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                           : ... In instance NAND_top
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1060:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                            : ... In instance NAND_top
 1060 |                                     else if(DMA_OP_DONE&&~NAND_HIT&&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (WRITE_MAX_COUNT-3'h4)))
      |                                                                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1094:84: Operator SUB expects 32 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                           : ... In instance NAND_top
 1094 |                                                         NAND_OP_NUM <= NAND_OP_NUM - 3'b100; 
      |                                                                                    ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1100:83: Operator ADD expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                           : ... In instance NAND_top
 1100 |                                                         data_count  <= data_count + 3'b100;
      |                                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1087:57: Operator EQ expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                           : ... In instance NAND_top
 1087 |                                      else  if((WAIT_NUM == 1'b1)&&DMA_OP_DONE) begin
      |                                                         ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1073:56: Operator GT expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                           : ... In instance NAND_top
 1073 |                                     else if ((WAIT_NUM > 1'b1) && DMA_OP_DONE) begin
      |                                                        ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1135:67: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                           : ... In instance NAND_top
 1135 |                                      WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                   ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1207:46: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                           : ... In instance NAND_top
 1207 |                             else if(WAIT_NUM && WAIT_NUM >1 ) begin
      |                                              ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1292:74: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                           : ... In instance NAND_top
 1292 |                                             WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                          ^
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1302:55: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's CONST '36'h0' generates 36 bits.
                                                                                           : ... In instance NAND_top
 1302 |                                           NAND_ADDR   <= 36'h0;
      |                                                       ^~
%Warning-WIDTH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:1408:63: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                           : ... In instance NAND_top
 1408 |                                  WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                               ^
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:111:15: Signal is not used: 'nand_dma_ack_i'
                                                                                           : ... In instance NAND_top
  111 | wire          nand_dma_ack_i;
      |               ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/NAND/nand.v:382:9: Signal is not used: 'NAND_ACK'
                                                                                          : ... In instance NAND_top
  382 | reg     NAND_ACK;
      |         ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_top.v:52:19: Bits of signal are not used: 'PADDR'[7:4]
                                                                                             : ... In instance simu_top.soc.APB_DEV.uart0
   52 | input   [7:0]     PADDR;
      |                   ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:302:14: Signal is not used: 'reset'
                                                                                                : ... In instance simu_top.soc
  302 | wire         reset      ;
      |              ^~~~~
                 ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:310:18: Signal is not used: 'UART_RTS'
                                                                                                : ... In instance simu_top.soc
  310 | wire UART_CTS,   UART_RTS;
      |                  ^~~~~~~~
                 ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:311:6: Signal is not used: 'UART_DTR'
                                                                                               : ... In instance simu_top.soc
  311 | wire UART_DTR,   UART_DSR;
      |      ^~~~~~~~
                 ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-UNDRIVEN: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/chip/soc_demo/sim/soc_top.v:312:6: Signal is not driven: 'UART_RI'
                                                                                                 : ... In instance simu_top.soc
  312 | wire UART_RI,    UART_DCD;
      |      ^~~~~~~
                   ../testbench/simu_top.v:92:1: ... note: In file included from simu_top.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:6:12: Parameter is not used: 'TLBNUM'
                                                                                       : ... In instance simu_top.soc.cpu
    6 |  parameter TLBNUM = 32
      |            ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:338:15: Bits of signal are not used: 'tlbelo0_out'[31:28,7]
                                                                                         : ... In instance simu_top.soc.cpu
  338 |   wire [31:0] tlbelo0_out;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:339:15: Bits of signal are not used: 'tlbelo1_out'[31:28,7]
                                                                                         : ... In instance simu_top.soc.cpu
  339 |   wire [31:0] tlbelo1_out;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:868:17: Bits of signal are not used: 'trap_code'[7:3]
                                                                                         : ... In instance simu_top.soc.cpu
  868 | reg     [ 7:0]  trap_code           ;
      |                 ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:263:21: Signal is not used: 'spi_boot'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  263 | input               spi_boot;
      |                     ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:746:11: Signal is not driven, nor used: 'BASE_ADDR'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  746 | wire [4:0]BASE_ADDR [5-1:0];
      |           ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:752:11: Signal is not driven, nor used: 'rd_sel_group_0'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  752 | wire [2:0]rd_sel_group_0;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:753:11: Signal is not driven, nor used: 'rd_sel_group_1'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  753 | wire [2:0]rd_sel_group_1;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:754:11: Signal is not used: 'rd_valid_group_0'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  754 | wire [2:0]rd_valid_group_0;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:755:11: Signal is not used: 'rd_valid_group_1'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  755 | wire [2:0]rd_valid_group_1;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:925:11: Signal is not used: 'rd_data_pre_sel'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  925 | reg [2:0] rd_data_pre_sel;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:928:11: Signal is not driven, nor used: 'rd_addr_hit_int'
                                                                                          : ... In instance simu_top.soc.AXI_SLAVE_MUX
  928 | integer   rd_addr_hit_int;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:109:11: Parameter is not used: 'L_ADDR'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  109 |           L_ADDR = 64,
      |           ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:110:11: Parameter is not used: 'L_ID'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  110 |           L_ID   = 8,
      |           ^~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:111:11: Parameter is not used: 'L_DATA'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  111 |           L_DATA = 128,
      |           ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:112:11: Parameter is not used: 'L_MASK'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  112 |           L_MASK = 16;
      |           ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:183:9: Signal is not used: 'nand_dma_ack_i'
                                                                                                    : ... In instance simu_top.soc.APB_DEV
  183 | assign  nand_dma_ack_i = dma_ack_i; 
      |         ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:192:25: Signal is not used: 'apb_clk_cpu'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  192 | wire                    apb_clk_cpu;
      |                         ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:193:25: Signal is not used: 'apb_reset_n_cpu'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  193 | wire                    apb_reset_n_cpu; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:205:25: Signal is not driven, nor used: 'apb_clk_dma'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  205 | wire                    apb_clk_dma;
      |                         ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:206:25: Signal is not driven, nor used: 'apb_reset_n_dma'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  206 | wire                    apb_reset_n_dma; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:208:21: Signal is not used: 'apb_uart0_req'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  208 | wire                apb_uart0_req;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:213:23: Bits of signal are not used: 'apb_uart0_addr'[19:8]
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  213 | wire  [ADDR_APB -1:0] apb_uart0_addr;
      |                       ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:217:21: Signal is not driven, nor used: 'apb_nand_req'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  217 | wire                apb_nand_req; 
      |                     ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:218:21: Signal is not driven, nor used: 'apb_nand_ack'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  218 | wire                apb_nand_ack; 
      |                     ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:219:21: Signal is not driven, nor used: 'apb_nand_rw'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  219 | wire                apb_nand_rw; 
      |                     ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:220:21: Signal is not driven, nor used: 'apb_nand_enab'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  220 | wire                apb_nand_enab; 
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:221:21: Signal is not driven, nor used: 'apb_nand_psel'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  221 | wire                apb_nand_psel; 
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:222:23: Signal is not driven, nor used: 'apb_nand_addr'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  222 | wire  [ADDR_APB -1:0] apb_nand_addr; 
      |                       ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:223:21: Signal is not driven, nor used: 'apb_nand_datai'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  223 | wire  [31:0]        apb_nand_datai; 
      |                     ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_dev_top_no_nand.v:224:21: Signal is not driven, nor used: 'apb_nand_datao'
                                                                                                     : ... In instance simu_top.soc.APB_DEV
  224 | wire  [31:0]        apb_nand_datao; 
      |                     ^~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                         : ... In instance simu_top.soc.delay
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:100:13: Signal is not used: 'mask_no_delay'
                                                                                                           : ... In instance simu_top.soc.delay
  100 | reg         mask_no_delay   ;
      |             ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:106:13: Signal is not used: 'mask_short_delay'
                                                                                                           : ... In instance simu_top.soc.delay
  106 | reg         mask_short_delay;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                           : ... In instance simu_top.soc.conf_axi_ram
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:21:37: Signal is not used: 'm_arcache'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   21 |     input  wire [3              :0] m_arcache,
      |                                     ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:24:37: Signal is not used: 'm_arlock'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   24 |     input  wire [1              :0] m_arlock ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:25:37: Signal is not used: 'm_arprot'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   25 |     input  wire [2              :0] m_arprot ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:31:37: Signal is not used: 'm_awcache'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   31 |     input  wire [3              :0] m_awcache,
      |                                     ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:34:37: Signal is not used: 'm_awlock'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   34 |     input  wire [1              :0] m_awlock ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:35:37: Signal is not used: 'm_awprot'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   35 |     input  wire [2              :0] m_awprot ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:50:37: Signal is not used: 'm_wid'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   50 |     input  wire [3              :0] m_wid    ,
      |                                     ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:58:29: Signal is not used: 'ram_r_a_data'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   58 | wire [BUS_WIDTH+13-1    :0] ram_r_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:92:29: Signal is not used: 'ram_r_data'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   92 | wire [DATA_WIDTH-1      :0] ram_r_data                 ;
      |                             ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:99:29: Signal is not used: 'ram_w_a_data'
                                                                                                            : ... In instance simu_top.soc.conf_axi_ram
   99 | wire [BUS_WIDTH+13-1    :0] ram_w_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/CONFREG/confreg_sim.v:108:17: Parameter is not used: 'CPU_WIDTH'
                                                                                             : ... In instance simu_top.soc.confreg
  108 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/CONFREG/confreg_sim.v:117:34: Bits of signal are not used: 'conf_raddr'[31:29]
                                                                                             : ... In instance simu_top.soc.confreg
  117 |  input      [BUS_WIDTH-1:0]      conf_raddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/CONFREG/confreg_sim.v:118:34: Bits of signal are not used: 'conf_waddr'[31:16]
                                                                                             : ... In instance simu_top.soc.confreg
  118 |  input      [BUS_WIDTH-1:0]      conf_waddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/CONFREG/confreg_sim.v:150:17: Signal is not used: 'confreg_uart_valid'
                                                                                             : ... In instance simu_top.soc.confreg
  150 |     reg         confreg_uart_valid;
      |                 ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:17:21: Bits of signal are not used: 'rid'[3:1]
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   17 |     input    [ 3:0] rid,
      |                     ^~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:19:21: Signal is not used: 'rresp'
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   19 |     input    [ 1:0] rresp,
      |                     ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:42:21: Signal is not used: 'bid'
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   42 |     input    [ 3:0] bid,
      |                     ^~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:43:21: Signal is not used: 'bresp'
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   43 |     input    [ 1:0] bresp,
      |                     ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:87:12: Parameter is not used: 'write_addr_ready'
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   87 | localparam write_addr_ready = 3'b001;
      |            ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:88:12: Parameter is not used: 'write_data_ready'
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   88 | localparam write_data_ready = 3'b010;
      |            ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/axi_bridge.v:89:12: Parameter is not used: 'write_all_ready'
                                                                                         : ... In instance simu_top.soc.cpu.u_axi_bridge
   89 | localparam write_all_ready = 3'b011;
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:61:18: Bits of signal are not used: 'tlbelo0_in'[7]
                                                                                  : ... In instance simu_top.soc.cpu.u_csr
   61 |     input [31:0] tlbelo0_in,
      |                  ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:62:18: Bits of signal are not used: 'tlbelo1_in'[7]
                                                                                  : ... In instance simu_top.soc.cpu.u_csr
   62 |     input [31:0] tlbelo1_in,
      |                  ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:180:8: Signal is not used: 'ctag_wen'
                                                                                  : ... In instance simu_top.soc.cpu.u_csr
  180 |   wire ctag_wen = csrWen & (csrWAdd == CTAG);
      |        ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:183:8: Signal is not used: 'brk_wen'
                                                                                  : ... In instance simu_top.soc.cpu.u_csr
  183 |   wire brk_wen = csrWen & (csrWAdd == BRK);
      |        ^~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:184:8: Signal is not used: 'disable_cache_wen'
                                                                                  : ... In instance simu_top.soc.cpu.u_csr
  184 |   wire disable_cache_wen = csrWen & (csrWAdd == DISABLE_CACHE);
      |        ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:188:14: Signal is not used: 'csr_euen'
                                                                                   : ... In instance simu_top.soc.cpu.u_csr
  188 |   reg [31:0] csr_euen;
      |              ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:211:14: Bits of signal are not driven, nor used: 'csr_llbctl'[0]
                                                                                   : ... In instance simu_top.soc.cpu.u_csr
  211 |   reg [31:0] csr_llbctl;
      |              ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:215:14: Signal is not driven, nor used: 'csr_brk'
                                                                                   : ... In instance simu_top.soc.cpu.u_csr
  215 |   reg [31:0] csr_brk;
      |              ^~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:216:14: Signal is not driven, nor used: 'csr_disable_cache'
                                                                                   : ... In instance simu_top.soc.cpu.u_csr
  216 |   reg [31:0] csr_disable_cache;
      |              ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:116:13: Bits of signal are not used: 'writeBuffer_offset'[1:0]
                                                                                      : ... In instance simu_top.soc.cpu.d_cache
  116 |   reg [3:0] writeBuffer_offset;
      |             ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:53:17: Bits of signal are not used: 'exe_data'[254:253]
                                                                                        : ... In instance simu_top.soc.cpu.u_exe_stage
   53 |   reg [255-1:0] exe_data;
      |                 ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:87:15: Bits of signal are not used: 'excp_num_temp'[6:1]
                                                                                        : ... In instance simu_top.soc.cpu.u_exe_stage
   87 |   wire [14:0] excp_num_temp;
      |               ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:97:14: Bits of signal are not used: 'inst_st_en_temp'[7:3]
                                                                                        : ... In instance simu_top.soc.cpu.u_exe_stage
   97 |   wire [7:0] inst_st_en_temp;
      |              ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:125:14: Bits of signal are not used: 's1_mat'[1]
                                                                                         : ... In instance simu_top.soc.cpu.u_exe_stage
  125 |   wire [1:0] s1_mat;
      |              ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:155:8: Signal is not used: 'divisor_is_zero_o'
                                                                                        : ... In instance simu_top.soc.cpu.u_exe_stage
  155 |   wire divisor_is_zero_o;
      |        ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/icache.v:44:15: Signal is not used: 'way1_D'
                                                                                     : ... In instance simu_top.soc.cpu.i_cache
   44 |   reg [255:0] way1_D;
      |               ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/icache.v:119:13: Bits of signal are not used: 'writeBuffer_offset'[1:0]
                                                                                      : ... In instance simu_top.soc.cpu.i_cache
  119 |   reg [3:0] writeBuffer_offset;
      |             ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/icache.v:144:15: Signal is not used: 'requestBuffer_icacop_offset'
                                                                                      : ... In instance simu_top.soc.cpu.i_cache
  144 |   reg [ 3:0]  requestBuffer_icacop_offset;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:165:15: Bits of signal are not used: 'op_31_26_d'[63:28,18:15,13:11,9,6,4:2]
                                                                                        : ... In instance simu_top.soc.cpu.u_id_stage
  165 |   wire [63:0] op_31_26_d;
      |               ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:166:15: Bits of signal are not used: 'op_25_22_d'[12,7,3]
                                                                                        : ... In instance simu_top.soc.cpu.u_id_stage
  166 |   wire [15:0] op_25_22_d;
      |               ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:168:15: Bits of signal are not used: 'op_19_15_d'[31:27,23,21,18,7:6]
                                                                                        : ... In instance simu_top.soc.cpu.u_id_stage
  168 |   wire [31:0] op_19_15_d;
      |               ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:266:8: Signal is not used: 'need_ui5'
                                                                                       : ... In instance simu_top.soc.cpu.u_id_stage
  266 |   wire need_ui5;
      |        ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:270:8: Signal is not used: 'need_si16'
                                                                                       : ... In instance simu_top.soc.cpu.u_id_stage
  270 |   wire need_si16;
      |        ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:400:15: Bits of signal are not used: 'ltResult'[30:0]
                                                                                        : ... In instance simu_top.soc.cpu.u_id_stage
  400 |   wire [31:0] ltResult;
      |               ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:402:8: Signal is not driven, nor used: 'br_stall'
                                                                                       : ... In instance simu_top.soc.cpu.u_id_stage
  402 |   wire br_stall;
      |        ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:99:14: Bits of signal are not used: 's0_mat'[1]
                                                                                       : ... In instance simu_top.soc.cpu.u_if_stage
   99 |   wire [1:0] s0_mat;
      |              ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:100:8: Signal is not used: 's0_d'
                                                                                       : ... In instance simu_top.soc.cpu.u_if_stage
  100 |   wire s0_d;
      |        ^~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:102:25: Signal is not used: 's0_findex'
                                                                                        : ... In instance simu_top.soc.cpu.u_if_stage
  102 |   wire [$clog2(32)-1:0] s0_findex;
      |                         ^~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:137:7: Signal is not driven, nor used: 'has_acqDataPC'
                                                                                       : ... In instance simu_top.soc.cpu.u_if_stage
  137 |   reg has_acqDataPC;
      |       ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mem_stage.v:47:23: Signal is not used: 'data_index_diff'
                                                                                        : ... In instance simu_top.soc.cpu.u_mem_stage
   47 |     input  [ 7:0]     data_index_diff   ,
      |                       ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mem_stage.v:48:23: Signal is not used: 'data_tag_diff'
                                                                                        : ... In instance simu_top.soc.cpu.u_mem_stage
   48 |     input  [19:0]     data_tag_diff     ,
      |                       ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mem_stage.v:49:23: Signal is not used: 'data_offset_diff'
                                                                                        : ... In instance simu_top.soc.cpu.u_mem_stage
   49 |     input  [ 3:0]     data_offset_diff  ,
      |                       ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mem_stage.v:106:15: Bits of signal are not used: 'excp_num'[0]
                                                                                         : ... In instance simu_top.soc.cpu.u_mem_stage
  106 |   wire [14:0] excp_num;
      |               ^~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:96:26: Signal is not used: 'axi_s_awid'
                                                                                     : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
   96 | input  [4         -1 :0] axi_s_awid;
      |                          ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:97:23: Bits of signal are not used: 'axi_s_awaddr'[31:20]
                                                                                     : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
   97 | input  [32     -1 :0] axi_s_awaddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:98:23: Signal is not used: 'axi_s_awlen'
                                                                                     : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
   98 | input  [4      -1 :0] axi_s_awlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:100:21: Signal is not used: 'axi_s_awburst'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  100 | input  [2    -1 :0] axi_s_awburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:101:22: Signal is not used: 'axi_s_awlock'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  101 | input  [2     -1 :0] axi_s_awlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:102:21: Signal is not used: 'axi_s_awcache'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  102 | input  [4    -1 :0] axi_s_awcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:103:22: Signal is not used: 'axi_s_awprot'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  103 | input  [3     -1 :0] axi_s_awprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:109:29: Signal is not used: 'axi_s_wlast'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  109 | input                       axi_s_wlast;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:117:23: Bits of signal are not used: 'axi_s_araddr'[31:20]
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  117 | input  [32     -1 :0] axi_s_araddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:118:23: Signal is not used: 'axi_s_arlen'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  118 | input  [4      -1 :0] axi_s_arlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:120:21: Signal is not used: 'axi_s_arburst'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  120 | input  [2    -1 :0] axi_s_arburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:121:22: Signal is not used: 'axi_s_arlock'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  121 | input  [2     -1 :0] axi_s_arlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:122:21: Signal is not used: 'axi_s_arcache'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  122 | input  [4    -1 :0] axi_s_arcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:123:22: Signal is not used: 'axi_s_arprot'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  123 | input  [3     -1 :0] axi_s_arprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:177:10: Bits of signal are not used: 'axi_s_rstrb'[3:2]
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  177 | reg [3:0]axi_s_rstrb;
      |          ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi2apb.v:183:11: Signal is not used: 'apb_wr_size'
                                                                                      : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  183 | reg [2:0] apb_wr_size;
      |           ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/apb_mux2.v:84:11: Parameter is not used: 'DATA_APB_32'
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_apb_mux16
   84 |           DATA_APB_32 = 32;
      |           ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/alu.v:54:15: Bits of signal are not used: 'sr64_result'[63:32]
                                                                                  : ... In instance simu_top.soc.cpu.u_exe_stage.u_alu
   54 |   wire [63:0] sr64_result;
      |               ^~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:642:15: Parameter is not used: 'WIDTH'
                                                                                      : ... In instance simu_top.soc.cpu.d_cache.way1_bank3
  642 |     parameter WIDTH = 32    ,
      |               ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:643:15: Parameter is not used: 'DEPTH'
                                                                                      : ... In instance simu_top.soc.cpu.d_cache.way1_bank3
  643 |     parameter DEPTH = 256
      |               ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:688:15: Parameter is not used: 'WIDTH'
                                                                                      : ... In instance simu_top.soc.cpu.d_cache.way1_tagv
  688 |     parameter WIDTH = 21    ,
      |               ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/dcache.v:689:15: Parameter is not used: 'DEPTH'
                                                                                      : ... In instance simu_top.soc.cpu.d_cache.way1_tagv
  689 |     parameter DEPTH = 256
      |               ^~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mul.v:117:11: Signal is not used: 'mul_clk'
                                                                                   : ... In instance simu_top.soc.cpu.u_exe_stage.u_mul
  117 |     input mul_clk,
      |           ^~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_regs.v:222:13: Signal is not used: 'rstate'
                                                                                               : ... In instance simu_top.soc.APB_DEV.uart0.regs
  222 | wire [3:0]  rstate;
      |             ^~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:55:12: Parameter is not used: 'QUOT_ONEHOT_NEG_2'
                                                                                                  : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
   55 | localparam QUOT_ONEHOT_NEG_2 = 5'b0_0001;
      |            ^~~~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:56:12: Parameter is not used: 'QUOT_ONEHOT_NEG_1'
                                                                                                  : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
   56 | localparam QUOT_ONEHOT_NEG_1 = 5'b0_0010;
      |            ^~~~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:75:8: Genvar is not driven, nor used: 'i'
                                                                                                 : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
   75 | genvar i;
      |        ^
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:85:29: Bits of signal are not used: 'dividend_lzc_q'[5]
                                                                                                  : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
   85 | logic [(LZC_WIDTH + 1)-1:0] dividend_lzc_q;
      |                             ^~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:93:29: Bits of signal are not used: 'lzc_diff_fast'[5]
                                                                                                  : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
   93 | logic [(LZC_WIDTH + 1)-1:0] lzc_diff_fast;
      |                             ^~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:95:7: Signal is not driven, nor used: 'pre_r_shift_num'
                                                                                                 : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
   95 | logic pre_r_shift_num;
      |       ^~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:145:23: Bits of signal are not used: 'nrdnt_rem_nxt'[2:0]
                                                                                                   : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
  145 | logic [ITN_WIDTH-1:0] nrdnt_rem_nxt;
      |                       ^~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:147:23: Bits of signal are not used: 'nrdnt_rem_plus_d_nxt'[2:0]
                                                                                                   : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1
  147 | logic [ITN_WIDTH-1:0] nrdnt_rem_plus_d_nxt;
      |                       ^~~~~~~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_receiver.v:64:14: Signal is not used: 'rbit_in'
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver
   64 | reg          rbit_in;
      |              ^~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_receiver.v:95:12: Signal is not used: 'rcounter16_eq_1'
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver
   95 | wire       rcounter16_eq_1 = (rcounter16 == 4'd1);
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_transmitter.v:43:14: Bits of signal are not used: 'lcr'[7]
                                                                                                     : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
   43 | input [7:0]  lcr;
      |              ^~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_transmitter.v:75:6: Signal is not used: 'tf_overrun'
                                                                                                    : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
   75 | wire tf_overrun;
      |      ^~~~~~~~~~
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:29:12: Parameter is not used: 'QUOT_ZERO'
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   29 | localparam QUOT_ZERO  = 2;
      |            ^~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:48:29: Bits of signal are not used: 'rem_sum_mul_16'[39:38,29:0]
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   48 | logic [(ITN_WIDTH + 4)-1:0] rem_sum_mul_16;
      |                             ^~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:49:29: Bits of signal are not used: 'rem_carry_mul_16'[39:38,29:0]
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   49 | logic [(ITN_WIDTH + 4)-1:0] rem_carry_mul_16;
      |                             ^~~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:63:29: Bits of signal are not used: 'divisor_mul_4'[29:0]
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   63 | logic [(ITN_WIDTH + 2)-1:0] divisor_mul_4;
      |                             ^~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:64:29: Bits of signal are not used: 'divisor_mul_8'[29:0]
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   64 | logic [(ITN_WIDTH + 2)-1:0] divisor_mul_8;
      |                             ^~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:65:29: Bits of signal are not used: 'divisor_mul_neg_4'[29:0]
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   65 | logic [(ITN_WIDTH + 2)-1:0] divisor_mul_neg_4;
      |                             ^~~~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/radix_4_qds_v1.sv:66:29: Bits of signal are not used: 'divisor_mul_neg_8'[29:0]
                                                                                              : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_qds
   66 | logic [(ITN_WIDTH + 2)-1:0] divisor_mul_neg_8;
      |                             ^~~~~~~~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:615:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:36:30: Bits of signal are not driven, nor used: 'sel_nodes'[31]
                                                                                   : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend
   36 |     logic [2**NumLevels-1:0] sel_nodes;
      |                              ^~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:335:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:37:45: Bits of signal are not driven, nor used: 'index_nodes'[159:155]
                                                                                   : ... In instance simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend
   37 |     logic [2**NumLevels-1:0][NumLevels-1:0] index_nodes;
      |                                             ^~~~~~~~~~~
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:335:1: ... note: In file included from int_div_radix_4_v1.sv
                 /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
%Warning-UNUSED: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_sync_flops.v:44:11: Parameter is not used: 'Tp'
                                                                                                    : ... In instance simu_top.soc.APB_DEV.uart0.regs.i_uart_sync_flops
   44 | parameter Tp            = 1;
      |           ^~
%Warning-CASEX: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/APB_DEV/URT/uart_transmitter.v:242:19: Suggest casez (with ?'s) in place of casex (with X's)
  242 |                   casex ({lcr[2],lcr[1:0]})
      |                   ^~~~~
%Warning-SYMRSVDWORD: ../testbench/simu_top.v:69:23: Symbol matches C++ keyword: 'switch'
   69 |     input      [7 :0] switch,       
      |                       ^~~~~~
%Warning-COMBDLY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:232:21: Non-blocking assignment '<=' in combinational logic process
                                                                                         : ... This will be executed as a blocking assignment '='!
  232 |           idle_lock <= 1'b1;
      |                     ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:235:21: Non-blocking assignment '<=' in combinational logic process
                                                                                         : ... This will be executed as a blocking assignment '='!
  235 |           idle_lock <= 1'b0;
      |                     ^~
%Warning-COMBDLY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:229:21: Non-blocking assignment '<=' in combinational logic process
                                                                                         : ... This will be executed as a blocking assignment '='!
  229 |           idle_lock <= 1'b0;
      |                     ^~
%Warning-LATCH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/if_stage.v:227:3: Latch inferred for signal 'simu_top.soc.cpu.u_if_stage.idle_lock' (not all control paths of combinational always assign a value)
                                                                                      : ... Suggest use of always_latch for intentional latches
  227 |   always @(*) begin
      |   ^~~~~~
%Warning-COMBDLY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:82:21: Non-blocking assignment '<=' in combinational logic process
                                                                                        : ... This will be executed as a blocking assignment '='!
   82 |       br_target_buf <= br_target;
      |                     ^~
%Warning-LATCH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/id_stage.v:80:3: Latch inferred for signal 'simu_top.soc.cpu.u_id_stage.br_target_buf' (not all control paths of combinational always assign a value)
                                                                                     : ... Suggest use of always_latch for intentional latches
   80 |   always @(*) begin
      |   ^~~~~~
%Warning-COMBDLY: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mul.v:165:25: Non-blocking assignment '<=' in combinational logic process
                                                                                    : ... This will be executed as a blocking assignment '='!
  165 |         SecStageBoothRes[p] <= {63'b0,Carry[p]}+BoothRes[p]; 
      |                         ^
%Warning-LATCH: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mul.v:162:3: Latch inferred for signal 'simu_top.soc.cpu.u_exe_stage.u_mul.SecStageBoothRes' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
  162 |   always @(*) begin
      |   ^~~~~~
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:89:31: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.mem_to_csr_bus'
   89 |   wire [249 + $clog2(32)-1:0] mem_to_csr_bus;
      |                               ^~~~~~~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:89:31:      Example path: simu_top.soc.cpu.mem_to_csr_bus
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/csr.v:608:19:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:332:15:      Example path: simu_top.soc.cpu.csrRData
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:340:25:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:90:31:      Example path: simu_top.soc.cpu.csr_to_mem_bus
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mem_stage.v:350:25:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:96:43:      Example path: simu_top.soc.cpu.mem_to_tlb_bus
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:529:25:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:95:17:      Example path: simu_top.soc.cpu.tlb_to_mem_bus
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mem_stage.v:317:25:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/mycpu_top.v:89:31:      Example path: simu_top.soc.cpu.mem_to_csr_bus
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:37:45: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend.gen_lzc.index_nodes'
   37 |     logic [2**NumLevels-1:0][NumLevels-1:0] index_nodes;
      |                                             ^~~~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:335:1: ... note: In file included from int_div_radix_4_v1.sv
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:37:45:      Example path: simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend.gen_lzc.index_nodes
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:77:50:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:37:45:      Example path: simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend.gen_lzc.index_nodes
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:36:30: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend.gen_lzc.sel_nodes'
   36 |     logic [2**NumLevels-1:0] sel_nodes;
      |                              ^~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/int_div_radix_4_v1.sv:335:1: ... note: In file included from int_div_radix_4_v1.sv
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/exe_stage.v:182:1: ... note: In file included from exe_stage.v
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:36:30:      Example path: simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend.gen_lzc.sel_nodes
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:75:48:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/lzc.sv:36:30:      Example path: simu_top.soc.cpu.u_exe_stage.u_int_div_radix_4_v1.u_lzc_dividend.gen_lzc.sel_nodes
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:508:13: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit'
  508 | wire [5-1:0]wr_addr_hit;
      |             ^~~~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:508:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:860:23:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/AMBA/axi_mux_sim.v:508:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:134:18: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.u_tlb.match_item1'
  134 |   wire [NUM-1:0] match_item1;   
      |                  ^~~~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:134:18:      Example path: simu_top.soc.cpu.u_tlb.match_item1
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:152:29:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:134:18:      Example path: simu_top.soc.cpu.u_tlb.match_item1
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:166:20: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.u_tlb.res_temp1'
  166 |   wire [WIDTH-1:0] res_temp1[NUM-1:0];
      |                    ^~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:166:20:      Example path: simu_top.soc.cpu.u_tlb.res_temp1
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:197:27:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:166:20:      Example path: simu_top.soc.cpu.u_tlb.res_temp1
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:133:18: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.u_tlb.match_item0'
  133 |   wire [NUM-1:0] match_item0;   
      |                  ^~~~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:133:18:      Example path: simu_top.soc.cpu.u_tlb.match_item0
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:147:29:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:133:18:      Example path: simu_top.soc.cpu.u_tlb.match_item0
%Warning-UNOPTFLAT: /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:165:20: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.cpu.u_tlb.res_temp0'
  165 |   wire [WIDTH-1:0] res_temp0[NUM-1:0];
      |                    ^~~~~~~~~
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:165:20:      Example path: simu_top.soc.cpu.u_tlb.res_temp0
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:188:27:      Example path: ASSIGNW
                    /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab/IP/myCPU/tlb.v:165:20:      Example path: simu_top.soc.cpu.u_tlb.res_temp0
