$date
	Wed Sep 18 00:11:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blink4_tb $end
$var wire 4 ! salida [3:0] $end
$var reg 1 " clk $end
$scope module top $end
$var wire 1 " clk $end
$var wire 8 # din [7:0] $end
$var wire 8 $ salida [7:0] $end
$var wire 1 % clk_base $end
$var reg 8 & dout [7:0] $end
$scope module PRES $end
$var wire 1 " clk_in $end
$var wire 1 % clk_out $end
$var reg 22 ' count [21:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
b0 $
b11111111 #
0"
b0 !
$end
#1
b1 '
1"
#2
0"
#3
b10 '
1"
#4
0"
#5
b11 '
1"
#6
0"
#7
b100 '
1"
#8
0"
#9
b101 '
1"
#10
0"
#11
b110 '
1"
#12
0"
#13
b111 '
1"
#14
0"
#15
b1000 '
1"
#16
0"
#17
b1001 '
1"
#18
0"
#19
b1010 '
1"
#20
0"
#21
b1011 '
1"
#22
0"
#23
b1100 '
1"
#24
0"
#25
b1101 '
1"
#26
0"
#27
b1110 '
1"
#28
0"
#29
b1111 '
1"
#30
0"
#31
b10000 '
1"
#32
0"
#33
b10001 '
1"
#34
0"
#35
b10010 '
1"
#36
0"
#37
b10011 '
1"
#38
0"
#39
b10100 '
1"
#40
0"
#41
b10101 '
1"
#42
0"
#43
b10110 '
1"
#44
0"
#45
b10111 '
1"
#46
0"
#47
b11000 '
1"
#48
0"
#49
b11001 '
1"
#50
0"
#51
b11010 '
1"
#52
0"
#53
b11011 '
1"
#54
0"
#55
b11100 '
1"
#56
0"
#57
b11101 '
1"
#58
0"
#59
b11110 '
1"
#60
0"
#61
b11111 '
1"
#62
0"
#63
b100000 '
1"
#64
0"
#65
b100001 '
1"
#66
0"
#67
b100010 '
1"
#68
0"
#69
b100011 '
1"
#70
0"
#71
b100100 '
1"
#72
0"
#73
b100101 '
1"
#74
0"
#75
b100110 '
1"
#76
0"
#77
b100111 '
1"
#78
0"
#79
b101000 '
1"
#80
0"
#81
b101001 '
1"
#82
0"
#83
b101010 '
1"
#84
0"
#85
b101011 '
1"
#86
0"
#87
b101100 '
1"
#88
0"
#89
b101101 '
1"
#90
0"
#91
b101110 '
1"
#92
0"
#93
b101111 '
1"
#94
0"
#95
b110000 '
1"
#96
0"
#97
b110001 '
1"
#98
0"
#99
b110010 '
1"
#100
0"
