#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 29 18:22:49 2024
# Process ID: 12600
# Current directory: E:/Vivado/Verilog/Gate_Level_Designs/full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8268 E:\Vivado\Verilog\Gate_Level_Designs\full_adder\full_adder.xpr
# Log file: E:/Vivado/Verilog/Gate_Level_Designs/full_adder/vivado.log
# Journal file: E:/Vivado/Verilog/Gate_Level_Designs/full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.xpr
update_compile_order -fileset sources_1
close_project
create_project S_display_full_adder E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder -part xc7vx485tffg1157-1
set_property simulator_language Verilog [current_project]
file mkdir E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sources_1/new
close [ open E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sources_1/new/S_display_full_adder.v w ]
add_files E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sources_1/new/S_display_full_adder.v
update_compile_order -fileset sources_1
file mkdir E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new/S_display_full_adder.v w ]
add_files -fileset sim_1 E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new/S_display_full_adder.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new/S_display_full_adder_tb.v w ]
add_files -fileset sim_1 E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new/S_display_full_adder_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new/S_display_full_adder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Vivado/Verilog/Gate_Level_Designs/S_display_full_adder/S_display_full_adder.srcs/sim_1/new/S_display_full_adder.v
update_compile_order -fileset sim_1
launch_simulation
source S_display_full_adder_tb.tcl
close_sim
launch_simulation
source S_display_full_adder_tb.tcl
close_sim
