INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit_tb
