# RTL Design Series

This repository contains a collection of RTL (Register Transfer Level) design implementations created as part of my learning and practice in Digital Design using Verilog HDL.

## üìò About

This project is intended to:
- Reinforce fundamentals of digital logic design
- Practice writing synthesizable Verilog
- Simulate and verify digital modules
- Explore design methodologies and best practices

## üõ†Ô∏è Tools & Technologies

- **HDL**: Verilog
- **Simulation**: [Icarus Verilog](http://iverilog.icarus.com/)
- **Waveform Viewer**: [GTKWave](http://gtkwave.sourceforge.net/)
- **Version Control**: Git and GitHub


