Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8c3a5d0171b241e1b1c9f1be137ab8c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot APBSlaveIF_TB_behav xil_defaultlib.APBSlaveIF_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'pready' of mode inout cannot be associated with actual port 'pready' of mode out [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/APBSlaveIf_SimulationSet/new/APBSlaveIF_TB.vhd:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
