question,A,B,C,D,E,answer,explanation
<p>The number of memory locations in which 14 address bits can access is</p>,1024,2048,4096,16384,,D, <p>2<sup>14</sup> = 16384.</p> 
<p>What will be conversion rate for a counter type A/D converter contains a 4 bit binary ladder and a counter driven by a 2 MHz clock. Then conversion time</p>,125,125 x 10<sup>3</sup>,125 x 10<sup>6</sup>,None,,B,
<p>A 6 bit R<i></i>-2<i>R</i> ladder D/A converter has a reference voltage of 6.5 V. It meets standard linearity then resolution in percent and volts.</p>,3% 7 V,"6.4 V, 2%","0.1%, 1.57 V","1.57%, 0.1 V",,D," <p>R-2R ladder, resolution = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-551.png""/> </p>
<p>Resolution in volts = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-551-1.png""/>.</p> "
<p>What will be output for decimal input 82?</p>,0.82 V,8 V,0.1 V,10 mV,,A, <p>Output for decimal input 82/(10000010) = 0.01 x 82 = 0.82 V.</p> 
"<p>The circuit of the given figure gives the output <i>Y</i> =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/27-371.png""/></p>",AB,A + B,A B,"<span style=""text-decoration:overline;"">A + B</span>",,D," <p>When any input is High, the corresponding transistor conducts and output is Low. Hence it is a NOR gate.</p> "
"<p>In a 4 bit ripple counter using flip flops with <i>t<sub>pd</sub></i> = 40 ns, the maximum frequency can be</p>",1.25 MHz,3.25 MHz,6.25 MHz,12.5 MHz,,C," <p>Total time delay = 40 x 4 = 160 x 100<sup>-9</sup>s. Hence <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-337.png""/>.</p> "
"<p>What will be FSV in 2 bit BCD D/A converter is a weighted resistor type with E<sub>R</sub> = 1V, R = 1 MΩ and R<i><sub>f</sub></i> = 10KΩ</p>",0.99 V,0.9 V,0.1 V,0,,A," <p>FSV for BCD = (10<sup><i>d</i></sup> - 1)VR.<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-558.png""/> = (10<sup>2</sup> -1) x <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-558-1.png""/> .</p> "
"<p>The number of product terms in the minimized sum of product expression obtained through the following K-map, where <i>d</i>, don't care.<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/41-602.png""/></p>",2,3,4,5,,A," <p>y = <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + AC<span style=""text-decoration:overline;"">D</span>.</p> "
<p>BCD equivalent of - 8<sub>10</sub> is</p>,00110,10110,11000,01000,,C, <p>Decimal 8 = 1000 and - 8 = 11000.</p> 
<p>The number of inputs and outputs in a full adder are</p>,2 and 1,2 and 2,3 and 3,3 and 2,,D," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-130.png""/></p> "
<p>A + A . B =</p>,B,A . B,A,A or B,,C," <p>A.B= 1 or 0, A + A.B = 0 if A is zero and A + A.B = 1 if A = 1. Hence A + A.B = A.</p> "
<p>The device 'one shot' has</p>,two stable states,one stable state,either 1 or 2 stable states,no stable state,,B, <p>One shot means one stable state.</p> 
"<p>For the logic circuit of the given figure the simplified Boolean expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/28-380.png""/></p>",A + BC,"<span style=""text-decoration:overline;"">A</span> + BC","<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span> C","A + B<span style=""text-decoration:overline;"">C</span>",,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-380u.png""/> = <span style=""text-decoration:overline;"">A</span> + BC.</p> "
"<p>If number of information bits is 4, the parity bits in Hamming code are located at bit positions __________ from the LSB.</p>","1, 2, 5","1, 2, 4","1, 2, 3","1, 2",,B," <p>The number of parity bits is 3. These bits are located at 2<sup>0</sup>, 2<sup>1</sup>, 2<sup>2</sup>, i.e., 1, 2, 4<sup>th</sup> bits starting from LSB.</p> "
<p>A certain JK FF has <i>t<sub>pd</sub></i> = 12 n sec the largest MOD counter that can be constructed from these FF and still operate up to 10 MHz is</p>,any,8,256,10,,C," <p>Clock period(<span class=""symbol"">t</span>) = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-534.png""/> = 10<sup>-7</sup> sec</p>
<p>Number of FF = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-534-1.png""/></p>
<p>mod counter 2<sup>8</sup> = 256.</p> "
"<p>Two 2's complement number having sign bits X and Y are added and the sign bit of the result is Z. then, the occurrence of overflow is indicated by the Boolean function.</p>",XYZ,"<span style=""text-decoration:overline;"">X</span> <span style=""text-decoration:overline;"">Y</span> <span style=""text-decoration:overline;"">Z</span>","<span style=""text-decoration:overline;"">X</span> <span style=""text-decoration:overline;"">Y</span>Z + XY <span style=""text-decoration:overline;"">Z</span>",XY + YZ + ZX,,D, <p>carry of a one bit full order is given by expression <i>XY</i> + <i>YZ</i> + <i>ZX</i>.</p> 
"<p>If A = 0101, then A' is</p>",1010,1011,1001,0110,,B, <p>A' = 1010 + 1 = 1011.</p> 
<p>11011 in gray code = __________ .</p>,10010<sub>2</sub>,11111<sub>2</sub>,11100<sub>2</sub>,10001<sub>2</sub>,,A, <p>Change to decimal and then to binary.</p> 
"<p>In the circuit of the given figure, Y =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-420.png""/></p>",0,1,X,"<span style=""text-decoration:overline;"">X</span>",,A," <p>X<span style=""text-decoration:overline;"">X</span> = 0.</p> "
<p>A . 0 =</p>,1,A,0,A or 1,,C, <p>1.0 = 0 and 0.0 = 0.</p> 
<p>The complement of exclusive OR function is</p>,"AB + <span style=""text-decoration:overline;"">A</span> B","AB + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>","<span style=""text-decoration:overline;"">A</span> B + A","AB + A <span style=""text-decoration:overline;"">B</span>",,B, <p>Complement of XOR is X NOR.</p> 
<p>Decimal -90 equals __________ in 8 bit 2s complement</p>,1000 1000,1010 0110,1100 1100,0101 0101,,B, <p>+90 in binary is 01011010. Its 2's complement is 10100110.</p> 
<p>23.6<sub>10</sub> = __________ <sub>2</sub></p>,11111.1001,10111.1001,00111.101,10111.1,,B, <p>23= 10111 and 0.6 =10011 Hence 10111 . 10011 .</p> 
"<p>In a shift left register, shifting a bit by one bit means</p>",division by 2,multiplication by 2,subtraction of 2,None of the above,,B, <p>In binary shift one bit left means multiplication by 2.</p> 
"<p>If A = B = 1, the outputs P and Q in the given figure are<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/32-431.png""/></p>",P = Q = 0,"P = 0, Q = 1","P = 1, Q = 0",P = Q = 1,,B, <p>It is a half adder 1 + 1 = 10. Therefore SUM = P = 0 and Carry = Q = 1.</p> 
"<p>In the given figure, Y =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-416.png""/></p>",(A + B)C + DE,AB + C(D + E),(A + B)C + D + E,none of the above,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-416.png""/>.</p> "
<p><p><b>Assertion (A):</b>  The access time of memory is lowest in the case of DRAM </p><p><b>Reason (R):</b> DRAM uses refreshing cycle.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D, <p>DRAM has lower speed than SRAM.</p> 
"<p>In a 3 input NOR gate, the number of states in which output is 1 equals</p>",1,2,3,4,,A," <p>Only one input, i.e., A = 0, B = 0 and C = 0 gives 1 as output.</p> "
"<p><p><b>Assertion (A):</b>  Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect them</p><p><b>Reason (R):</b> V<sub>OH</sub>, V<sub>OL</sub>, V<sub>IH</sub> and V<sub>IL</sub> of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. V<sub>IL</sub> and V<sub>IH</sub> for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.</p></p>",Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,A," <p>Interfacing is necessary and interfacing depends on gate parameters like V<sub>OH</sub>, V<sub>OL</sub>, I<sub>IH</sub>, I<sub>IL</sub>.</p> "
<p>The series 54 H/74 H denotes</p>,Standard TTL,High speed TTL,Low Power TTL,High Power TTL,,B, <p>It denotes high speed TTL.</p> 
"<p>For a 4096 x 8 EPROM, the number of address lines is</p>",14,12,10,8,,B, <p>4096 = 2<sup>12</sup> .</p> 
<p><p><b>Assertion (A):</b>  A PROM can be used as a synchronous counter </p><p><b>Reason (R):</b> Each memory location in a PROM can be read synchronously.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D, <p>PROM is a memory. It is not a counter.</p> 
"<p><span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> <span style=""text-decoration:overline;"">D</span> + <span style=""text-decoration:overline;"">AB</span> C <span style=""text-decoration:overline;"">D</span> =</p>",ABC,"<span style=""text-decoration:overline;"">ABCD</span>","<span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">D</span>",ABCD,,C," <p><span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> <span style=""text-decoration:overline;"">D</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> C <span style=""text-decoration:overline;"">D</span> = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">D</span>(C + <span style=""text-decoration:overline;"">C</span>) = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">D</span> .</p> "
<p>Find the output voltage for 011100 in a 6 bit R<i></i>-2<i>R</i> ladder D/A converter has a reference voltage of 6.5 V.</p>,6.4 V,2.84 V,0.1 V,8 V,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-553.png""/> (<i>a<sub>n-1</sub> 2<sup>n-1</sup> + a<sub>n-2</sub> 2<sup>n-2</sup> + .....a<sub>1</sub>2<sup>1</sup> + a<sub>0</sub>2<sup>0</sup></i>)</p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-553-1.png""/>(2<sup>4</sup> + 2<sup>3</sup> + 2<sup>2</sup>) = 6.5 x <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-553-2.png""/> = 2.84 .</p> "
<p>Binary number 1101 is equal to octal number</p>,17,16,15,14,,C," <p>1101 = 13 in decimal = 15 (i.e., 8 + 5) in octal.</p> "
<p>Logic analyser is</p>,a multichannel oscilloscope,similar to logic pulser,similar to current tracer,none of the above,,A, <p>It is a multichannel oscilloscope.</p> 
"<p>The minimized version of logic circuit in the given figure is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/21-257.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/21-257-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/21-257-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/21-257-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/21-257-4.png""/>",,A," <p>The Boolean equation is <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/67-257.png""/> The circuit in the given figure <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/67-257-2.png""/> gives <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/67-257-1.png""/>.</p> "
"<p>In the given figure shows a negative logic AND gate. If positive logic is used this gate is equivalent to<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/26-342.png""/></p>",AND gate,OR gate,NOR gate,NAND gate,,C," <p>Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> = <span style=""text-decoration:overline;"">A + B</span> .</p> "
"<p>The function Y = A <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + AB <span style=""text-decoration:overline;"">C</span> + A <span style=""text-decoration:overline;"">B</span> C + <span style=""text-decoration:overline;"">A</span> BC is to be realized using discrete gates. The inputs available are A, B, C. We need a total of</p>",8 gates,6 gates,10 gates,5 gates,,A," <p>Three NOT gates, four AND gates and one OR gate, i.e., total of 8 gates.</p> "
<p>A 10 bit D/A converter gives a maximum output of 10.23 V. The resolution is</p>,10 mV,20 mV,15 mV,25 mV,,A," <p>Resolution = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-363.png""/> V or 10 mV.</p> "
<p>As applied to a flip flop the word edge triggered's means</p>,flip flop can change state when clock transition occurs,flip flop can change state when clock signal goes from LOW to HIGH only,flip flop can change state when clock signal goes from HIGH to LOW only,none of the above,,A, <p>Edge triggering means the instant when clock transition occurs.</p> 
<p>A NOR gate is a combination of</p>,OR gate and AND gate,AND gate and NOT gate,OR gate and NOT gate,two NOT gates,,C, <p>OR and NOT = NOR.</p> 
<p>The 2's complement representation of - 17 is</p>,01110,01111,11110,10001,,B," <p>(17)<sub>10</sub> = (10001)<sub>2</sub> = (-17)<sub>10</sub> = 1's complement of (17)<sub>2</sub> + 1 </p>
<p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-570.png""/></p>
<p>the MSB is 0, hence (-17)<sub>2</sub> cannot represented in 2's complement representation with 5 bit, therefore (-17) in 2's complement is simply (10001)<sub>2</sub> = (17)<sub>10</sub> .</p> "
<p>TTL inverter has</p>,one input,two inputs,one or two inputs,three inputs,,B, <p>Data input and control input.</p> 
"<p>4 bit ripple counter and 4 bit synchronous counter are made using flip-flop having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then</p>","R = 10 ns, S = 40 ns","R = 40 ns, S = 10 ns","R = 10 ns, S = 30 ns","R = 30 ns, S = 10 ns",,B, <p>In synchronous counter time delay is constant while in Ripple it is additive.</p> 
<p>The number of digits in hexadecimal system</p>,15,16,10,8,,B, <p>It has 16 digits 0 to 15.</p> 
<p>Which of these is the most recent display device?</p>,LED,LCD,VF,(a) and (c),,C," <p>VF display can operate at very low voltages, has low power consumption and very long life.</p> "
"<p>A NOR gate has 3 inputs A, B, C. For which combination of inputs is output HIGH</p>",A = B = C = 0,A = B = C = 1,A = B = 1 and C = 0,A = C = 1 and B = 0,,A, <p>NOR gate gives High output when all inputs are Low.</p> 
"<p>In 2's complement form, - 2 is</p>",1011,1110,1100,1010,,B," <p>A = 1110, </p>
<p><span style=""text-decoration:overline;"">A</span> = 0001, </p>
<p><span style=""text-decoration:overline;"">A</span> + 1 = 0001 + 1 = 0010 = 2 </p>
<p>Therefore A = -2.</p> "
"<p>The Boolean function/implemented in the figure using two I/P multiplexers is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/41-600.png""/></p>","A<span style=""text-decoration:overline;"">B</span>C + AB<span style=""text-decoration:overline;"">C</span>","ABC + A<span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span>","<span style=""text-decoration:overline;"">A</span>BC + <span style=""text-decoration:overline;"">ABC</span>","<span style=""text-decoration:overline;"">ABC</span> + <span style=""text-decoration:overline;"">A</span>B <span style=""text-decoration:overline;"">C</span>",,A," <p>when <i>B</i> = 1, <i>f</i><sub>1</sub> = ABC</p>
<p><i>B</i> = 0, <i>f</i><sub>2</sub> = A<span style=""text-decoration:overline;"">B</span>C </p>
<p><i>f</i> = <i>f</i><sub>1</sub> + <i>f</i><sub>2</sub> = AB<span style=""text-decoration:overline;"">C</span> + A<span style=""text-decoration:overline;"">B</span>C.</p> "
