
ICU_LAB.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002cce  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000038  00800060  00002cce  00002d62  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001b  00800098  00800098  00002d9a  2**0
                  ALLOC
  3 .stab         00003084  00000000  00000000  00002d9c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000019b7  00000000  00000000  00005e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000077d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007917  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007a87  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000096d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a5bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b368  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000b4c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b755  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000bf23  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 d5 0a 	jmp	0x15aa	; 0x15aa <__vector_1>
       8:	0c 94 14 0b 	jmp	0x1628	; 0x1628 <__vector_2>
       c:	0c 94 53 0b 	jmp	0x16a6	; 0x16a6 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 be 08 	jmp	0x117c	; 0x117c <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 c2 10 	jmp	0x2184	; 0x2184 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ec       	ldi	r30, 0xCE	; 206
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 39       	cpi	r26, 0x98	; 152
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e9       	ldi	r26, 0x98	; 152
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 3b       	cpi	r26, 0xB3	; 179
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <main>
      8a:	0c 94 65 16 	jmp	0x2cca	; 0x2cca <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2e 16 	jmp	0x2c5c	; 0x2c5c <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a7 e7       	ldi	r26, 0x77	; 119
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 3a 16 	jmp	0x2c74	; 0x2c74 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 56 16 	jmp	0x2cac	; 0x2cac <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 3a 16 	jmp	0x2c74	; 0x2c74 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 56 16 	jmp	0x2cac	; 0x2cac <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2e 16 	jmp	0x2c5c	; 0x2c5c <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	87 e7       	ldi	r24, 0x77	; 119
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 4a 16 	jmp	0x2c94	; 0x2c94 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 3a 16 	jmp	0x2c74	; 0x2c74 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 56 16 	jmp	0x2cac	; 0x2cac <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 3a 16 	jmp	0x2c74	; 0x2c74 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 56 16 	jmp	0x2cac	; 0x2cac <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 3a 16 	jmp	0x2c74	; 0x2c74 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 56 16 	jmp	0x2cac	; 0x2cac <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 3e 16 	jmp	0x2c7c	; 0x2c7c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 5a 16 	jmp	0x2cb4	; 0x2cb4 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <WDT_VoidEnable>:
#include "WDT_interface.h"
#include "WDT_private.h"
#include "WDT_config.h"

void  WDT_VoidEnable(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
    //set WDTCR_WDE to enable
    SET_BIT(WDTCR,WDTCR_WDE);
     b4e:	a1 e4       	ldi	r26, 0x41	; 65
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e1 e4       	ldi	r30, 0x41	; 65
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 60       	ori	r24, 0x08	; 8
     b5a:	8c 93       	st	X, r24
}
     b5c:	cf 91       	pop	r28
     b5e:	df 91       	pop	r29
     b60:	08 95       	ret

00000b62 <WDT_VoidSleep>:
 

 void WDT_VoidSleep(u8 Copy_U8sleeptime)
 {
     b62:	df 93       	push	r29
     b64:	cf 93       	push	r28
     b66:	0f 92       	push	r0
     b68:	cd b7       	in	r28, 0x3d	; 61
     b6a:	de b7       	in	r29, 0x3e	; 62
     b6c:	89 83       	std	Y+1, r24	; 0x01
    //mask to clear the first 3 bit
    WDTCR &= 0b11111000 ;
     b6e:	a1 e4       	ldi	r26, 0x41	; 65
     b70:	b0 e0       	ldi	r27, 0x00	; 0
     b72:	e1 e4       	ldi	r30, 0x41	; 65
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	88 7f       	andi	r24, 0xF8	; 248
     b7a:	8c 93       	st	X, r24
    // or with time user select 
    WDTCR |=Copy_U8sleeptime ;
     b7c:	a1 e4       	ldi	r26, 0x41	; 65
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	e1 e4       	ldi	r30, 0x41	; 65
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	90 81       	ld	r25, Z
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	89 2b       	or	r24, r25
     b8a:	8c 93       	st	X, r24
 }
     b8c:	0f 90       	pop	r0
     b8e:	cf 91       	pop	r28
     b90:	df 91       	pop	r29
     b92:	08 95       	ret

00000b94 <WDT_VoidDisable>:

 void WDT_VoidDisable(void)
 {
     b94:	df 93       	push	r29
     b96:	cf 93       	push	r28
     b98:	cd b7       	in	r28, 0x3d	; 61
     b9a:	de b7       	in	r29, 0x3e	; 62
    // set bit in  in enable bit and turn off bit in same time and clear WDE 
   WDTCR = (1 << WDTCR_WDTOE) | (1 << WDTCR_WDE);
     b9c:	e1 e4       	ldi	r30, 0x41	; 65
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	88 e1       	ldi	r24, 0x18	; 24
     ba2:	80 83       	st	Z, r24
   WDTCR = 0;
     ba4:	e1 e4       	ldi	r30, 0x41	; 65
     ba6:	f0 e0       	ldi	r31, 0x00	; 0
     ba8:	10 82       	st	Z, r1
 }
     baa:	cf 91       	pop	r28
     bac:	df 91       	pop	r29
     bae:	08 95       	ret

00000bb0 <TIMER0_voidInit>:
static void (*Global_pvOCNotificationFunction)(void) = NULL;

static void (*ICU_NotificationFunction)(void)=NULL ;

void TIMER0_voidInit(void)
{
     bb0:	df 93       	push	r29
     bb2:	cf 93       	push	r28
     bb4:	cd b7       	in	r28, 0x3d	; 61
     bb6:	de b7       	in	r29, 0x3e	; 62
	#elif TIMER0_MODE == CTC_MODE
			CLEAR_BIT(TCCR0,TCCR0_WGM00);
			SET_BIT(TCCR0,TCCR0_WGM01);
			/* set fast mode */
	#elif TIMER0_MODE == FAST_PWM_MODE
            SET_BIT(TCCR0,TCCR0_WGM00);
     bb8:	a3 e5       	ldi	r26, 0x53	; 83
     bba:	b0 e0       	ldi	r27, 0x00	; 0
     bbc:	e3 e5       	ldi	r30, 0x53	; 83
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	80 81       	ld	r24, Z
     bc2:	80 64       	ori	r24, 0x40	; 64
     bc4:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_WGM01); 
     bc6:	a3 e5       	ldi	r26, 0x53	; 83
     bc8:	b0 e0       	ldi	r27, 0x00	; 0
     bca:	e3 e5       	ldi	r30, 0x53	; 83
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	88 60       	ori	r24, 0x08	; 8
     bd2:	8c 93       	st	X, r24
	#else

	#endif

	/*Set The Prescaler to be 8*/
		TCCR0 &= PRESCALER_MASK ;
     bd4:	a3 e5       	ldi	r26, 0x53	; 83
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	e3 e5       	ldi	r30, 0x53	; 83
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	80 81       	ld	r24, Z
     bde:	88 7f       	andi	r24, 0xF8	; 248
     be0:	8c 93       	st	X, r24
		TCCR0 |= TIMER0_PRESCALER ;
     be2:	a3 e5       	ldi	r26, 0x53	; 83
     be4:	b0 e0       	ldi	r27, 0x00	; 0
     be6:	e3 e5       	ldi	r30, 0x53	; 83
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	82 60       	ori	r24, 0x02	; 2
     bee:	8c 93       	st	X, r24

}
     bf0:	cf 91       	pop	r28
     bf2:	df 91       	pop	r29
     bf4:	08 95       	ret

00000bf6 <TIMER1_voidInit>:
void TIMER1_voidInit(void)
{
     bf6:	df 93       	push	r29
     bf8:	cf 93       	push	r28
     bfa:	cd b7       	in	r28, 0x3d	; 61
     bfc:	de b7       	in	r29, 0x3e	; 62
	/*Set Timer1 Mode To Be Normal Mode*/
	CLEAR_BIT(TCCR1A, TCCR1A_WGM10);
     bfe:	af e4       	ldi	r26, 0x4F	; 79
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	ef e4       	ldi	r30, 0x4F	; 79
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	8e 7f       	andi	r24, 0xFE	; 254
     c0a:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1A, TCCR1A_WGM11);
     c0c:	af e4       	ldi	r26, 0x4F	; 79
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	ef e4       	ldi	r30, 0x4F	; 79
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	8d 7f       	andi	r24, 0xFD	; 253
     c18:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B, TCCR1B_WGM12);
     c1a:	ae e4       	ldi	r26, 0x4E	; 78
     c1c:	b0 e0       	ldi	r27, 0x00	; 0
     c1e:	ee e4       	ldi	r30, 0x4E	; 78
     c20:	f0 e0       	ldi	r31, 0x00	; 0
     c22:	80 81       	ld	r24, Z
     c24:	87 7f       	andi	r24, 0xF7	; 247
     c26:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B, TCCR1B_WGM13);
     c28:	ae e4       	ldi	r26, 0x4E	; 78
     c2a:	b0 e0       	ldi	r27, 0x00	; 0
     c2c:	ee e4       	ldi	r30, 0x4E	; 78
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	8f 7e       	andi	r24, 0xEF	; 239
     c34:	8c 93       	st	X, r24

	/*Set The Prescaler To Be 8*/
	CLEAR_BIT(TCCR1B, TCCR1B_CS10);
     c36:	ae e4       	ldi	r26, 0x4E	; 78
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	ee e4       	ldi	r30, 0x4E	; 78
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	8e 7f       	andi	r24, 0xFE	; 254
     c42:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, TCCR1B_CS11);
     c44:	ae e4       	ldi	r26, 0x4E	; 78
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	ee e4       	ldi	r30, 0x4E	; 78
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	82 60       	ori	r24, 0x02	; 2
     c50:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B, TCCR1B_CS12);
     c52:	ae e4       	ldi	r26, 0x4E	; 78
     c54:	b0 e0       	ldi	r27, 0x00	; 0
     c56:	ee e4       	ldi	r30, 0x4E	; 78
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	80 81       	ld	r24, Z
     c5c:	8b 7f       	andi	r24, 0xFB	; 251
     c5e:	8c 93       	st	X, r24

}
     c60:	cf 91       	pop	r28
     c62:	df 91       	pop	r29
     c64:	08 95       	ret

00000c66 <TIMER2_voidInit>:
void TIMER2_voidInit(void)
{
     c66:	df 93       	push	r29
     c68:	cf 93       	push	r28
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
		/* Set Normal Mode for timer2*/ 
	#if TIMER2_MODE == NORMAL_MODE
		CLEAR_BIT(TCCR2,TCCR2_WGM20);
     c6e:	a5 e4       	ldi	r26, 0x45	; 69
     c70:	b0 e0       	ldi	r27, 0x00	; 0
     c72:	e5 e4       	ldi	r30, 0x45	; 69
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	80 81       	ld	r24, Z
     c78:	8f 7b       	andi	r24, 0xBF	; 191
     c7a:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,TCCR2_WGM21);
     c7c:	a5 e4       	ldi	r26, 0x45	; 69
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	e5 e4       	ldi	r30, 0x45	; 69
     c82:	f0 e0       	ldi	r31, 0x00	; 0
     c84:	80 81       	ld	r24, Z
     c86:	87 7f       	andi	r24, 0xF7	; 247
     c88:	8c 93       	st	X, r24
	#else

	#endif

	/*Set The Prescaler to be 8*/
		TCCR2 &= PRESCALER_MASK ;
     c8a:	a5 e4       	ldi	r26, 0x45	; 69
     c8c:	b0 e0       	ldi	r27, 0x00	; 0
     c8e:	e5 e4       	ldi	r30, 0x45	; 69
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	88 7f       	andi	r24, 0xF8	; 248
     c96:	8c 93       	st	X, r24
		TCCR2 |= TIMER2_PRESCALER ;
     c98:	a5 e4       	ldi	r26, 0x45	; 69
     c9a:	b0 e0       	ldi	r27, 0x00	; 0
     c9c:	e5 e4       	ldi	r30, 0x45	; 69
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	80 81       	ld	r24, Z
     ca2:	82 60       	ori	r24, 0x02	; 2
     ca4:	8c 93       	st	X, r24

}
     ca6:	cf 91       	pop	r28
     ca8:	df 91       	pop	r29
     caa:	08 95       	ret

00000cac <TIMER0_VoidSetModeForFastmode>:

void TIMER0_VoidSetModeForFastmode(u8 Copy_U8Mode)
{
     cac:	df 93       	push	r29
     cae:	cf 93       	push	r28
     cb0:	00 d0       	rcall	.+0      	; 0xcb2 <TIMER0_VoidSetModeForFastmode+0x6>
     cb2:	0f 92       	push	r0
     cb4:	cd b7       	in	r28, 0x3d	; 61
     cb6:	de b7       	in	r29, 0x3e	; 62
     cb8:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_U8Mode)
     cba:	89 81       	ldd	r24, Y+1	; 0x01
     cbc:	28 2f       	mov	r18, r24
     cbe:	30 e0       	ldi	r19, 0x00	; 0
     cc0:	3b 83       	std	Y+3, r19	; 0x03
     cc2:	2a 83       	std	Y+2, r18	; 0x02
     cc4:	8a 81       	ldd	r24, Y+2	; 0x02
     cc6:	9b 81       	ldd	r25, Y+3	; 0x03
     cc8:	81 30       	cpi	r24, 0x01	; 1
     cca:	91 05       	cpc	r25, r1
     ccc:	c1 f0       	breq	.+48     	; 0xcfe <TIMER0_VoidSetModeForFastmode+0x52>
     cce:	2a 81       	ldd	r18, Y+2	; 0x02
     cd0:	3b 81       	ldd	r19, Y+3	; 0x03
     cd2:	22 30       	cpi	r18, 0x02	; 2
     cd4:	31 05       	cpc	r19, r1
     cd6:	11 f1       	breq	.+68     	; 0xd1c <TIMER0_VoidSetModeForFastmode+0x70>
     cd8:	8a 81       	ldd	r24, Y+2	; 0x02
     cda:	9b 81       	ldd	r25, Y+3	; 0x03
     cdc:	00 97       	sbiw	r24, 0x00	; 0
     cde:	61 f5       	brne	.+88     	; 0xd38 <TIMER0_VoidSetModeForFastmode+0x8c>
	{
	case FAST_OC0_DISCONNECTED :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     ce0:	a3 e5       	ldi	r26, 0x53	; 83
     ce2:	b0 e0       	ldi	r27, 0x00	; 0
     ce4:	e3 e5       	ldi	r30, 0x53	; 83
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	8f 7e       	andi	r24, 0xEF	; 239
     cec:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);
     cee:	a3 e5       	ldi	r26, 0x53	; 83
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	e3 e5       	ldi	r30, 0x53	; 83
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	8f 7d       	andi	r24, 0xDF	; 223
     cfa:	8c 93       	st	X, r24
     cfc:	1d c0       	rjmp	.+58     	; 0xd38 <TIMER0_VoidSetModeForFastmode+0x8c>
		break;
	case FAST_SET_ON_TOP :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     cfe:	a3 e5       	ldi	r26, 0x53	; 83
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	e3 e5       	ldi	r30, 0x53	; 83
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	8f 7e       	andi	r24, 0xEF	; 239
     d0a:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     d0c:	a3 e5       	ldi	r26, 0x53	; 83
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	e3 e5       	ldi	r30, 0x53	; 83
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	80 62       	ori	r24, 0x20	; 32
     d18:	8c 93       	st	X, r24
     d1a:	0e c0       	rjmp	.+28     	; 0xd38 <TIMER0_VoidSetModeForFastmode+0x8c>
		break;
	case FAST_CLEAR_ON_TOP :
		SET_BIT(TCCR0,TCCR0_COM00);
     d1c:	a3 e5       	ldi	r26, 0x53	; 83
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	e3 e5       	ldi	r30, 0x53	; 83
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	80 61       	ori	r24, 0x10	; 16
     d28:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     d2a:	a3 e5       	ldi	r26, 0x53	; 83
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	e3 e5       	ldi	r30, 0x53	; 83
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	80 62       	ori	r24, 0x20	; 32
     d36:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
     d38:	0f 90       	pop	r0
     d3a:	0f 90       	pop	r0
     d3c:	0f 90       	pop	r0
     d3e:	cf 91       	pop	r28
     d40:	df 91       	pop	r29
     d42:	08 95       	ret

00000d44 <TIMER0_VoidSetModeForPhaseCorrectmode>:

void TIMER0_VoidSetModeForPhaseCorrectmode(u8 Copy_U8Mode)
{
     d44:	df 93       	push	r29
     d46:	cf 93       	push	r28
     d48:	00 d0       	rcall	.+0      	; 0xd4a <TIMER0_VoidSetModeForPhaseCorrectmode+0x6>
     d4a:	0f 92       	push	r0
     d4c:	cd b7       	in	r28, 0x3d	; 61
     d4e:	de b7       	in	r29, 0x3e	; 62
     d50:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_U8Mode)
     d52:	89 81       	ldd	r24, Y+1	; 0x01
     d54:	28 2f       	mov	r18, r24
     d56:	30 e0       	ldi	r19, 0x00	; 0
     d58:	3b 83       	std	Y+3, r19	; 0x03
     d5a:	2a 83       	std	Y+2, r18	; 0x02
     d5c:	8a 81       	ldd	r24, Y+2	; 0x02
     d5e:	9b 81       	ldd	r25, Y+3	; 0x03
     d60:	81 30       	cpi	r24, 0x01	; 1
     d62:	91 05       	cpc	r25, r1
     d64:	c1 f0       	breq	.+48     	; 0xd96 <TIMER0_VoidSetModeForPhaseCorrectmode+0x52>
     d66:	2a 81       	ldd	r18, Y+2	; 0x02
     d68:	3b 81       	ldd	r19, Y+3	; 0x03
     d6a:	22 30       	cpi	r18, 0x02	; 2
     d6c:	31 05       	cpc	r19, r1
     d6e:	11 f1       	breq	.+68     	; 0xdb4 <TIMER0_VoidSetModeForPhaseCorrectmode+0x70>
     d70:	8a 81       	ldd	r24, Y+2	; 0x02
     d72:	9b 81       	ldd	r25, Y+3	; 0x03
     d74:	00 97       	sbiw	r24, 0x00	; 0
     d76:	61 f5       	brne	.+88     	; 0xdd0 <TIMER0_VoidSetModeForPhaseCorrectmode+0x8c>
	{
	case PHASE_OC0_DISCONNECTED :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     d78:	a3 e5       	ldi	r26, 0x53	; 83
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e3 e5       	ldi	r30, 0x53	; 83
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	8f 7e       	andi	r24, 0xEF	; 239
     d84:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,TCCR0_COM01);
     d86:	a3 e5       	ldi	r26, 0x53	; 83
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e3 e5       	ldi	r30, 0x53	; 83
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	8f 7d       	andi	r24, 0xDF	; 223
     d92:	8c 93       	st	X, r24
     d94:	1d c0       	rjmp	.+58     	; 0xdd0 <TIMER0_VoidSetModeForPhaseCorrectmode+0x8c>
		break;
	case PHASE_SET_OC0_ON_COMAPRE :
		CLEAR_BIT(TCCR0,TCCR0_COM00);
     d96:	a3 e5       	ldi	r26, 0x53	; 83
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	e3 e5       	ldi	r30, 0x53	; 83
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	8f 7e       	andi	r24, 0xEF	; 239
     da2:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     da4:	a3 e5       	ldi	r26, 0x53	; 83
     da6:	b0 e0       	ldi	r27, 0x00	; 0
     da8:	e3 e5       	ldi	r30, 0x53	; 83
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	80 81       	ld	r24, Z
     dae:	80 62       	ori	r24, 0x20	; 32
     db0:	8c 93       	st	X, r24
     db2:	0e c0       	rjmp	.+28     	; 0xdd0 <TIMER0_VoidSetModeForPhaseCorrectmode+0x8c>
		break;
	case PHASE_CLEAR_OC0_ON_COMPARE :
		SET_BIT(TCCR0,TCCR0_COM00);
     db4:	a3 e5       	ldi	r26, 0x53	; 83
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	e3 e5       	ldi	r30, 0x53	; 83
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	80 81       	ld	r24, Z
     dbe:	80 61       	ori	r24, 0x10	; 16
     dc0:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_COM01);
     dc2:	a3 e5       	ldi	r26, 0x53	; 83
     dc4:	b0 e0       	ldi	r27, 0x00	; 0
     dc6:	e3 e5       	ldi	r30, 0x53	; 83
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	80 62       	ori	r24, 0x20	; 32
     dce:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
     dd0:	0f 90       	pop	r0
     dd2:	0f 90       	pop	r0
     dd4:	0f 90       	pop	r0
     dd6:	cf 91       	pop	r28
     dd8:	df 91       	pop	r29
     dda:	08 95       	ret

00000ddc <TIMER2_voidSetPreloadValue>:
void TIMER2_voidSetPreloadValue(u8 Copy_u8Value)
{
     ddc:	df 93       	push	r29
     dde:	cf 93       	push	r28
     de0:	0f 92       	push	r0
     de2:	cd b7       	in	r28, 0x3d	; 61
     de4:	de b7       	in	r29, 0x3e	; 62
     de6:	89 83       	std	Y+1, r24	; 0x01
	TCNT2 = Copy_u8Value ;
     de8:	e4 e4       	ldi	r30, 0x44	; 68
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	89 81       	ldd	r24, Y+1	; 0x01
     dee:	80 83       	st	Z, r24
}
     df0:	0f 90       	pop	r0
     df2:	cf 91       	pop	r28
     df4:	df 91       	pop	r29
     df6:	08 95       	ret

00000df8 <TIMER2_voidSetOCMatchValue>:
void TIMER2_voidSetOCMatchValue(u8 Copy_u8Value)
{
     df8:	df 93       	push	r29
     dfa:	cf 93       	push	r28
     dfc:	0f 92       	push	r0
     dfe:	cd b7       	in	r28, 0x3d	; 61
     e00:	de b7       	in	r29, 0x3e	; 62
     e02:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Copy_u8Value;
     e04:	e3 e4       	ldi	r30, 0x43	; 67
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	89 81       	ldd	r24, Y+1	; 0x01
     e0a:	80 83       	st	Z, r24
}
     e0c:	0f 90       	pop	r0
     e0e:	cf 91       	pop	r28
     e10:	df 91       	pop	r29
     e12:	08 95       	ret

00000e14 <TIMER0_voidSetPreloadValue>:

void TIMER0_voidSetPreloadValue(u8 Copy_u8Value)
{
     e14:	df 93       	push	r29
     e16:	cf 93       	push	r28
     e18:	0f 92       	push	r0
     e1a:	cd b7       	in	r28, 0x3d	; 61
     e1c:	de b7       	in	r29, 0x3e	; 62
     e1e:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = Copy_u8Value;
     e20:	e2 e5       	ldi	r30, 0x52	; 82
     e22:	f0 e0       	ldi	r31, 0x00	; 0
     e24:	89 81       	ldd	r24, Y+1	; 0x01
     e26:	80 83       	st	Z, r24
}
     e28:	0f 90       	pop	r0
     e2a:	cf 91       	pop	r28
     e2c:	df 91       	pop	r29
     e2e:	08 95       	ret

00000e30 <TIMER0_voidSetOCMatchValue>:
void TIMER0_voidSetOCMatchValue(u8 Copy_u8Value)
{
     e30:	df 93       	push	r29
     e32:	cf 93       	push	r28
     e34:	0f 92       	push	r0
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
     e3a:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8Value;
     e3c:	ec e5       	ldi	r30, 0x5C	; 92
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	89 81       	ldd	r24, Y+1	; 0x01
     e42:	80 83       	st	Z, r24
}
     e44:	0f 90       	pop	r0
     e46:	cf 91       	pop	r28
     e48:	df 91       	pop	r29
     e4a:	08 95       	ret

00000e4c <TIMER0_voidSetOVFCallBack>:

void TIMER0_voidSetOVFCallBack(void(*pvNotificationFunction)(void))
{
     e4c:	df 93       	push	r29
     e4e:	cf 93       	push	r28
     e50:	00 d0       	rcall	.+0      	; 0xe52 <TIMER0_voidSetOVFCallBack+0x6>
     e52:	cd b7       	in	r28, 0x3d	; 61
     e54:	de b7       	in	r29, 0x3e	; 62
     e56:	9a 83       	std	Y+2, r25	; 0x02
     e58:	89 83       	std	Y+1, r24	; 0x01
	Global_pvOVFNotificationFunction = pvNotificationFunction;
     e5a:	89 81       	ldd	r24, Y+1	; 0x01
     e5c:	9a 81       	ldd	r25, Y+2	; 0x02
     e5e:	90 93 99 00 	sts	0x0099, r25
     e62:	80 93 98 00 	sts	0x0098, r24
}
     e66:	0f 90       	pop	r0
     e68:	0f 90       	pop	r0
     e6a:	cf 91       	pop	r28
     e6c:	df 91       	pop	r29
     e6e:	08 95       	ret

00000e70 <TIMER0_voidSetOCCallBack>:
void TIMER0_voidSetOCCallBack(void(*pvNotificationFunction)(void))
{
     e70:	df 93       	push	r29
     e72:	cf 93       	push	r28
     e74:	00 d0       	rcall	.+0      	; 0xe76 <TIMER0_voidSetOCCallBack+0x6>
     e76:	cd b7       	in	r28, 0x3d	; 61
     e78:	de b7       	in	r29, 0x3e	; 62
     e7a:	9a 83       	std	Y+2, r25	; 0x02
     e7c:	89 83       	std	Y+1, r24	; 0x01
	Global_pvOCNotificationFunction = pvNotificationFunction;
     e7e:	89 81       	ldd	r24, Y+1	; 0x01
     e80:	9a 81       	ldd	r25, Y+2	; 0x02
     e82:	90 93 9b 00 	sts	0x009B, r25
     e86:	80 93 9a 00 	sts	0x009A, r24
}
     e8a:	0f 90       	pop	r0
     e8c:	0f 90       	pop	r0
     e8e:	cf 91       	pop	r28
     e90:	df 91       	pop	r29
     e92:	08 95       	ret

00000e94 <TIMER0_voidEnableInterrupt>:

void TIMER0_voidEnableInterrupt(u8 Copy_u8Mode)
{
     e94:	df 93       	push	r29
     e96:	cf 93       	push	r28
     e98:	0f 92       	push	r0
     e9a:	cd b7       	in	r28, 0x3d	; 61
     e9c:	de b7       	in	r29, 0x3e	; 62
     e9e:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Mode == NORMAL_MODE)
     ea0:	89 81       	ldd	r24, Y+1	; 0x01
     ea2:	88 23       	and	r24, r24
     ea4:	41 f4       	brne	.+16     	; 0xeb6 <TIMER0_voidEnableInterrupt+0x22>
	{
		SET_BIT(TIMSK,TIMSK_TOIE0);
     ea6:	a9 e5       	ldi	r26, 0x59	; 89
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e9 e5       	ldi	r30, 0x59	; 89
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	81 60       	ori	r24, 0x01	; 1
     eb2:	8c 93       	st	X, r24
     eb4:	0a c0       	rjmp	.+20     	; 0xeca <TIMER0_voidEnableInterrupt+0x36>
	}
	else if(Copy_u8Mode == CTC_MODE)
     eb6:	89 81       	ldd	r24, Y+1	; 0x01
     eb8:	81 30       	cpi	r24, 0x01	; 1
     eba:	39 f4       	brne	.+14     	; 0xeca <TIMER0_voidEnableInterrupt+0x36>
	{
		SET_BIT(TIMSK,TIMSK_OCIE0);
     ebc:	a9 e5       	ldi	r26, 0x59	; 89
     ebe:	b0 e0       	ldi	r27, 0x00	; 0
     ec0:	e9 e5       	ldi	r30, 0x59	; 89
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	82 60       	ori	r24, 0x02	; 2
     ec8:	8c 93       	st	X, r24
	}
}
     eca:	0f 90       	pop	r0
     ecc:	cf 91       	pop	r28
     ece:	df 91       	pop	r29
     ed0:	08 95       	ret

00000ed2 <TIMER0_voidDisableInterrupt>:
void TIMER0_voidDisableInterrupt(u8 Copy_u8Mode)
{
     ed2:	df 93       	push	r29
     ed4:	cf 93       	push	r28
     ed6:	0f 92       	push	r0
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
     edc:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Mode == NORMAL_MODE)
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	88 23       	and	r24, r24
     ee2:	41 f4       	brne	.+16     	; 0xef4 <TIMER0_voidDisableInterrupt+0x22>
	{
		CLEAR_BIT(TIMSK,TIMSK_TOIE0);
     ee4:	a9 e5       	ldi	r26, 0x59	; 89
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e9 e5       	ldi	r30, 0x59	; 89
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	8e 7f       	andi	r24, 0xFE	; 254
     ef0:	8c 93       	st	X, r24
     ef2:	0a c0       	rjmp	.+20     	; 0xf08 <TIMER0_voidDisableInterrupt+0x36>
	}
	else if(Copy_u8Mode == CTC_MODE)
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	81 30       	cpi	r24, 0x01	; 1
     ef8:	39 f4       	brne	.+14     	; 0xf08 <TIMER0_voidDisableInterrupt+0x36>
	{
		CLEAR_BIT(TIMSK,TIMSK_OCIE0);
     efa:	a9 e5       	ldi	r26, 0x59	; 89
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	e9 e5       	ldi	r30, 0x59	; 89
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8d 7f       	andi	r24, 0xFD	; 253
     f06:	8c 93       	st	X, r24
	}
}
     f08:	0f 90       	pop	r0
     f0a:	cf 91       	pop	r28
     f0c:	df 91       	pop	r29
     f0e:	08 95       	ret

00000f10 <TIMER0_voidSetBusyWait_OVFMode>:

void TIMER0_voidSetBusyWait_OVFMode(u32 Copy_u32Time)
{
     f10:	df 93       	push	r29
     f12:	cf 93       	push	r28
     f14:	00 d0       	rcall	.+0      	; 0xf16 <TIMER0_voidSetBusyWait_OVFMode+0x6>
     f16:	00 d0       	rcall	.+0      	; 0xf18 <TIMER0_voidSetBusyWait_OVFMode+0x8>
     f18:	00 d0       	rcall	.+0      	; 0xf1a <TIMER0_voidSetBusyWait_OVFMode+0xa>
     f1a:	cd b7       	in	r28, 0x3d	; 61
     f1c:	de b7       	in	r29, 0x3e	; 62
     f1e:	9e 83       	std	Y+6, r25	; 0x06
     f20:	8d 83       	std	Y+5, r24	; 0x05
	/*Set The Prescaler to be 8*/
	CLEAR_BIT(TCCR0, TCCR0_CS00);
     f22:	a3 e5       	ldi	r26, 0x53	; 83
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	e3 e5       	ldi	r30, 0x53	; 83
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	8e 7f       	andi	r24, 0xFE	; 254
     f2e:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
     f30:	a3 e5       	ldi	r26, 0x53	; 83
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	e3 e5       	ldi	r30, 0x53	; 83
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	82 60       	ori	r24, 0x02	; 2
     f3c:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, TCCR0_CS02);
     f3e:	a3 e5       	ldi	r26, 0x53	; 83
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	e3 e5       	ldi	r30, 0x53	; 83
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	8b 7f       	andi	r24, 0xFB	; 251
     f4a:	8c 93       	st	X, r24

	TIMER0_voidSetPreloadValue(6);
     f4c:	86 e0       	ldi	r24, 0x06	; 6
     f4e:	0e 94 0a 07 	call	0xe14	; 0xe14 <TIMER0_voidSetPreloadValue>
	u32 Number_of_OVF = ((u32)(Copy_u32Time*1000)) / 250;
     f52:	2d 81       	ldd	r18, Y+5	; 0x05
     f54:	3e 81       	ldd	r19, Y+6	; 0x06
     f56:	88 ee       	ldi	r24, 0xE8	; 232
     f58:	93 e0       	ldi	r25, 0x03	; 3
     f5a:	ac 01       	movw	r20, r24
     f5c:	24 9f       	mul	r18, r20
     f5e:	c0 01       	movw	r24, r0
     f60:	25 9f       	mul	r18, r21
     f62:	90 0d       	add	r25, r0
     f64:	34 9f       	mul	r19, r20
     f66:	90 0d       	add	r25, r0
     f68:	11 24       	eor	r1, r1
     f6a:	2a ef       	ldi	r18, 0xFA	; 250
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	b9 01       	movw	r22, r18
     f70:	0e 94 e5 15 	call	0x2bca	; 0x2bca <__udivmodhi4>
     f74:	cb 01       	movw	r24, r22
     f76:	9c 83       	std	Y+4, r25	; 0x04
     f78:	8b 83       	std	Y+3, r24	; 0x03

	u32 Counter = 0;
     f7a:	1a 82       	std	Y+2, r1	; 0x02
     f7c:	19 82       	std	Y+1, r1	; 0x01
     f7e:	18 c0       	rjmp	.+48     	; 0xfb0 <TIMER0_voidSetBusyWait_OVFMode+0xa0>

	while(Counter < Number_of_OVF)
	{
		while(GET_BIT(TIFR , TIFR_TOV0) == 0);
     f80:	e8 e5       	ldi	r30, 0x58	; 88
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	88 2f       	mov	r24, r24
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	81 70       	andi	r24, 0x01	; 1
     f8c:	90 70       	andi	r25, 0x00	; 0
     f8e:	00 97       	sbiw	r24, 0x00	; 0
     f90:	b9 f3       	breq	.-18     	; 0xf80 <TIMER0_voidSetBusyWait_OVFMode+0x70>
		SET_BIT(TIFR , TIFR_TOV0);
     f92:	a8 e5       	ldi	r26, 0x58	; 88
     f94:	b0 e0       	ldi	r27, 0x00	; 0
     f96:	e8 e5       	ldi	r30, 0x58	; 88
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	81 60       	ori	r24, 0x01	; 1
     f9e:	8c 93       	st	X, r24
		Counter++;
     fa0:	89 81       	ldd	r24, Y+1	; 0x01
     fa2:	9a 81       	ldd	r25, Y+2	; 0x02
     fa4:	01 96       	adiw	r24, 0x01	; 1
     fa6:	9a 83       	std	Y+2, r25	; 0x02
     fa8:	89 83       	std	Y+1, r24	; 0x01
		TIMER0_voidSetPreloadValue(6);
     faa:	86 e0       	ldi	r24, 0x06	; 6
     fac:	0e 94 0a 07 	call	0xe14	; 0xe14 <TIMER0_voidSetPreloadValue>
	TIMER0_voidSetPreloadValue(6);
	u32 Number_of_OVF = ((u32)(Copy_u32Time*1000)) / 250;

	u32 Counter = 0;

	while(Counter < Number_of_OVF)
     fb0:	29 81       	ldd	r18, Y+1	; 0x01
     fb2:	3a 81       	ldd	r19, Y+2	; 0x02
     fb4:	8b 81       	ldd	r24, Y+3	; 0x03
     fb6:	9c 81       	ldd	r25, Y+4	; 0x04
     fb8:	28 17       	cp	r18, r24
     fba:	39 07       	cpc	r19, r25
     fbc:	08 f3       	brcs	.-62     	; 0xf80 <TIMER0_voidSetBusyWait_OVFMode+0x70>
		while(GET_BIT(TIFR , TIFR_TOV0) == 0);
		SET_BIT(TIFR , TIFR_TOV0);
		Counter++;
		TIMER0_voidSetPreloadValue(6);
	}
}
     fbe:	26 96       	adiw	r28, 0x06	; 6
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
     fca:	cf 91       	pop	r28
     fcc:	df 91       	pop	r29
     fce:	08 95       	ret

00000fd0 <TIMER0_voidSetBusyWait_OCMode>:
void TIMER0_voidSetBusyWait_OCMode(u32 Copy_u32Time)
{
     fd0:	df 93       	push	r29
     fd2:	cf 93       	push	r28
     fd4:	00 d0       	rcall	.+0      	; 0xfd6 <TIMER0_voidSetBusyWait_OCMode+0x6>
     fd6:	00 d0       	rcall	.+0      	; 0xfd8 <TIMER0_voidSetBusyWait_OCMode+0x8>
     fd8:	00 d0       	rcall	.+0      	; 0xfda <TIMER0_voidSetBusyWait_OCMode+0xa>
     fda:	cd b7       	in	r28, 0x3d	; 61
     fdc:	de b7       	in	r29, 0x3e	; 62
     fde:	9e 83       	std	Y+6, r25	; 0x06
     fe0:	8d 83       	std	Y+5, r24	; 0x05
	/*Set The Prescaler to be 8*/
	CLEAR_BIT(TCCR0, TCCR0_CS00);
     fe2:	a3 e5       	ldi	r26, 0x53	; 83
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	e3 e5       	ldi	r30, 0x53	; 83
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	8e 7f       	andi	r24, 0xFE	; 254
     fee:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
     ff0:	a3 e5       	ldi	r26, 0x53	; 83
     ff2:	b0 e0       	ldi	r27, 0x00	; 0
     ff4:	e3 e5       	ldi	r30, 0x53	; 83
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	80 81       	ld	r24, Z
     ffa:	82 60       	ori	r24, 0x02	; 2
     ffc:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0, TCCR0_CS02);
     ffe:	a3 e5       	ldi	r26, 0x53	; 83
    1000:	b0 e0       	ldi	r27, 0x00	; 0
    1002:	e3 e5       	ldi	r30, 0x53	; 83
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	80 81       	ld	r24, Z
    1008:	8b 7f       	andi	r24, 0xFB	; 251
    100a:	8c 93       	st	X, r24

	TIMER0_voidSetOCMatchValue(250);
    100c:	8a ef       	ldi	r24, 0xFA	; 250
    100e:	0e 94 18 07 	call	0xe30	; 0xe30 <TIMER0_voidSetOCMatchValue>
	/*You should cast the constants, i.e., 1000 and 250 to unsigned long (u32) and compute the multiplication operation first before the division */
	//u32 Number_of_OCFlags = ((u32)(Copy_u32Time*1000)) / 250;
	u32 Number_Of_OCF = ((u32)Copy_u32Time * 1000UL) / 250UL;
    1012:	8d 81       	ldd	r24, Y+5	; 0x05
    1014:	9e 81       	ldd	r25, Y+6	; 0x06
    1016:	cc 01       	movw	r24, r24
    1018:	a0 e0       	ldi	r26, 0x00	; 0
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	28 ee       	ldi	r18, 0xE8	; 232
    101e:	33 e0       	ldi	r19, 0x03	; 3
    1020:	40 e0       	ldi	r20, 0x00	; 0
    1022:	50 e0       	ldi	r21, 0x00	; 0
    1024:	bc 01       	movw	r22, r24
    1026:	cd 01       	movw	r24, r26
    1028:	0e 94 c6 15 	call	0x2b8c	; 0x2b8c <__mulsi3>
    102c:	dc 01       	movw	r26, r24
    102e:	cb 01       	movw	r24, r22
    1030:	2a ef       	ldi	r18, 0xFA	; 250
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	40 e0       	ldi	r20, 0x00	; 0
    1036:	50 e0       	ldi	r21, 0x00	; 0
    1038:	bc 01       	movw	r22, r24
    103a:	cd 01       	movw	r24, r26
    103c:	0e 94 0c 16 	call	0x2c18	; 0x2c18 <__udivmodsi4>
    1040:	da 01       	movw	r26, r20
    1042:	c9 01       	movw	r24, r18
    1044:	9c 83       	std	Y+4, r25	; 0x04
    1046:	8b 83       	std	Y+3, r24	; 0x03

	u32 Local_u32Counter = 0;
    1048:	1a 82       	std	Y+2, r1	; 0x02
    104a:	19 82       	std	Y+1, r1	; 0x01
    104c:	16 c0       	rjmp	.+44     	; 0x107a <TIMER0_voidSetBusyWait_OCMode+0xaa>

	while(Local_u32Counter <= Number_Of_OCF)
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
    104e:	e8 e5       	ldi	r30, 0x58	; 88
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	86 95       	lsr	r24
    1056:	88 2f       	mov	r24, r24
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	81 70       	andi	r24, 0x01	; 1
    105c:	90 70       	andi	r25, 0x00	; 0
    105e:	00 97       	sbiw	r24, 0x00	; 0
    1060:	b1 f3       	breq	.-20     	; 0x104e <TIMER0_voidSetBusyWait_OCMode+0x7e>
		SET_BIT(TIFR , TIFR_OCF0);
    1062:	a8 e5       	ldi	r26, 0x58	; 88
    1064:	b0 e0       	ldi	r27, 0x00	; 0
    1066:	e8 e5       	ldi	r30, 0x58	; 88
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	82 60       	ori	r24, 0x02	; 2
    106e:	8c 93       	st	X, r24
		Local_u32Counter++;
    1070:	89 81       	ldd	r24, Y+1	; 0x01
    1072:	9a 81       	ldd	r25, Y+2	; 0x02
    1074:	01 96       	adiw	r24, 0x01	; 1
    1076:	9a 83       	std	Y+2, r25	; 0x02
    1078:	89 83       	std	Y+1, r24	; 0x01
	//u32 Number_of_OCFlags = ((u32)(Copy_u32Time*1000)) / 250;
	u32 Number_Of_OCF = ((u32)Copy_u32Time * 1000UL) / 250UL;

	u32 Local_u32Counter = 0;

	while(Local_u32Counter <= Number_Of_OCF)
    107a:	29 81       	ldd	r18, Y+1	; 0x01
    107c:	3a 81       	ldd	r19, Y+2	; 0x02
    107e:	8b 81       	ldd	r24, Y+3	; 0x03
    1080:	9c 81       	ldd	r25, Y+4	; 0x04
    1082:	82 17       	cp	r24, r18
    1084:	93 07       	cpc	r25, r19
    1086:	18 f7       	brcc	.-58     	; 0x104e <TIMER0_voidSetBusyWait_OCMode+0x7e>
	{
		while(GET_BIT(TIFR , TIFR_OCF0) == 0);
		SET_BIT(TIFR , TIFR_OCF0);
		Local_u32Counter++;
	}
}
    1088:	26 96       	adiw	r28, 0x06	; 6
    108a:	0f b6       	in	r0, 0x3f	; 63
    108c:	f8 94       	cli
    108e:	de bf       	out	0x3e, r29	; 62
    1090:	0f be       	out	0x3f, r0	; 63
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	cf 91       	pop	r28
    1096:	df 91       	pop	r29
    1098:	08 95       	ret

0000109a <ICU_U16GetICRRegister>:
u16 ICU_U16GetICRRegister(void)
{
    109a:	df 93       	push	r29
    109c:	cf 93       	push	r28
    109e:	cd b7       	in	r28, 0x3d	; 61
    10a0:	de b7       	in	r29, 0x3e	; 62
	return ICR1 ;
    10a2:	e6 e4       	ldi	r30, 0x46	; 70
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	91 81       	ldd	r25, Z+1	; 0x01
}
    10aa:	cf 91       	pop	r28
    10ac:	df 91       	pop	r29
    10ae:	08 95       	ret

000010b0 <ICU_VoidSetTriggerSignal>:
void ICU_VoidSetTriggerSignal( u8 Copy_u8TriggerSignal)
{
    10b0:	df 93       	push	r29
    10b2:	cf 93       	push	r28
    10b4:	00 d0       	rcall	.+0      	; 0x10b6 <ICU_VoidSetTriggerSignal+0x6>
    10b6:	0f 92       	push	r0
    10b8:	cd b7       	in	r28, 0x3d	; 61
    10ba:	de b7       	in	r29, 0x3e	; 62
    10bc:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8TriggerSignal)
    10be:	89 81       	ldd	r24, Y+1	; 0x01
    10c0:	28 2f       	mov	r18, r24
    10c2:	30 e0       	ldi	r19, 0x00	; 0
    10c4:	3b 83       	std	Y+3, r19	; 0x03
    10c6:	2a 83       	std	Y+2, r18	; 0x02
    10c8:	8a 81       	ldd	r24, Y+2	; 0x02
    10ca:	9b 81       	ldd	r25, Y+3	; 0x03
    10cc:	00 97       	sbiw	r24, 0x00	; 0
    10ce:	69 f0       	breq	.+26     	; 0x10ea <ICU_VoidSetTriggerSignal+0x3a>
    10d0:	2a 81       	ldd	r18, Y+2	; 0x02
    10d2:	3b 81       	ldd	r19, Y+3	; 0x03
    10d4:	21 30       	cpi	r18, 0x01	; 1
    10d6:	31 05       	cpc	r19, r1
    10d8:	79 f4       	brne	.+30     	; 0x10f8 <ICU_VoidSetTriggerSignal+0x48>
	{
	case  ICU_FALLING_EDGE :
				//SET BIT TO MAKE SENSE OF ICU IS FALLING
				CLEAR_BIT(TCCR1B,TCCR1B_ICES1);
    10da:	ae e4       	ldi	r26, 0x4E	; 78
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	ee e4       	ldi	r30, 0x4E	; 78
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	8f 7b       	andi	r24, 0xBF	; 191
    10e6:	8c 93       	st	X, r24
    10e8:	07 c0       	rjmp	.+14     	; 0x10f8 <ICU_VoidSetTriggerSignal+0x48>
		break;
		case  ICU_RISING_EDGE :
				//SET BIT TO MAKE SENSE OF ICU IS RISING
				SET_BIT(TCCR1B,TCCR1B_ICES1);
    10ea:	ae e4       	ldi	r26, 0x4E	; 78
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	ee e4       	ldi	r30, 0x4E	; 78
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	80 64       	ori	r24, 0x40	; 64
    10f6:	8c 93       	st	X, r24
		break;
	
	default:
		break;
	}
}
    10f8:	0f 90       	pop	r0
    10fa:	0f 90       	pop	r0
    10fc:	0f 90       	pop	r0
    10fe:	cf 91       	pop	r28
    1100:	df 91       	pop	r29
    1102:	08 95       	ret

00001104 <ICU_VoidEnableIntrrupt>:
void ICU_VoidEnableIntrrupt(u8 Copu_U8InterruptStatus)
{
    1104:	df 93       	push	r29
    1106:	cf 93       	push	r28
    1108:	00 d0       	rcall	.+0      	; 0x110a <ICU_VoidEnableIntrrupt+0x6>
    110a:	0f 92       	push	r0
    110c:	cd b7       	in	r28, 0x3d	; 61
    110e:	de b7       	in	r29, 0x3e	; 62
    1110:	89 83       	std	Y+1, r24	; 0x01
	switch (Copu_U8InterruptStatus)
    1112:	89 81       	ldd	r24, Y+1	; 0x01
    1114:	28 2f       	mov	r18, r24
    1116:	30 e0       	ldi	r19, 0x00	; 0
    1118:	3b 83       	std	Y+3, r19	; 0x03
    111a:	2a 83       	std	Y+2, r18	; 0x02
    111c:	8a 81       	ldd	r24, Y+2	; 0x02
    111e:	9b 81       	ldd	r25, Y+3	; 0x03
    1120:	00 97       	sbiw	r24, 0x00	; 0
    1122:	69 f0       	breq	.+26     	; 0x113e <ICU_VoidEnableIntrrupt+0x3a>
    1124:	2a 81       	ldd	r18, Y+2	; 0x02
    1126:	3b 81       	ldd	r19, Y+3	; 0x03
    1128:	21 30       	cpi	r18, 0x01	; 1
    112a:	31 05       	cpc	r19, r1
    112c:	79 f4       	brne	.+30     	; 0x114c <ICU_VoidEnableIntrrupt+0x48>
	{
	case  ICU_INTERRUPT_ENABLE :
				SET_BIT(TIMSK,TIMSK_TICIE1);
    112e:	a9 e5       	ldi	r26, 0x59	; 89
    1130:	b0 e0       	ldi	r27, 0x00	; 0
    1132:	e9 e5       	ldi	r30, 0x59	; 89
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	80 62       	ori	r24, 0x20	; 32
    113a:	8c 93       	st	X, r24
    113c:	07 c0       	rjmp	.+14     	; 0x114c <ICU_VoidEnableIntrrupt+0x48>
		break;
		case  ICU_INTERRUPT_DISABLE :
				CLEAR_BIT(TIMSK,TIMSK_TICIE1);
    113e:	a9 e5       	ldi	r26, 0x59	; 89
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	e9 e5       	ldi	r30, 0x59	; 89
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	8f 7d       	andi	r24, 0xDF	; 223
    114a:	8c 93       	st	X, r24
		break;
	
	default:
		break;
	}
}
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	0f 90       	pop	r0
    1152:	cf 91       	pop	r28
    1154:	df 91       	pop	r29
    1156:	08 95       	ret

00001158 <ICU_VoidSetCallBack>:
void ICU_VoidSetCallBack(void (*notification)(void))
{
    1158:	df 93       	push	r29
    115a:	cf 93       	push	r28
    115c:	00 d0       	rcall	.+0      	; 0x115e <ICU_VoidSetCallBack+0x6>
    115e:	cd b7       	in	r28, 0x3d	; 61
    1160:	de b7       	in	r29, 0x3e	; 62
    1162:	9a 83       	std	Y+2, r25	; 0x02
    1164:	89 83       	std	Y+1, r24	; 0x01
	
	ICU_NotificationFunction=notification;
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	9a 81       	ldd	r25, Y+2	; 0x02
    116a:	90 93 9d 00 	sts	0x009D, r25
    116e:	80 93 9c 00 	sts	0x009C, r24
}
    1172:	0f 90       	pop	r0
    1174:	0f 90       	pop	r0
    1176:	cf 91       	pop	r28
    1178:	df 91       	pop	r29
    117a:	08 95       	ret

0000117c <__vector_6>:
//ISR FOR ICU INTERRUPT FLAG 

void __vector_6 (void) __attribute__((signal));
void __vector_6 (void)
{
    117c:	1f 92       	push	r1
    117e:	0f 92       	push	r0
    1180:	0f b6       	in	r0, 0x3f	; 63
    1182:	0f 92       	push	r0
    1184:	11 24       	eor	r1, r1
    1186:	2f 93       	push	r18
    1188:	3f 93       	push	r19
    118a:	4f 93       	push	r20
    118c:	5f 93       	push	r21
    118e:	6f 93       	push	r22
    1190:	7f 93       	push	r23
    1192:	8f 93       	push	r24
    1194:	9f 93       	push	r25
    1196:	af 93       	push	r26
    1198:	bf 93       	push	r27
    119a:	ef 93       	push	r30
    119c:	ff 93       	push	r31
    119e:	df 93       	push	r29
    11a0:	cf 93       	push	r28
    11a2:	cd b7       	in	r28, 0x3d	; 61
    11a4:	de b7       	in	r29, 0x3e	; 62
	if (ICU_NotificationFunction != NULL)
    11a6:	80 91 9c 00 	lds	r24, 0x009C
    11aa:	90 91 9d 00 	lds	r25, 0x009D
    11ae:	00 97       	sbiw	r24, 0x00	; 0
    11b0:	29 f0       	breq	.+10     	; 0x11bc <__vector_6+0x40>
	{
		ICU_NotificationFunction();
    11b2:	e0 91 9c 00 	lds	r30, 0x009C
    11b6:	f0 91 9d 00 	lds	r31, 0x009D
    11ba:	09 95       	icall
	else
	{
		//do nothing
	}
	
}
    11bc:	cf 91       	pop	r28
    11be:	df 91       	pop	r29
    11c0:	ff 91       	pop	r31
    11c2:	ef 91       	pop	r30
    11c4:	bf 91       	pop	r27
    11c6:	af 91       	pop	r26
    11c8:	9f 91       	pop	r25
    11ca:	8f 91       	pop	r24
    11cc:	7f 91       	pop	r23
    11ce:	6f 91       	pop	r22
    11d0:	5f 91       	pop	r21
    11d2:	4f 91       	pop	r20
    11d4:	3f 91       	pop	r19
    11d6:	2f 91       	pop	r18
    11d8:	0f 90       	pop	r0
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	0f 90       	pop	r0
    11de:	1f 90       	pop	r1
    11e0:	18 95       	reti

000011e2 <GIE_VoidEnabledGlobalInterrupt>:

#include "GIE_interface.h"
#include "GIE_private.h"

void GIE_VoidEnabledGlobalInterrupt(void)
{
    11e2:	df 93       	push	r29
    11e4:	cf 93       	push	r28
    11e6:	cd b7       	in	r28, 0x3d	; 61
    11e8:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG , SREG_BIT7);
    11ea:	af e5       	ldi	r26, 0x5F	; 95
    11ec:	b0 e0       	ldi	r27, 0x00	; 0
    11ee:	ef e5       	ldi	r30, 0x5F	; 95
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	80 81       	ld	r24, Z
    11f4:	80 68       	ori	r24, 0x80	; 128
    11f6:	8c 93       	st	X, r24


}
    11f8:	cf 91       	pop	r28
    11fa:	df 91       	pop	r29
    11fc:	08 95       	ret

000011fe <GIE_VoidDisabledGlobalInterrupt>:
void GIE_VoidDisabledGlobalInterrupt(void)
{
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
    CLEAR_BIT(SREG , SREG_BIT7);
    1206:	af e5       	ldi	r26, 0x5F	; 95
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	ef e5       	ldi	r30, 0x5F	; 95
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	80 81       	ld	r24, Z
    1210:	8f 77       	andi	r24, 0x7F	; 127
    1212:	8c 93       	st	X, r24


}
    1214:	cf 91       	pop	r28
    1216:	df 91       	pop	r29
    1218:	08 95       	ret

0000121a <EXTI_VoidIntit>:
static void (*EXTI_PVoidINT1NotificationFunction) (void) = NULL ;
static void (*EXTI_PVoidINT2NotificationFunction) (void) = NULL ;


void EXTI_VoidIntit( u8 Copy_U8INTNum)
{
    121a:	df 93       	push	r29
    121c:	cf 93       	push	r28
    121e:	00 d0       	rcall	.+0      	; 0x1220 <EXTI_VoidIntit+0x6>
    1220:	0f 92       	push	r0
    1222:	cd b7       	in	r28, 0x3d	; 61
    1224:	de b7       	in	r29, 0x3e	; 62
    1226:	89 83       	std	Y+1, r24	; 0x01

    switch (Copy_U8INTNum)
    1228:	89 81       	ldd	r24, Y+1	; 0x01
    122a:	28 2f       	mov	r18, r24
    122c:	30 e0       	ldi	r19, 0x00	; 0
    122e:	3b 83       	std	Y+3, r19	; 0x03
    1230:	2a 83       	std	Y+2, r18	; 0x02
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	9b 81       	ldd	r25, Y+3	; 0x03
    1236:	81 30       	cpi	r24, 0x01	; 1
    1238:	91 05       	cpc	r25, r1
    123a:	a1 f0       	breq	.+40     	; 0x1264 <EXTI_VoidIntit+0x4a>
    123c:	2a 81       	ldd	r18, Y+2	; 0x02
    123e:	3b 81       	ldd	r19, Y+3	; 0x03
    1240:	22 30       	cpi	r18, 0x02	; 2
    1242:	31 05       	cpc	r19, r1
    1244:	d1 f0       	breq	.+52     	; 0x127a <EXTI_VoidIntit+0x60>
    1246:	8a 81       	ldd	r24, Y+2	; 0x02
    1248:	9b 81       	ldd	r25, Y+3	; 0x03
    124a:	00 97       	sbiw	r24, 0x00	; 0
    124c:	01 f5       	brne	.+64     	; 0x128e <EXTI_VoidIntit+0x74>
    {
    case EXTI_INT0:
            #if INT0_PIN_CONNECTION==INTERNAL_PULLUP
                    DIO_voidSetPinDirection(EXTI0_PORT,EXTI0_PIN,INPUT);
    124e:	83 e0       	ldi	r24, 0x03	; 3
    1250:	62 e0       	ldi	r22, 0x02	; 2
    1252:	40 e0       	ldi	r20, 0x00	; 0
    1254:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
                    DIO_VoidSetPinValue(EXTI0_PORT,EXTI0_PIN,HIGH);
    1258:	83 e0       	ldi	r24, 0x03	; 3
    125a:	62 e0       	ldi	r22, 0x02	; 2
    125c:	41 e0       	ldi	r20, 0x01	; 1
    125e:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    1262:	15 c0       	rjmp	.+42     	; 0x128e <EXTI_VoidIntit+0x74>
                DIO_voidSetPinDirection(EXTI0_PORT,EXTI0_PIN,INPUT);
            #endif             
        break;
        case EXTI_INT1:
            #if INT0_PIN_CONNECTION==INTERNAL_PULLUP
                    DIO_voidSetPinDirection(EXTI1_PORT,EXTI1_PIN,INPUT);
    1264:	83 e0       	ldi	r24, 0x03	; 3
    1266:	63 e0       	ldi	r22, 0x03	; 3
    1268:	40 e0       	ldi	r20, 0x00	; 0
    126a:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
                    DIO_VoidSetPinValue(EXTI1_PORT,EXTI1_PIN,HIGH);
    126e:	83 e0       	ldi	r24, 0x03	; 3
    1270:	63 e0       	ldi	r22, 0x03	; 3
    1272:	41 e0       	ldi	r20, 0x01	; 1
    1274:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    1278:	0a c0       	rjmp	.+20     	; 0x128e <EXTI_VoidIntit+0x74>
                DIO_voidSetPinDirection(EXTI1_PORT,EXTI1_PIN,INPUT);
            #endif             
        break;
        case EXTI_INT2:
            #if INT0_PIN_CONNECTION==INTERNAL_PULLUP
                    DIO_voidSetPinDirection(EXTI2_PORT,EXTI2_PIN,INPUT);
    127a:	81 e0       	ldi	r24, 0x01	; 1
    127c:	62 e0       	ldi	r22, 0x02	; 2
    127e:	40 e0       	ldi	r20, 0x00	; 0
    1280:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
                    DIO_VoidSetPinValue(EXTI2_PORT,EXTI2_PIN,HIGH);
    1284:	81 e0       	ldi	r24, 0x01	; 1
    1286:	62 e0       	ldi	r22, 0x02	; 2
    1288:	41 e0       	ldi	r20, 0x01	; 1
    128a:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
        break;
    
    default:
        break;
    }
}
    128e:	0f 90       	pop	r0
    1290:	0f 90       	pop	r0
    1292:	0f 90       	pop	r0
    1294:	cf 91       	pop	r28
    1296:	df 91       	pop	r29
    1298:	08 95       	ret

0000129a <EXTI_VoidEnable>:

void EXTI_VoidEnable(u8 Copy_U8Intnum)
{
    129a:	df 93       	push	r29
    129c:	cf 93       	push	r28
    129e:	00 d0       	rcall	.+0      	; 0x12a0 <EXTI_VoidEnable+0x6>
    12a0:	0f 92       	push	r0
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
    12a6:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_U8Intnum)
    12a8:	89 81       	ldd	r24, Y+1	; 0x01
    12aa:	28 2f       	mov	r18, r24
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	3b 83       	std	Y+3, r19	; 0x03
    12b0:	2a 83       	std	Y+2, r18	; 0x02
    12b2:	8a 81       	ldd	r24, Y+2	; 0x02
    12b4:	9b 81       	ldd	r25, Y+3	; 0x03
    12b6:	81 30       	cpi	r24, 0x01	; 1
    12b8:	91 05       	cpc	r25, r1
    12ba:	89 f0       	breq	.+34     	; 0x12de <EXTI_VoidEnable+0x44>
    12bc:	2a 81       	ldd	r18, Y+2	; 0x02
    12be:	3b 81       	ldd	r19, Y+3	; 0x03
    12c0:	22 30       	cpi	r18, 0x02	; 2
    12c2:	31 05       	cpc	r19, r1
    12c4:	a1 f0       	breq	.+40     	; 0x12ee <EXTI_VoidEnable+0x54>
    12c6:	8a 81       	ldd	r24, Y+2	; 0x02
    12c8:	9b 81       	ldd	r25, Y+3	; 0x03
    12ca:	00 97       	sbiw	r24, 0x00	; 0
    12cc:	b9 f4       	brne	.+46     	; 0x12fc <EXTI_VoidEnable+0x62>
    {
    case  EXTI_INT0  :
            SET_BIT(GICR,INT0);
    12ce:	ab e5       	ldi	r26, 0x5B	; 91
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	eb e5       	ldi	r30, 0x5B	; 91
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	80 64       	ori	r24, 0x40	; 64
    12da:	8c 93       	st	X, r24
    12dc:	0f c0       	rjmp	.+30     	; 0x12fc <EXTI_VoidEnable+0x62>
        break;
        case  EXTI_INT1:
            SET_BIT(GICR,INT1);
    12de:	ab e5       	ldi	r26, 0x5B	; 91
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	eb e5       	ldi	r30, 0x5B	; 91
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	80 68       	ori	r24, 0x80	; 128
    12ea:	8c 93       	st	X, r24
    12ec:	07 c0       	rjmp	.+14     	; 0x12fc <EXTI_VoidEnable+0x62>
        break;
        case  EXTI_INT2 :
            SET_BIT(GICR,INT2);
    12ee:	ab e5       	ldi	r26, 0x5B	; 91
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	eb e5       	ldi	r30, 0x5B	; 91
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	80 62       	ori	r24, 0x20	; 32
    12fa:	8c 93       	st	X, r24
        break;
    
    default:
        break;
    }
}
    12fc:	0f 90       	pop	r0
    12fe:	0f 90       	pop	r0
    1300:	0f 90       	pop	r0
    1302:	cf 91       	pop	r28
    1304:	df 91       	pop	r29
    1306:	08 95       	ret

00001308 <EXTI_VoidDisable>:
void EXTI_VoidDisable(u8 Copy_U8Intnum)
{
    1308:	df 93       	push	r29
    130a:	cf 93       	push	r28
    130c:	00 d0       	rcall	.+0      	; 0x130e <EXTI_VoidDisable+0x6>
    130e:	0f 92       	push	r0
    1310:	cd b7       	in	r28, 0x3d	; 61
    1312:	de b7       	in	r29, 0x3e	; 62
    1314:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_U8Intnum)
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	28 2f       	mov	r18, r24
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	3b 83       	std	Y+3, r19	; 0x03
    131e:	2a 83       	std	Y+2, r18	; 0x02
    1320:	8a 81       	ldd	r24, Y+2	; 0x02
    1322:	9b 81       	ldd	r25, Y+3	; 0x03
    1324:	81 30       	cpi	r24, 0x01	; 1
    1326:	91 05       	cpc	r25, r1
    1328:	89 f0       	breq	.+34     	; 0x134c <EXTI_VoidDisable+0x44>
    132a:	2a 81       	ldd	r18, Y+2	; 0x02
    132c:	3b 81       	ldd	r19, Y+3	; 0x03
    132e:	22 30       	cpi	r18, 0x02	; 2
    1330:	31 05       	cpc	r19, r1
    1332:	a1 f0       	breq	.+40     	; 0x135c <EXTI_VoidDisable+0x54>
    1334:	8a 81       	ldd	r24, Y+2	; 0x02
    1336:	9b 81       	ldd	r25, Y+3	; 0x03
    1338:	00 97       	sbiw	r24, 0x00	; 0
    133a:	b9 f4       	brne	.+46     	; 0x136a <EXTI_VoidDisable+0x62>
    {
    case  EXTI_INT0:
            CLEAR_BIT(GICR,INT0);
    133c:	ab e5       	ldi	r26, 0x5B	; 91
    133e:	b0 e0       	ldi	r27, 0x00	; 0
    1340:	eb e5       	ldi	r30, 0x5B	; 91
    1342:	f0 e0       	ldi	r31, 0x00	; 0
    1344:	80 81       	ld	r24, Z
    1346:	8f 7b       	andi	r24, 0xBF	; 191
    1348:	8c 93       	st	X, r24
    134a:	0f c0       	rjmp	.+30     	; 0x136a <EXTI_VoidDisable+0x62>
        break;
        case  EXTI_INT1:
            CLEAR_BIT(GICR,INT1);
    134c:	ab e5       	ldi	r26, 0x5B	; 91
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	eb e5       	ldi	r30, 0x5B	; 91
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	8f 77       	andi	r24, 0x7F	; 127
    1358:	8c 93       	st	X, r24
    135a:	07 c0       	rjmp	.+14     	; 0x136a <EXTI_VoidDisable+0x62>
        break;
        case  EXTI_INT2:
            CLEAR_BIT(GICR,INT2);
    135c:	ab e5       	ldi	r26, 0x5B	; 91
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	eb e5       	ldi	r30, 0x5B	; 91
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	8f 7d       	andi	r24, 0xDF	; 223
    1368:	8c 93       	st	X, r24
    
    default:
        break;
    }

}
    136a:	0f 90       	pop	r0
    136c:	0f 90       	pop	r0
    136e:	0f 90       	pop	r0
    1370:	cf 91       	pop	r28
    1372:	df 91       	pop	r29
    1374:	08 95       	ret

00001376 <EXTI_VoidTriggerEdge>:
void EXTI_VoidTriggerEdge(u8 Copy_U8Intnum , u8 Copy_U8Edge)
{
    1376:	df 93       	push	r29
    1378:	cf 93       	push	r28
    137a:	cd b7       	in	r28, 0x3d	; 61
    137c:	de b7       	in	r29, 0x3e	; 62
    137e:	2a 97       	sbiw	r28, 0x0a	; 10
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	f8 94       	cli
    1384:	de bf       	out	0x3e, r29	; 62
    1386:	0f be       	out	0x3f, r0	; 63
    1388:	cd bf       	out	0x3d, r28	; 61
    138a:	89 83       	std	Y+1, r24	; 0x01
    138c:	6a 83       	std	Y+2, r22	; 0x02

    switch (Copy_U8Intnum)
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	28 2f       	mov	r18, r24
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	3a 87       	std	Y+10, r19	; 0x0a
    1396:	29 87       	std	Y+9, r18	; 0x09
    1398:	89 85       	ldd	r24, Y+9	; 0x09
    139a:	9a 85       	ldd	r25, Y+10	; 0x0a
    139c:	81 30       	cpi	r24, 0x01	; 1
    139e:	91 05       	cpc	r25, r1
    13a0:	09 f4       	brne	.+2      	; 0x13a4 <EXTI_VoidTriggerEdge+0x2e>
    13a2:	66 c0       	rjmp	.+204    	; 0x1470 <EXTI_VoidTriggerEdge+0xfa>
    13a4:	29 85       	ldd	r18, Y+9	; 0x09
    13a6:	3a 85       	ldd	r19, Y+10	; 0x0a
    13a8:	22 30       	cpi	r18, 0x02	; 2
    13aa:	31 05       	cpc	r19, r1
    13ac:	09 f4       	brne	.+2      	; 0x13b0 <EXTI_VoidTriggerEdge+0x3a>
    13ae:	bb c0       	rjmp	.+374    	; 0x1526 <EXTI_VoidTriggerEdge+0x1b0>
    13b0:	89 85       	ldd	r24, Y+9	; 0x09
    13b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    13b4:	00 97       	sbiw	r24, 0x00	; 0
    13b6:	09 f0       	breq	.+2      	; 0x13ba <EXTI_VoidTriggerEdge+0x44>
    13b8:	dd c0       	rjmp	.+442    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
    {
    case  EXTI_INT0:
                switch (Copy_U8Edge)
    13ba:	8a 81       	ldd	r24, Y+2	; 0x02
    13bc:	28 2f       	mov	r18, r24
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	38 87       	std	Y+8, r19	; 0x08
    13c2:	2f 83       	std	Y+7, r18	; 0x07
    13c4:	8f 81       	ldd	r24, Y+7	; 0x07
    13c6:	98 85       	ldd	r25, Y+8	; 0x08
    13c8:	81 30       	cpi	r24, 0x01	; 1
    13ca:	91 05       	cpc	r25, r1
    13cc:	21 f1       	breq	.+72     	; 0x1416 <EXTI_VoidTriggerEdge+0xa0>
    13ce:	2f 81       	ldd	r18, Y+7	; 0x07
    13d0:	38 85       	ldd	r19, Y+8	; 0x08
    13d2:	22 30       	cpi	r18, 0x02	; 2
    13d4:	31 05       	cpc	r19, r1
    13d6:	2c f4       	brge	.+10     	; 0x13e2 <EXTI_VoidTriggerEdge+0x6c>
    13d8:	8f 81       	ldd	r24, Y+7	; 0x07
    13da:	98 85       	ldd	r25, Y+8	; 0x08
    13dc:	00 97       	sbiw	r24, 0x00	; 0
    13de:	61 f0       	breq	.+24     	; 0x13f8 <EXTI_VoidTriggerEdge+0x82>
    13e0:	c9 c0       	rjmp	.+402    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
    13e2:	2f 81       	ldd	r18, Y+7	; 0x07
    13e4:	38 85       	ldd	r19, Y+8	; 0x08
    13e6:	22 30       	cpi	r18, 0x02	; 2
    13e8:	31 05       	cpc	r19, r1
    13ea:	21 f1       	breq	.+72     	; 0x1434 <EXTI_VoidTriggerEdge+0xbe>
    13ec:	8f 81       	ldd	r24, Y+7	; 0x07
    13ee:	98 85       	ldd	r25, Y+8	; 0x08
    13f0:	83 30       	cpi	r24, 0x03	; 3
    13f2:	91 05       	cpc	r25, r1
    13f4:	71 f1       	breq	.+92     	; 0x1452 <EXTI_VoidTriggerEdge+0xdc>
    13f6:	be c0       	rjmp	.+380    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                {
                     case  LOW_LEVEL:
                        CLEAR_BIT(MCUCR,ISC00);
    13f8:	a5 e5       	ldi	r26, 0x55	; 85
    13fa:	b0 e0       	ldi	r27, 0x00	; 0
    13fc:	e5 e5       	ldi	r30, 0x55	; 85
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 81       	ld	r24, Z
    1402:	8e 7f       	andi	r24, 0xFE	; 254
    1404:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC01);
    1406:	a5 e5       	ldi	r26, 0x55	; 85
    1408:	b0 e0       	ldi	r27, 0x00	; 0
    140a:	e5 e5       	ldi	r30, 0x55	; 85
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	80 81       	ld	r24, Z
    1410:	8d 7f       	andi	r24, 0xFD	; 253
    1412:	8c 93       	st	X, r24
    1414:	af c0       	rjmp	.+350    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  ANY_LOGICAL_CHANGE :
                        SET_BIT(MCUCR,ISC00);
    1416:	a5 e5       	ldi	r26, 0x55	; 85
    1418:	b0 e0       	ldi	r27, 0x00	; 0
    141a:	e5 e5       	ldi	r30, 0x55	; 85
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	81 60       	ori	r24, 0x01	; 1
    1422:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC01);
    1424:	a5 e5       	ldi	r26, 0x55	; 85
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	e5 e5       	ldi	r30, 0x55	; 85
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	8d 7f       	andi	r24, 0xFD	; 253
    1430:	8c 93       	st	X, r24
    1432:	a0 c0       	rjmp	.+320    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                     case  FALLING_EDGE :
                        CLEAR_BIT(MCUCR,ISC00);
    1434:	a5 e5       	ldi	r26, 0x55	; 85
    1436:	b0 e0       	ldi	r27, 0x00	; 0
    1438:	e5 e5       	ldi	r30, 0x55	; 85
    143a:	f0 e0       	ldi	r31, 0x00	; 0
    143c:	80 81       	ld	r24, Z
    143e:	8e 7f       	andi	r24, 0xFE	; 254
    1440:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC01);
    1442:	a5 e5       	ldi	r26, 0x55	; 85
    1444:	b0 e0       	ldi	r27, 0x00	; 0
    1446:	e5 e5       	ldi	r30, 0x55	; 85
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	82 60       	ori	r24, 0x02	; 2
    144e:	8c 93       	st	X, r24
    1450:	91 c0       	rjmp	.+290    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  RISING_EDGE :
                        SET_BIT(MCUCR,ISC00);
    1452:	a5 e5       	ldi	r26, 0x55	; 85
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	e5 e5       	ldi	r30, 0x55	; 85
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	81 60       	ori	r24, 0x01	; 1
    145e:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC01);
    1460:	a5 e5       	ldi	r26, 0x55	; 85
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	e5 e5       	ldi	r30, 0x55	; 85
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	82 60       	ori	r24, 0x02	; 2
    146c:	8c 93       	st	X, r24
    146e:	82 c0       	rjmp	.+260    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                     default:
                         break;
                }
        break;
        case  EXTI_INT1:
                switch (Copy_U8Edge)
    1470:	8a 81       	ldd	r24, Y+2	; 0x02
    1472:	28 2f       	mov	r18, r24
    1474:	30 e0       	ldi	r19, 0x00	; 0
    1476:	3e 83       	std	Y+6, r19	; 0x06
    1478:	2d 83       	std	Y+5, r18	; 0x05
    147a:	8d 81       	ldd	r24, Y+5	; 0x05
    147c:	9e 81       	ldd	r25, Y+6	; 0x06
    147e:	81 30       	cpi	r24, 0x01	; 1
    1480:	91 05       	cpc	r25, r1
    1482:	21 f1       	breq	.+72     	; 0x14cc <EXTI_VoidTriggerEdge+0x156>
    1484:	2d 81       	ldd	r18, Y+5	; 0x05
    1486:	3e 81       	ldd	r19, Y+6	; 0x06
    1488:	22 30       	cpi	r18, 0x02	; 2
    148a:	31 05       	cpc	r19, r1
    148c:	2c f4       	brge	.+10     	; 0x1498 <EXTI_VoidTriggerEdge+0x122>
    148e:	8d 81       	ldd	r24, Y+5	; 0x05
    1490:	9e 81       	ldd	r25, Y+6	; 0x06
    1492:	00 97       	sbiw	r24, 0x00	; 0
    1494:	61 f0       	breq	.+24     	; 0x14ae <EXTI_VoidTriggerEdge+0x138>
    1496:	6e c0       	rjmp	.+220    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
    1498:	2d 81       	ldd	r18, Y+5	; 0x05
    149a:	3e 81       	ldd	r19, Y+6	; 0x06
    149c:	22 30       	cpi	r18, 0x02	; 2
    149e:	31 05       	cpc	r19, r1
    14a0:	21 f1       	breq	.+72     	; 0x14ea <EXTI_VoidTriggerEdge+0x174>
    14a2:	8d 81       	ldd	r24, Y+5	; 0x05
    14a4:	9e 81       	ldd	r25, Y+6	; 0x06
    14a6:	83 30       	cpi	r24, 0x03	; 3
    14a8:	91 05       	cpc	r25, r1
    14aa:	71 f1       	breq	.+92     	; 0x1508 <EXTI_VoidTriggerEdge+0x192>
    14ac:	63 c0       	rjmp	.+198    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                {
                     case  LOW_LEVEL:
                        CLEAR_BIT(MCUCR,ISC10);
    14ae:	a5 e5       	ldi	r26, 0x55	; 85
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	e5 e5       	ldi	r30, 0x55	; 85
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	8b 7f       	andi	r24, 0xFB	; 251
    14ba:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC11);
    14bc:	a5 e5       	ldi	r26, 0x55	; 85
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e5 e5       	ldi	r30, 0x55	; 85
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	87 7f       	andi	r24, 0xF7	; 247
    14c8:	8c 93       	st	X, r24
    14ca:	54 c0       	rjmp	.+168    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  ANY_LOGICAL_CHANGE :
                        SET_BIT(MCUCR,ISC10);
    14cc:	a5 e5       	ldi	r26, 0x55	; 85
    14ce:	b0 e0       	ldi	r27, 0x00	; 0
    14d0:	e5 e5       	ldi	r30, 0x55	; 85
    14d2:	f0 e0       	ldi	r31, 0x00	; 0
    14d4:	80 81       	ld	r24, Z
    14d6:	84 60       	ori	r24, 0x04	; 4
    14d8:	8c 93       	st	X, r24
                        CLEAR_BIT(MCUCR,ISC11);
    14da:	a5 e5       	ldi	r26, 0x55	; 85
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	e5 e5       	ldi	r30, 0x55	; 85
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	87 7f       	andi	r24, 0xF7	; 247
    14e6:	8c 93       	st	X, r24
    14e8:	45 c0       	rjmp	.+138    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                     case  FALLING_EDGE :
                        CLEAR_BIT(MCUCR,ISC10);
    14ea:	a5 e5       	ldi	r26, 0x55	; 85
    14ec:	b0 e0       	ldi	r27, 0x00	; 0
    14ee:	e5 e5       	ldi	r30, 0x55	; 85
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	80 81       	ld	r24, Z
    14f4:	8b 7f       	andi	r24, 0xFB	; 251
    14f6:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC11);
    14f8:	a5 e5       	ldi	r26, 0x55	; 85
    14fa:	b0 e0       	ldi	r27, 0x00	; 0
    14fc:	e5 e5       	ldi	r30, 0x55	; 85
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	88 60       	ori	r24, 0x08	; 8
    1504:	8c 93       	st	X, r24
    1506:	36 c0       	rjmp	.+108    	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                    case  RISING_EDGE :
                        SET_BIT(MCUCR,ISC10);
    1508:	a5 e5       	ldi	r26, 0x55	; 85
    150a:	b0 e0       	ldi	r27, 0x00	; 0
    150c:	e5 e5       	ldi	r30, 0x55	; 85
    150e:	f0 e0       	ldi	r31, 0x00	; 0
    1510:	80 81       	ld	r24, Z
    1512:	84 60       	ori	r24, 0x04	; 4
    1514:	8c 93       	st	X, r24
                        SET_BIT(MCUCR,ISC11);
    1516:	a5 e5       	ldi	r26, 0x55	; 85
    1518:	b0 e0       	ldi	r27, 0x00	; 0
    151a:	e5 e5       	ldi	r30, 0x55	; 85
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	80 81       	ld	r24, Z
    1520:	88 60       	ori	r24, 0x08	; 8
    1522:	8c 93       	st	X, r24
    1524:	27 c0       	rjmp	.+78     	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                     default:
                         break;
                }
        break;
        case  EXTI_INT2:
                switch (Copy_U8Edge)
    1526:	8a 81       	ldd	r24, Y+2	; 0x02
    1528:	28 2f       	mov	r18, r24
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	3c 83       	std	Y+4, r19	; 0x04
    152e:	2b 83       	std	Y+3, r18	; 0x03
    1530:	8b 81       	ldd	r24, Y+3	; 0x03
    1532:	9c 81       	ldd	r25, Y+4	; 0x04
    1534:	82 30       	cpi	r24, 0x02	; 2
    1536:	91 05       	cpc	r25, r1
    1538:	31 f0       	breq	.+12     	; 0x1546 <EXTI_VoidTriggerEdge+0x1d0>
    153a:	2b 81       	ldd	r18, Y+3	; 0x03
    153c:	3c 81       	ldd	r19, Y+4	; 0x04
    153e:	23 30       	cpi	r18, 0x03	; 3
    1540:	31 05       	cpc	r19, r1
    1542:	49 f0       	breq	.+18     	; 0x1556 <EXTI_VoidTriggerEdge+0x1e0>
    1544:	10 c0       	rjmp	.+32     	; 0x1566 <EXTI_VoidTriggerEdge+0x1f0>
                {
            
                     case  FALLING_EDGE :
                        CLEAR_BIT(MCUCSR,ISC2);
    1546:	a4 e5       	ldi	r26, 0x54	; 84
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	e4 e5       	ldi	r30, 0x54	; 84
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	80 81       	ld	r24, Z
    1550:	8f 7b       	andi	r24, 0xBF	; 191
    1552:	8c 93       	st	X, r24
    1554:	0f c0       	rjmp	.+30     	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                        
                         break;
                    case  RISING_EDGE :
                        SET_BIT(MCUCSR,ISC2);
    1556:	a4 e5       	ldi	r26, 0x54	; 84
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	e4 e5       	ldi	r30, 0x54	; 84
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	80 81       	ld	r24, Z
    1560:	80 64       	ori	r24, 0x40	; 64
    1562:	8c 93       	st	X, r24
    1564:	07 c0       	rjmp	.+14     	; 0x1574 <EXTI_VoidTriggerEdge+0x1fe>
                         break;
                
                     default:
                            CLEAR_BIT(MCUCSR,ISC2);
    1566:	a4 e5       	ldi	r26, 0x54	; 84
    1568:	b0 e0       	ldi	r27, 0x00	; 0
    156a:	e4 e5       	ldi	r30, 0x54	; 84
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	8f 7b       	andi	r24, 0xBF	; 191
    1572:	8c 93       	st	X, r24
            break;
    
        default:
        break;
    }
}
    1574:	2a 96       	adiw	r28, 0x0a	; 10
    1576:	0f b6       	in	r0, 0x3f	; 63
    1578:	f8 94       	cli
    157a:	de bf       	out	0x3e, r29	; 62
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	cd bf       	out	0x3d, r28	; 61
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <EXTI_VoidINT0SetCallBack>:

//function to take adress of user function  for EXTI0
void EXTI_VoidINT0SetCallBack(void (*NotificationFunction) (void))
{
    1586:	df 93       	push	r29
    1588:	cf 93       	push	r28
    158a:	00 d0       	rcall	.+0      	; 0x158c <EXTI_VoidINT0SetCallBack+0x6>
    158c:	cd b7       	in	r28, 0x3d	; 61
    158e:	de b7       	in	r29, 0x3e	; 62
    1590:	9a 83       	std	Y+2, r25	; 0x02
    1592:	89 83       	std	Y+1, r24	; 0x01
    //assing global pointer to function to address that take from user 
    EXTI_PVoidINT0NotificationFunction=NotificationFunction ;
    1594:	89 81       	ldd	r24, Y+1	; 0x01
    1596:	9a 81       	ldd	r25, Y+2	; 0x02
    1598:	90 93 9f 00 	sts	0x009F, r25
    159c:	80 93 9e 00 	sts	0x009E, r24
}
    15a0:	0f 90       	pop	r0
    15a2:	0f 90       	pop	r0
    15a4:	cf 91       	pop	r28
    15a6:	df 91       	pop	r29
    15a8:	08 95       	ret

000015aa <__vector_1>:
//TELL LINKER OPTMIZER that function change within hardware donts delete it  
void __vector_1 (void)  __attribute__ ((signal)) ; 
//function implemention that takes global pointer to function and execute it  
// we can make macro to #define EXTI0_vector    __vector_1
void __vector_1 (void)
{   
    15aa:	1f 92       	push	r1
    15ac:	0f 92       	push	r0
    15ae:	0f b6       	in	r0, 0x3f	; 63
    15b0:	0f 92       	push	r0
    15b2:	11 24       	eor	r1, r1
    15b4:	2f 93       	push	r18
    15b6:	3f 93       	push	r19
    15b8:	4f 93       	push	r20
    15ba:	5f 93       	push	r21
    15bc:	6f 93       	push	r22
    15be:	7f 93       	push	r23
    15c0:	8f 93       	push	r24
    15c2:	9f 93       	push	r25
    15c4:	af 93       	push	r26
    15c6:	bf 93       	push	r27
    15c8:	ef 93       	push	r30
    15ca:	ff 93       	push	r31
    15cc:	df 93       	push	r29
    15ce:	cf 93       	push	r28
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    //execute function 
    EXTI_PVoidINT0NotificationFunction();
    15d4:	e0 91 9e 00 	lds	r30, 0x009E
    15d8:	f0 91 9f 00 	lds	r31, 0x009F
    15dc:	09 95       	icall
}
    15de:	cf 91       	pop	r28
    15e0:	df 91       	pop	r29
    15e2:	ff 91       	pop	r31
    15e4:	ef 91       	pop	r30
    15e6:	bf 91       	pop	r27
    15e8:	af 91       	pop	r26
    15ea:	9f 91       	pop	r25
    15ec:	8f 91       	pop	r24
    15ee:	7f 91       	pop	r23
    15f0:	6f 91       	pop	r22
    15f2:	5f 91       	pop	r21
    15f4:	4f 91       	pop	r20
    15f6:	3f 91       	pop	r19
    15f8:	2f 91       	pop	r18
    15fa:	0f 90       	pop	r0
    15fc:	0f be       	out	0x3f, r0	; 63
    15fe:	0f 90       	pop	r0
    1600:	1f 90       	pop	r1
    1602:	18 95       	reti

00001604 <EXTI_VoidINT1SetCallBack>:

//function to take adress of user function  for EXTI1
void EXTI_VoidINT1SetCallBack(void (*NotificationFunction) (void))
{
    1604:	df 93       	push	r29
    1606:	cf 93       	push	r28
    1608:	00 d0       	rcall	.+0      	; 0x160a <EXTI_VoidINT1SetCallBack+0x6>
    160a:	cd b7       	in	r28, 0x3d	; 61
    160c:	de b7       	in	r29, 0x3e	; 62
    160e:	9a 83       	std	Y+2, r25	; 0x02
    1610:	89 83       	std	Y+1, r24	; 0x01
    //assing global pointer to function to address that take from user
    EXTI_PVoidINT1NotificationFunction=NotificationFunction ;
    1612:	89 81       	ldd	r24, Y+1	; 0x01
    1614:	9a 81       	ldd	r25, Y+2	; 0x02
    1616:	90 93 a1 00 	sts	0x00A1, r25
    161a:	80 93 a0 00 	sts	0x00A0, r24
}
    161e:	0f 90       	pop	r0
    1620:	0f 90       	pop	r0
    1622:	cf 91       	pop	r28
    1624:	df 91       	pop	r29
    1626:	08 95       	ret

00001628 <__vector_2>:
//ISR for INT1
//TELL LINKER OPTMIZER that function change within hardware donts delete it
void __vector_2(void) __attribute__((signal));
//function implemention that takes global pointer to function and execute it 
void __vector_2(void)
{
    1628:	1f 92       	push	r1
    162a:	0f 92       	push	r0
    162c:	0f b6       	in	r0, 0x3f	; 63
    162e:	0f 92       	push	r0
    1630:	11 24       	eor	r1, r1
    1632:	2f 93       	push	r18
    1634:	3f 93       	push	r19
    1636:	4f 93       	push	r20
    1638:	5f 93       	push	r21
    163a:	6f 93       	push	r22
    163c:	7f 93       	push	r23
    163e:	8f 93       	push	r24
    1640:	9f 93       	push	r25
    1642:	af 93       	push	r26
    1644:	bf 93       	push	r27
    1646:	ef 93       	push	r30
    1648:	ff 93       	push	r31
    164a:	df 93       	push	r29
    164c:	cf 93       	push	r28
    164e:	cd b7       	in	r28, 0x3d	; 61
    1650:	de b7       	in	r29, 0x3e	; 62
    //execute function
    EXTI_PVoidINT1NotificationFunction();
    1652:	e0 91 a0 00 	lds	r30, 0x00A0
    1656:	f0 91 a1 00 	lds	r31, 0x00A1
    165a:	09 95       	icall
}
    165c:	cf 91       	pop	r28
    165e:	df 91       	pop	r29
    1660:	ff 91       	pop	r31
    1662:	ef 91       	pop	r30
    1664:	bf 91       	pop	r27
    1666:	af 91       	pop	r26
    1668:	9f 91       	pop	r25
    166a:	8f 91       	pop	r24
    166c:	7f 91       	pop	r23
    166e:	6f 91       	pop	r22
    1670:	5f 91       	pop	r21
    1672:	4f 91       	pop	r20
    1674:	3f 91       	pop	r19
    1676:	2f 91       	pop	r18
    1678:	0f 90       	pop	r0
    167a:	0f be       	out	0x3f, r0	; 63
    167c:	0f 90       	pop	r0
    167e:	1f 90       	pop	r1
    1680:	18 95       	reti

00001682 <EXTI_VoidINT2SetCallBack>:

void EXTI_VoidINT2SetCallBack (void (*NotificationFunction) (void))
{
    1682:	df 93       	push	r29
    1684:	cf 93       	push	r28
    1686:	00 d0       	rcall	.+0      	; 0x1688 <EXTI_VoidINT2SetCallBack+0x6>
    1688:	cd b7       	in	r28, 0x3d	; 61
    168a:	de b7       	in	r29, 0x3e	; 62
    168c:	9a 83       	std	Y+2, r25	; 0x02
    168e:	89 83       	std	Y+1, r24	; 0x01
    EXTI_PVoidINT2NotificationFunction=NotificationFunction;
    1690:	89 81       	ldd	r24, Y+1	; 0x01
    1692:	9a 81       	ldd	r25, Y+2	; 0x02
    1694:	90 93 a3 00 	sts	0x00A3, r25
    1698:	80 93 a2 00 	sts	0x00A2, r24
}
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	cf 91       	pop	r28
    16a2:	df 91       	pop	r29
    16a4:	08 95       	ret

000016a6 <__vector_3>:

void __vector_3 (void) __attribute__ ((signal));
void __vector_3 (void)
{
    16a6:	1f 92       	push	r1
    16a8:	0f 92       	push	r0
    16aa:	0f b6       	in	r0, 0x3f	; 63
    16ac:	0f 92       	push	r0
    16ae:	11 24       	eor	r1, r1
    16b0:	2f 93       	push	r18
    16b2:	3f 93       	push	r19
    16b4:	4f 93       	push	r20
    16b6:	5f 93       	push	r21
    16b8:	6f 93       	push	r22
    16ba:	7f 93       	push	r23
    16bc:	8f 93       	push	r24
    16be:	9f 93       	push	r25
    16c0:	af 93       	push	r26
    16c2:	bf 93       	push	r27
    16c4:	ef 93       	push	r30
    16c6:	ff 93       	push	r31
    16c8:	df 93       	push	r29
    16ca:	cf 93       	push	r28
    16cc:	cd b7       	in	r28, 0x3d	; 61
    16ce:	de b7       	in	r29, 0x3e	; 62
    EXTI_PVoidINT2NotificationFunction();
    16d0:	e0 91 a2 00 	lds	r30, 0x00A2
    16d4:	f0 91 a3 00 	lds	r31, 0x00A3
    16d8:	09 95       	icall
}
    16da:	cf 91       	pop	r28
    16dc:	df 91       	pop	r29
    16de:	ff 91       	pop	r31
    16e0:	ef 91       	pop	r30
    16e2:	bf 91       	pop	r27
    16e4:	af 91       	pop	r26
    16e6:	9f 91       	pop	r25
    16e8:	8f 91       	pop	r24
    16ea:	7f 91       	pop	r23
    16ec:	6f 91       	pop	r22
    16ee:	5f 91       	pop	r21
    16f0:	4f 91       	pop	r20
    16f2:	3f 91       	pop	r19
    16f4:	2f 91       	pop	r18
    16f6:	0f 90       	pop	r0
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	0f 90       	pop	r0
    16fc:	1f 90       	pop	r1
    16fe:	18 95       	reti

00001700 <DIO_voidSetPinDirection>:
/*Self files INclusions in the same sequence  */
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"
void 	DIO_voidSetPinDirection(u8 Copy_U8PortNmame , u8 Copy_u8PinNumber , u8 Copy_u8Direction)
{
    1700:	df 93       	push	r29
    1702:	cf 93       	push	r28
    1704:	00 d0       	rcall	.+0      	; 0x1706 <DIO_voidSetPinDirection+0x6>
    1706:	00 d0       	rcall	.+0      	; 0x1708 <DIO_voidSetPinDirection+0x8>
    1708:	0f 92       	push	r0
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62
    170e:	89 83       	std	Y+1, r24	; 0x01
    1710:	6a 83       	std	Y+2, r22	; 0x02
    1712:	4b 83       	std	Y+3, r20	; 0x03
	switch (Copy_U8PortNmame)
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	28 2f       	mov	r18, r24
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	3d 83       	std	Y+5, r19	; 0x05
    171c:	2c 83       	std	Y+4, r18	; 0x04
    171e:	8c 81       	ldd	r24, Y+4	; 0x04
    1720:	9d 81       	ldd	r25, Y+5	; 0x05
    1722:	81 30       	cpi	r24, 0x01	; 1
    1724:	91 05       	cpc	r25, r1
    1726:	09 f4       	brne	.+2      	; 0x172a <DIO_voidSetPinDirection+0x2a>
    1728:	47 c0       	rjmp	.+142    	; 0x17b8 <DIO_voidSetPinDirection+0xb8>
    172a:	2c 81       	ldd	r18, Y+4	; 0x04
    172c:	3d 81       	ldd	r19, Y+5	; 0x05
    172e:	22 30       	cpi	r18, 0x02	; 2
    1730:	31 05       	cpc	r19, r1
    1732:	2c f4       	brge	.+10     	; 0x173e <DIO_voidSetPinDirection+0x3e>
    1734:	8c 81       	ldd	r24, Y+4	; 0x04
    1736:	9d 81       	ldd	r25, Y+5	; 0x05
    1738:	00 97       	sbiw	r24, 0x00	; 0
    173a:	71 f0       	breq	.+28     	; 0x1758 <DIO_voidSetPinDirection+0x58>
    173c:	cb c0       	rjmp	.+406    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
    173e:	2c 81       	ldd	r18, Y+4	; 0x04
    1740:	3d 81       	ldd	r19, Y+5	; 0x05
    1742:	22 30       	cpi	r18, 0x02	; 2
    1744:	31 05       	cpc	r19, r1
    1746:	09 f4       	brne	.+2      	; 0x174a <DIO_voidSetPinDirection+0x4a>
    1748:	67 c0       	rjmp	.+206    	; 0x1818 <DIO_voidSetPinDirection+0x118>
    174a:	8c 81       	ldd	r24, Y+4	; 0x04
    174c:	9d 81       	ldd	r25, Y+5	; 0x05
    174e:	83 30       	cpi	r24, 0x03	; 3
    1750:	91 05       	cpc	r25, r1
    1752:	09 f4       	brne	.+2      	; 0x1756 <DIO_voidSetPinDirection+0x56>
    1754:	91 c0       	rjmp	.+290    	; 0x1878 <DIO_voidSetPinDirection+0x178>
    1756:	be c0       	rjmp	.+380    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
	{
		case DIO_PORTA:
			if(Copy_u8Direction == OUTPUT)
    1758:	8b 81       	ldd	r24, Y+3	; 0x03
    175a:	81 30       	cpi	r24, 0x01	; 1
    175c:	a1 f4       	brne	.+40     	; 0x1786 <DIO_voidSetPinDirection+0x86>
			{
				SET_BIT(DDRA , Copy_u8PinNumber);
    175e:	aa e3       	ldi	r26, 0x3A	; 58
    1760:	b0 e0       	ldi	r27, 0x00	; 0
    1762:	ea e3       	ldi	r30, 0x3A	; 58
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	48 2f       	mov	r20, r24
    176a:	8a 81       	ldd	r24, Y+2	; 0x02
    176c:	28 2f       	mov	r18, r24
    176e:	30 e0       	ldi	r19, 0x00	; 0
    1770:	81 e0       	ldi	r24, 0x01	; 1
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	02 2e       	mov	r0, r18
    1776:	02 c0       	rjmp	.+4      	; 0x177c <DIO_voidSetPinDirection+0x7c>
    1778:	88 0f       	add	r24, r24
    177a:	99 1f       	adc	r25, r25
    177c:	0a 94       	dec	r0
    177e:	e2 f7       	brpl	.-8      	; 0x1778 <DIO_voidSetPinDirection+0x78>
    1780:	84 2b       	or	r24, r20
    1782:	8c 93       	st	X, r24
    1784:	a7 c0       	rjmp	.+334    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1786:	8b 81       	ldd	r24, Y+3	; 0x03
    1788:	88 23       	and	r24, r24
    178a:	09 f0       	breq	.+2      	; 0x178e <DIO_voidSetPinDirection+0x8e>
    178c:	a3 c0       	rjmp	.+326    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRA , Copy_u8PinNumber);
    178e:	aa e3       	ldi	r26, 0x3A	; 58
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	ea e3       	ldi	r30, 0x3A	; 58
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	48 2f       	mov	r20, r24
    179a:	8a 81       	ldd	r24, Y+2	; 0x02
    179c:	28 2f       	mov	r18, r24
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	02 2e       	mov	r0, r18
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <DIO_voidSetPinDirection+0xac>
    17a8:	88 0f       	add	r24, r24
    17aa:	99 1f       	adc	r25, r25
    17ac:	0a 94       	dec	r0
    17ae:	e2 f7       	brpl	.-8      	; 0x17a8 <DIO_voidSetPinDirection+0xa8>
    17b0:	80 95       	com	r24
    17b2:	84 23       	and	r24, r20
    17b4:	8c 93       	st	X, r24
    17b6:	8e c0       	rjmp	.+284    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				// no thing
			}
		break;
		case DIO_PORTB:
			if(Copy_u8Direction == OUTPUT)
    17b8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ba:	81 30       	cpi	r24, 0x01	; 1
    17bc:	a1 f4       	brne	.+40     	; 0x17e6 <DIO_voidSetPinDirection+0xe6>
			{
				SET_BIT(DDRB , Copy_u8PinNumber);
    17be:	a7 e3       	ldi	r26, 0x37	; 55
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	e7 e3       	ldi	r30, 0x37	; 55
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	48 2f       	mov	r20, r24
    17ca:	8a 81       	ldd	r24, Y+2	; 0x02
    17cc:	28 2f       	mov	r18, r24
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	02 2e       	mov	r0, r18
    17d6:	02 c0       	rjmp	.+4      	; 0x17dc <DIO_voidSetPinDirection+0xdc>
    17d8:	88 0f       	add	r24, r24
    17da:	99 1f       	adc	r25, r25
    17dc:	0a 94       	dec	r0
    17de:	e2 f7       	brpl	.-8      	; 0x17d8 <DIO_voidSetPinDirection+0xd8>
    17e0:	84 2b       	or	r24, r20
    17e2:	8c 93       	st	X, r24
    17e4:	77 c0       	rjmp	.+238    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    17e6:	8b 81       	ldd	r24, Y+3	; 0x03
    17e8:	88 23       	and	r24, r24
    17ea:	09 f0       	breq	.+2      	; 0x17ee <DIO_voidSetPinDirection+0xee>
    17ec:	73 c0       	rjmp	.+230    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRB , Copy_u8PinNumber);
    17ee:	a7 e3       	ldi	r26, 0x37	; 55
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	e7 e3       	ldi	r30, 0x37	; 55
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	48 2f       	mov	r20, r24
    17fa:	8a 81       	ldd	r24, Y+2	; 0x02
    17fc:	28 2f       	mov	r18, r24
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	81 e0       	ldi	r24, 0x01	; 1
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	02 2e       	mov	r0, r18
    1806:	02 c0       	rjmp	.+4      	; 0x180c <DIO_voidSetPinDirection+0x10c>
    1808:	88 0f       	add	r24, r24
    180a:	99 1f       	adc	r25, r25
    180c:	0a 94       	dec	r0
    180e:	e2 f7       	brpl	.-8      	; 0x1808 <DIO_voidSetPinDirection+0x108>
    1810:	80 95       	com	r24
    1812:	84 23       	and	r24, r20
    1814:	8c 93       	st	X, r24
    1816:	5e c0       	rjmp	.+188    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				// no thing
			}
		break;
		case DIO_PORTC:
			if(Copy_u8Direction == OUTPUT)
    1818:	8b 81       	ldd	r24, Y+3	; 0x03
    181a:	81 30       	cpi	r24, 0x01	; 1
    181c:	a1 f4       	brne	.+40     	; 0x1846 <DIO_voidSetPinDirection+0x146>
			{
				SET_BIT(DDRC , Copy_u8PinNumber);
    181e:	a4 e3       	ldi	r26, 0x34	; 52
    1820:	b0 e0       	ldi	r27, 0x00	; 0
    1822:	e4 e3       	ldi	r30, 0x34	; 52
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	80 81       	ld	r24, Z
    1828:	48 2f       	mov	r20, r24
    182a:	8a 81       	ldd	r24, Y+2	; 0x02
    182c:	28 2f       	mov	r18, r24
    182e:	30 e0       	ldi	r19, 0x00	; 0
    1830:	81 e0       	ldi	r24, 0x01	; 1
    1832:	90 e0       	ldi	r25, 0x00	; 0
    1834:	02 2e       	mov	r0, r18
    1836:	02 c0       	rjmp	.+4      	; 0x183c <DIO_voidSetPinDirection+0x13c>
    1838:	88 0f       	add	r24, r24
    183a:	99 1f       	adc	r25, r25
    183c:	0a 94       	dec	r0
    183e:	e2 f7       	brpl	.-8      	; 0x1838 <DIO_voidSetPinDirection+0x138>
    1840:	84 2b       	or	r24, r20
    1842:	8c 93       	st	X, r24
    1844:	47 c0       	rjmp	.+142    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    1846:	8b 81       	ldd	r24, Y+3	; 0x03
    1848:	88 23       	and	r24, r24
    184a:	09 f0       	breq	.+2      	; 0x184e <DIO_voidSetPinDirection+0x14e>
    184c:	43 c0       	rjmp	.+134    	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRC , Copy_u8PinNumber);
    184e:	a4 e3       	ldi	r26, 0x34	; 52
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	e4 e3       	ldi	r30, 0x34	; 52
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	80 81       	ld	r24, Z
    1858:	48 2f       	mov	r20, r24
    185a:	8a 81       	ldd	r24, Y+2	; 0x02
    185c:	28 2f       	mov	r18, r24
    185e:	30 e0       	ldi	r19, 0x00	; 0
    1860:	81 e0       	ldi	r24, 0x01	; 1
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	02 2e       	mov	r0, r18
    1866:	02 c0       	rjmp	.+4      	; 0x186c <DIO_voidSetPinDirection+0x16c>
    1868:	88 0f       	add	r24, r24
    186a:	99 1f       	adc	r25, r25
    186c:	0a 94       	dec	r0
    186e:	e2 f7       	brpl	.-8      	; 0x1868 <DIO_voidSetPinDirection+0x168>
    1870:	80 95       	com	r24
    1872:	84 23       	and	r24, r20
    1874:	8c 93       	st	X, r24
    1876:	2e c0       	rjmp	.+92     	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				// no thing
			}
		break;
		case DIO_PORTD:
			if(Copy_u8Direction == OUTPUT)
    1878:	8b 81       	ldd	r24, Y+3	; 0x03
    187a:	81 30       	cpi	r24, 0x01	; 1
    187c:	a1 f4       	brne	.+40     	; 0x18a6 <DIO_voidSetPinDirection+0x1a6>
			{
				SET_BIT(DDRD , Copy_u8PinNumber);
    187e:	a1 e3       	ldi	r26, 0x31	; 49
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	e1 e3       	ldi	r30, 0x31	; 49
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	48 2f       	mov	r20, r24
    188a:	8a 81       	ldd	r24, Y+2	; 0x02
    188c:	28 2f       	mov	r18, r24
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	81 e0       	ldi	r24, 0x01	; 1
    1892:	90 e0       	ldi	r25, 0x00	; 0
    1894:	02 2e       	mov	r0, r18
    1896:	02 c0       	rjmp	.+4      	; 0x189c <DIO_voidSetPinDirection+0x19c>
    1898:	88 0f       	add	r24, r24
    189a:	99 1f       	adc	r25, r25
    189c:	0a 94       	dec	r0
    189e:	e2 f7       	brpl	.-8      	; 0x1898 <DIO_voidSetPinDirection+0x198>
    18a0:	84 2b       	or	r24, r20
    18a2:	8c 93       	st	X, r24
    18a4:	17 c0       	rjmp	.+46     	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			}
			else if (Copy_u8Direction == INPUT)
    18a6:	8b 81       	ldd	r24, Y+3	; 0x03
    18a8:	88 23       	and	r24, r24
    18aa:	a1 f4       	brne	.+40     	; 0x18d4 <DIO_voidSetPinDirection+0x1d4>
			{
				CLEAR_BIT(DDRD , Copy_u8PinNumber);
    18ac:	a1 e3       	ldi	r26, 0x31	; 49
    18ae:	b0 e0       	ldi	r27, 0x00	; 0
    18b0:	e1 e3       	ldi	r30, 0x31	; 49
    18b2:	f0 e0       	ldi	r31, 0x00	; 0
    18b4:	80 81       	ld	r24, Z
    18b6:	48 2f       	mov	r20, r24
    18b8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ba:	28 2f       	mov	r18, r24
    18bc:	30 e0       	ldi	r19, 0x00	; 0
    18be:	81 e0       	ldi	r24, 0x01	; 1
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	02 2e       	mov	r0, r18
    18c4:	02 c0       	rjmp	.+4      	; 0x18ca <DIO_voidSetPinDirection+0x1ca>
    18c6:	88 0f       	add	r24, r24
    18c8:	99 1f       	adc	r25, r25
    18ca:	0a 94       	dec	r0
    18cc:	e2 f7       	brpl	.-8      	; 0x18c6 <DIO_voidSetPinDirection+0x1c6>
    18ce:	80 95       	com	r24
    18d0:	84 23       	and	r24, r20
    18d2:	8c 93       	st	X, r24
	
	default:
			//do no thing 
		break;
	}
}
    18d4:	0f 90       	pop	r0
    18d6:	0f 90       	pop	r0
    18d8:	0f 90       	pop	r0
    18da:	0f 90       	pop	r0
    18dc:	0f 90       	pop	r0
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	08 95       	ret

000018e4 <DIO_VoidSetPinValue>:

void DIO_VoidSetPinValue(u8 Copy_u8PortNumber , u8 Copy_u8PinNumber , u8 Copy_U8PinState)
{
    18e4:	df 93       	push	r29
    18e6:	cf 93       	push	r28
    18e8:	cd b7       	in	r28, 0x3d	; 61
    18ea:	de b7       	in	r29, 0x3e	; 62
    18ec:	2d 97       	sbiw	r28, 0x0d	; 13
    18ee:	0f b6       	in	r0, 0x3f	; 63
    18f0:	f8 94       	cli
    18f2:	de bf       	out	0x3e, r29	; 62
    18f4:	0f be       	out	0x3f, r0	; 63
    18f6:	cd bf       	out	0x3d, r28	; 61
    18f8:	89 83       	std	Y+1, r24	; 0x01
    18fa:	6a 83       	std	Y+2, r22	; 0x02
    18fc:	4b 83       	std	Y+3, r20	; 0x03
	switch (Copy_u8PortNumber)
    18fe:	89 81       	ldd	r24, Y+1	; 0x01
    1900:	28 2f       	mov	r18, r24
    1902:	30 e0       	ldi	r19, 0x00	; 0
    1904:	3d 87       	std	Y+13, r19	; 0x0d
    1906:	2c 87       	std	Y+12, r18	; 0x0c
    1908:	8c 85       	ldd	r24, Y+12	; 0x0c
    190a:	9d 85       	ldd	r25, Y+13	; 0x0d
    190c:	81 30       	cpi	r24, 0x01	; 1
    190e:	91 05       	cpc	r25, r1
    1910:	09 f4       	brne	.+2      	; 0x1914 <DIO_VoidSetPinValue+0x30>
    1912:	4f c0       	rjmp	.+158    	; 0x19b2 <DIO_VoidSetPinValue+0xce>
    1914:	2c 85       	ldd	r18, Y+12	; 0x0c
    1916:	3d 85       	ldd	r19, Y+13	; 0x0d
    1918:	22 30       	cpi	r18, 0x02	; 2
    191a:	31 05       	cpc	r19, r1
    191c:	2c f4       	brge	.+10     	; 0x1928 <DIO_VoidSetPinValue+0x44>
    191e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1920:	9d 85       	ldd	r25, Y+13	; 0x0d
    1922:	00 97       	sbiw	r24, 0x00	; 0
    1924:	71 f0       	breq	.+28     	; 0x1942 <DIO_VoidSetPinValue+0x5e>
    1926:	ec c0       	rjmp	.+472    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
    1928:	2c 85       	ldd	r18, Y+12	; 0x0c
    192a:	3d 85       	ldd	r19, Y+13	; 0x0d
    192c:	22 30       	cpi	r18, 0x02	; 2
    192e:	31 05       	cpc	r19, r1
    1930:	09 f4       	brne	.+2      	; 0x1934 <DIO_VoidSetPinValue+0x50>
    1932:	77 c0       	rjmp	.+238    	; 0x1a22 <DIO_VoidSetPinValue+0x13e>
    1934:	8c 85       	ldd	r24, Y+12	; 0x0c
    1936:	9d 85       	ldd	r25, Y+13	; 0x0d
    1938:	83 30       	cpi	r24, 0x03	; 3
    193a:	91 05       	cpc	r25, r1
    193c:	09 f4       	brne	.+2      	; 0x1940 <DIO_VoidSetPinValue+0x5c>
    193e:	a9 c0       	rjmp	.+338    	; 0x1a92 <DIO_VoidSetPinValue+0x1ae>
    1940:	df c0       	rjmp	.+446    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
	{
		case DIO_PORTA :
			switch(Copy_U8PinState)
    1942:	8b 81       	ldd	r24, Y+3	; 0x03
    1944:	28 2f       	mov	r18, r24
    1946:	30 e0       	ldi	r19, 0x00	; 0
    1948:	3b 87       	std	Y+11, r19	; 0x0b
    194a:	2a 87       	std	Y+10, r18	; 0x0a
    194c:	8a 85       	ldd	r24, Y+10	; 0x0a
    194e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1950:	00 97       	sbiw	r24, 0x00	; 0
    1952:	31 f0       	breq	.+12     	; 0x1960 <DIO_VoidSetPinValue+0x7c>
    1954:	2a 85       	ldd	r18, Y+10	; 0x0a
    1956:	3b 85       	ldd	r19, Y+11	; 0x0b
    1958:	21 30       	cpi	r18, 0x01	; 1
    195a:	31 05       	cpc	r19, r1
    195c:	b1 f0       	breq	.+44     	; 0x198a <DIO_VoidSetPinValue+0xa6>
    195e:	d0 c0       	rjmp	.+416    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTA , Copy_u8PinNumber );
    1960:	ab e3       	ldi	r26, 0x3B	; 59
    1962:	b0 e0       	ldi	r27, 0x00	; 0
    1964:	eb e3       	ldi	r30, 0x3B	; 59
    1966:	f0 e0       	ldi	r31, 0x00	; 0
    1968:	80 81       	ld	r24, Z
    196a:	48 2f       	mov	r20, r24
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	28 2f       	mov	r18, r24
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	81 e0       	ldi	r24, 0x01	; 1
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	02 2e       	mov	r0, r18
    1978:	02 c0       	rjmp	.+4      	; 0x197e <DIO_VoidSetPinValue+0x9a>
    197a:	88 0f       	add	r24, r24
    197c:	99 1f       	adc	r25, r25
    197e:	0a 94       	dec	r0
    1980:	e2 f7       	brpl	.-8      	; 0x197a <DIO_VoidSetPinValue+0x96>
    1982:	80 95       	com	r24
    1984:	84 23       	and	r24, r20
    1986:	8c 93       	st	X, r24
    1988:	bb c0       	rjmp	.+374    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTA , Copy_u8PinNumber );
    198a:	ab e3       	ldi	r26, 0x3B	; 59
    198c:	b0 e0       	ldi	r27, 0x00	; 0
    198e:	eb e3       	ldi	r30, 0x3B	; 59
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	48 2f       	mov	r20, r24
    1996:	8a 81       	ldd	r24, Y+2	; 0x02
    1998:	28 2f       	mov	r18, r24
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	90 e0       	ldi	r25, 0x00	; 0
    19a0:	02 2e       	mov	r0, r18
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <DIO_VoidSetPinValue+0xc4>
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	0a 94       	dec	r0
    19aa:	e2 f7       	brpl	.-8      	; 0x19a4 <DIO_VoidSetPinValue+0xc0>
    19ac:	84 2b       	or	r24, r20
    19ae:	8c 93       	st	X, r24
    19b0:	a7 c0       	rjmp	.+334    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
			}
		break;
		case DIO_PORTB :
			switch(Copy_U8PinState)
    19b2:	8b 81       	ldd	r24, Y+3	; 0x03
    19b4:	28 2f       	mov	r18, r24
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	39 87       	std	Y+9, r19	; 0x09
    19ba:	28 87       	std	Y+8, r18	; 0x08
    19bc:	88 85       	ldd	r24, Y+8	; 0x08
    19be:	99 85       	ldd	r25, Y+9	; 0x09
    19c0:	00 97       	sbiw	r24, 0x00	; 0
    19c2:	31 f0       	breq	.+12     	; 0x19d0 <DIO_VoidSetPinValue+0xec>
    19c4:	28 85       	ldd	r18, Y+8	; 0x08
    19c6:	39 85       	ldd	r19, Y+9	; 0x09
    19c8:	21 30       	cpi	r18, 0x01	; 1
    19ca:	31 05       	cpc	r19, r1
    19cc:	b1 f0       	breq	.+44     	; 0x19fa <DIO_VoidSetPinValue+0x116>
    19ce:	98 c0       	rjmp	.+304    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTB , Copy_u8PinNumber );
    19d0:	a8 e3       	ldi	r26, 0x38	; 56
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	e8 e3       	ldi	r30, 0x38	; 56
    19d6:	f0 e0       	ldi	r31, 0x00	; 0
    19d8:	80 81       	ld	r24, Z
    19da:	48 2f       	mov	r20, r24
    19dc:	8a 81       	ldd	r24, Y+2	; 0x02
    19de:	28 2f       	mov	r18, r24
    19e0:	30 e0       	ldi	r19, 0x00	; 0
    19e2:	81 e0       	ldi	r24, 0x01	; 1
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	02 2e       	mov	r0, r18
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <DIO_VoidSetPinValue+0x10a>
    19ea:	88 0f       	add	r24, r24
    19ec:	99 1f       	adc	r25, r25
    19ee:	0a 94       	dec	r0
    19f0:	e2 f7       	brpl	.-8      	; 0x19ea <DIO_VoidSetPinValue+0x106>
    19f2:	80 95       	com	r24
    19f4:	84 23       	and	r24, r20
    19f6:	8c 93       	st	X, r24
    19f8:	83 c0       	rjmp	.+262    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTB , Copy_u8PinNumber );
    19fa:	a8 e3       	ldi	r26, 0x38	; 56
    19fc:	b0 e0       	ldi	r27, 0x00	; 0
    19fe:	e8 e3       	ldi	r30, 0x38	; 56
    1a00:	f0 e0       	ldi	r31, 0x00	; 0
    1a02:	80 81       	ld	r24, Z
    1a04:	48 2f       	mov	r20, r24
    1a06:	8a 81       	ldd	r24, Y+2	; 0x02
    1a08:	28 2f       	mov	r18, r24
    1a0a:	30 e0       	ldi	r19, 0x00	; 0
    1a0c:	81 e0       	ldi	r24, 0x01	; 1
    1a0e:	90 e0       	ldi	r25, 0x00	; 0
    1a10:	02 2e       	mov	r0, r18
    1a12:	02 c0       	rjmp	.+4      	; 0x1a18 <DIO_VoidSetPinValue+0x134>
    1a14:	88 0f       	add	r24, r24
    1a16:	99 1f       	adc	r25, r25
    1a18:	0a 94       	dec	r0
    1a1a:	e2 f7       	brpl	.-8      	; 0x1a14 <DIO_VoidSetPinValue+0x130>
    1a1c:	84 2b       	or	r24, r20
    1a1e:	8c 93       	st	X, r24
    1a20:	6f c0       	rjmp	.+222    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
			}
		break;
		case DIO_PORTC :
			switch(Copy_U8PinState)
    1a22:	8b 81       	ldd	r24, Y+3	; 0x03
    1a24:	28 2f       	mov	r18, r24
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	3f 83       	std	Y+7, r19	; 0x07
    1a2a:	2e 83       	std	Y+6, r18	; 0x06
    1a2c:	8e 81       	ldd	r24, Y+6	; 0x06
    1a2e:	9f 81       	ldd	r25, Y+7	; 0x07
    1a30:	00 97       	sbiw	r24, 0x00	; 0
    1a32:	31 f0       	breq	.+12     	; 0x1a40 <DIO_VoidSetPinValue+0x15c>
    1a34:	2e 81       	ldd	r18, Y+6	; 0x06
    1a36:	3f 81       	ldd	r19, Y+7	; 0x07
    1a38:	21 30       	cpi	r18, 0x01	; 1
    1a3a:	31 05       	cpc	r19, r1
    1a3c:	b1 f0       	breq	.+44     	; 0x1a6a <DIO_VoidSetPinValue+0x186>
    1a3e:	60 c0       	rjmp	.+192    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTC , Copy_u8PinNumber );
    1a40:	a5 e3       	ldi	r26, 0x35	; 53
    1a42:	b0 e0       	ldi	r27, 0x00	; 0
    1a44:	e5 e3       	ldi	r30, 0x35	; 53
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	48 2f       	mov	r20, r24
    1a4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4e:	28 2f       	mov	r18, r24
    1a50:	30 e0       	ldi	r19, 0x00	; 0
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	02 2e       	mov	r0, r18
    1a58:	02 c0       	rjmp	.+4      	; 0x1a5e <DIO_VoidSetPinValue+0x17a>
    1a5a:	88 0f       	add	r24, r24
    1a5c:	99 1f       	adc	r25, r25
    1a5e:	0a 94       	dec	r0
    1a60:	e2 f7       	brpl	.-8      	; 0x1a5a <DIO_VoidSetPinValue+0x176>
    1a62:	80 95       	com	r24
    1a64:	84 23       	and	r24, r20
    1a66:	8c 93       	st	X, r24
    1a68:	4b c0       	rjmp	.+150    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTC , Copy_u8PinNumber );
    1a6a:	a5 e3       	ldi	r26, 0x35	; 53
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	e5 e3       	ldi	r30, 0x35	; 53
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	48 2f       	mov	r20, r24
    1a76:	8a 81       	ldd	r24, Y+2	; 0x02
    1a78:	28 2f       	mov	r18, r24
    1a7a:	30 e0       	ldi	r19, 0x00	; 0
    1a7c:	81 e0       	ldi	r24, 0x01	; 1
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	02 2e       	mov	r0, r18
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <DIO_VoidSetPinValue+0x1a4>
    1a84:	88 0f       	add	r24, r24
    1a86:	99 1f       	adc	r25, r25
    1a88:	0a 94       	dec	r0
    1a8a:	e2 f7       	brpl	.-8      	; 0x1a84 <DIO_VoidSetPinValue+0x1a0>
    1a8c:	84 2b       	or	r24, r20
    1a8e:	8c 93       	st	X, r24
    1a90:	37 c0       	rjmp	.+110    	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
			}
		break;
		case DIO_PORTD :
			switch(Copy_U8PinState)
    1a92:	8b 81       	ldd	r24, Y+3	; 0x03
    1a94:	28 2f       	mov	r18, r24
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	3d 83       	std	Y+5, r19	; 0x05
    1a9a:	2c 83       	std	Y+4, r18	; 0x04
    1a9c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a9e:	9d 81       	ldd	r25, Y+5	; 0x05
    1aa0:	00 97       	sbiw	r24, 0x00	; 0
    1aa2:	31 f0       	breq	.+12     	; 0x1ab0 <DIO_VoidSetPinValue+0x1cc>
    1aa4:	2c 81       	ldd	r18, Y+4	; 0x04
    1aa6:	3d 81       	ldd	r19, Y+5	; 0x05
    1aa8:	21 30       	cpi	r18, 0x01	; 1
    1aaa:	31 05       	cpc	r19, r1
    1aac:	b1 f0       	breq	.+44     	; 0x1ada <DIO_VoidSetPinValue+0x1f6>
    1aae:	28 c0       	rjmp	.+80     	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
			{
				case LOW :
					CLEAR_BIT(PORTD , Copy_u8PinNumber );
    1ab0:	a2 e3       	ldi	r26, 0x32	; 50
    1ab2:	b0 e0       	ldi	r27, 0x00	; 0
    1ab4:	e2 e3       	ldi	r30, 0x32	; 50
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	48 2f       	mov	r20, r24
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	28 2f       	mov	r18, r24
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	02 2e       	mov	r0, r18
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <DIO_VoidSetPinValue+0x1ea>
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	0a 94       	dec	r0
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <DIO_VoidSetPinValue+0x1e6>
    1ad2:	80 95       	com	r24
    1ad4:	84 23       	and	r24, r20
    1ad6:	8c 93       	st	X, r24
    1ad8:	13 c0       	rjmp	.+38     	; 0x1b00 <DIO_VoidSetPinValue+0x21c>
				break;
				case HIGH :
					SET_BIT(PORTD , Copy_u8PinNumber );
    1ada:	a2 e3       	ldi	r26, 0x32	; 50
    1adc:	b0 e0       	ldi	r27, 0x00	; 0
    1ade:	e2 e3       	ldi	r30, 0x32	; 50
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	80 81       	ld	r24, Z
    1ae4:	48 2f       	mov	r20, r24
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	28 2f       	mov	r18, r24
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	81 e0       	ldi	r24, 0x01	; 1
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	02 2e       	mov	r0, r18
    1af2:	02 c0       	rjmp	.+4      	; 0x1af8 <DIO_VoidSetPinValue+0x214>
    1af4:	88 0f       	add	r24, r24
    1af6:	99 1f       	adc	r25, r25
    1af8:	0a 94       	dec	r0
    1afa:	e2 f7       	brpl	.-8      	; 0x1af4 <DIO_VoidSetPinValue+0x210>
    1afc:	84 2b       	or	r24, r20
    1afe:	8c 93       	st	X, r24
	
	default:
			// Do nothing 
		break;
	}
}
    1b00:	2d 96       	adiw	r28, 0x0d	; 13
    1b02:	0f b6       	in	r0, 0x3f	; 63
    1b04:	f8 94       	cli
    1b06:	de bf       	out	0x3e, r29	; 62
    1b08:	0f be       	out	0x3f, r0	; 63
    1b0a:	cd bf       	out	0x3d, r28	; 61
    1b0c:	cf 91       	pop	r28
    1b0e:	df 91       	pop	r29
    1b10:	08 95       	ret

00001b12 <DIO_VoidGetPinValue>:

u8  DIO_VoidGetPinValue(u8 Copy_u8PortName , u8 Copy_u8PinNumber)
{
    1b12:	df 93       	push	r29
    1b14:	cf 93       	push	r28
    1b16:	00 d0       	rcall	.+0      	; 0x1b18 <DIO_VoidGetPinValue+0x6>
    1b18:	00 d0       	rcall	.+0      	; 0x1b1a <DIO_VoidGetPinValue+0x8>
    1b1a:	0f 92       	push	r0
    1b1c:	cd b7       	in	r28, 0x3d	; 61
    1b1e:	de b7       	in	r29, 0x3e	; 62
    1b20:	8a 83       	std	Y+2, r24	; 0x02
    1b22:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8PinValue =0 ;
    1b24:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8PortName)
    1b26:	8a 81       	ldd	r24, Y+2	; 0x02
    1b28:	28 2f       	mov	r18, r24
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	3d 83       	std	Y+5, r19	; 0x05
    1b2e:	2c 83       	std	Y+4, r18	; 0x04
    1b30:	4c 81       	ldd	r20, Y+4	; 0x04
    1b32:	5d 81       	ldd	r21, Y+5	; 0x05
    1b34:	41 30       	cpi	r20, 0x01	; 1
    1b36:	51 05       	cpc	r21, r1
    1b38:	41 f1       	breq	.+80     	; 0x1b8a <DIO_VoidGetPinValue+0x78>
    1b3a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b3c:	9d 81       	ldd	r25, Y+5	; 0x05
    1b3e:	82 30       	cpi	r24, 0x02	; 2
    1b40:	91 05       	cpc	r25, r1
    1b42:	34 f4       	brge	.+12     	; 0x1b50 <DIO_VoidGetPinValue+0x3e>
    1b44:	2c 81       	ldd	r18, Y+4	; 0x04
    1b46:	3d 81       	ldd	r19, Y+5	; 0x05
    1b48:	21 15       	cp	r18, r1
    1b4a:	31 05       	cpc	r19, r1
    1b4c:	61 f0       	breq	.+24     	; 0x1b66 <DIO_VoidGetPinValue+0x54>
    1b4e:	52 c0       	rjmp	.+164    	; 0x1bf4 <DIO_VoidGetPinValue+0xe2>
    1b50:	4c 81       	ldd	r20, Y+4	; 0x04
    1b52:	5d 81       	ldd	r21, Y+5	; 0x05
    1b54:	42 30       	cpi	r20, 0x02	; 2
    1b56:	51 05       	cpc	r21, r1
    1b58:	51 f1       	breq	.+84     	; 0x1bae <DIO_VoidGetPinValue+0x9c>
    1b5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b5c:	9d 81       	ldd	r25, Y+5	; 0x05
    1b5e:	83 30       	cpi	r24, 0x03	; 3
    1b60:	91 05       	cpc	r25, r1
    1b62:	b9 f1       	breq	.+110    	; 0x1bd2 <DIO_VoidGetPinValue+0xc0>
    1b64:	47 c0       	rjmp	.+142    	; 0x1bf4 <DIO_VoidGetPinValue+0xe2>
	{
		case DIO_PORTA :
			Local_u8PinValue=GET_BIT(PORTA,Copy_u8PinNumber);
    1b66:	eb e3       	ldi	r30, 0x3B	; 59
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	80 81       	ld	r24, Z
    1b6c:	28 2f       	mov	r18, r24
    1b6e:	30 e0       	ldi	r19, 0x00	; 0
    1b70:	8b 81       	ldd	r24, Y+3	; 0x03
    1b72:	88 2f       	mov	r24, r24
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	a9 01       	movw	r20, r18
    1b78:	02 c0       	rjmp	.+4      	; 0x1b7e <DIO_VoidGetPinValue+0x6c>
    1b7a:	55 95       	asr	r21
    1b7c:	47 95       	ror	r20
    1b7e:	8a 95       	dec	r24
    1b80:	e2 f7       	brpl	.-8      	; 0x1b7a <DIO_VoidGetPinValue+0x68>
    1b82:	ca 01       	movw	r24, r20
    1b84:	81 70       	andi	r24, 0x01	; 1
    1b86:	89 83       	std	Y+1, r24	; 0x01
    1b88:	35 c0       	rjmp	.+106    	; 0x1bf4 <DIO_VoidGetPinValue+0xe2>
		break;
		case DIO_PORTB :
			Local_u8PinValue=GET_BIT(PORTB,Copy_u8PinNumber);
    1b8a:	e8 e3       	ldi	r30, 0x38	; 56
    1b8c:	f0 e0       	ldi	r31, 0x00	; 0
    1b8e:	80 81       	ld	r24, Z
    1b90:	28 2f       	mov	r18, r24
    1b92:	30 e0       	ldi	r19, 0x00	; 0
    1b94:	8b 81       	ldd	r24, Y+3	; 0x03
    1b96:	88 2f       	mov	r24, r24
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	a9 01       	movw	r20, r18
    1b9c:	02 c0       	rjmp	.+4      	; 0x1ba2 <DIO_VoidGetPinValue+0x90>
    1b9e:	55 95       	asr	r21
    1ba0:	47 95       	ror	r20
    1ba2:	8a 95       	dec	r24
    1ba4:	e2 f7       	brpl	.-8      	; 0x1b9e <DIO_VoidGetPinValue+0x8c>
    1ba6:	ca 01       	movw	r24, r20
    1ba8:	81 70       	andi	r24, 0x01	; 1
    1baa:	89 83       	std	Y+1, r24	; 0x01
    1bac:	23 c0       	rjmp	.+70     	; 0x1bf4 <DIO_VoidGetPinValue+0xe2>
		break;
		case DIO_PORTC :
			Local_u8PinValue=GET_BIT(PORTC,Copy_u8PinNumber);
    1bae:	e5 e3       	ldi	r30, 0x35	; 53
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	28 2f       	mov	r18, r24
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bba:	88 2f       	mov	r24, r24
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	a9 01       	movw	r20, r18
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <DIO_VoidGetPinValue+0xb4>
    1bc2:	55 95       	asr	r21
    1bc4:	47 95       	ror	r20
    1bc6:	8a 95       	dec	r24
    1bc8:	e2 f7       	brpl	.-8      	; 0x1bc2 <DIO_VoidGetPinValue+0xb0>
    1bca:	ca 01       	movw	r24, r20
    1bcc:	81 70       	andi	r24, 0x01	; 1
    1bce:	89 83       	std	Y+1, r24	; 0x01
    1bd0:	11 c0       	rjmp	.+34     	; 0x1bf4 <DIO_VoidGetPinValue+0xe2>
		break;
		case DIO_PORTD :
			Local_u8PinValue=GET_BIT(PORTD,Copy_u8PinNumber);
    1bd2:	e2 e3       	ldi	r30, 0x32	; 50
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	28 2f       	mov	r18, r24
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bde:	88 2f       	mov	r24, r24
    1be0:	90 e0       	ldi	r25, 0x00	; 0
    1be2:	a9 01       	movw	r20, r18
    1be4:	02 c0       	rjmp	.+4      	; 0x1bea <DIO_VoidGetPinValue+0xd8>
    1be6:	55 95       	asr	r21
    1be8:	47 95       	ror	r20
    1bea:	8a 95       	dec	r24
    1bec:	e2 f7       	brpl	.-8      	; 0x1be6 <DIO_VoidGetPinValue+0xd4>
    1bee:	ca 01       	movw	r24, r20
    1bf0:	81 70       	andi	r24, 0x01	; 1
    1bf2:	89 83       	std	Y+1, r24	; 0x01
	
		default:
				//Do nothing
			break;
	}
	return Local_u8PinValue;
    1bf4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bf6:	0f 90       	pop	r0
    1bf8:	0f 90       	pop	r0
    1bfa:	0f 90       	pop	r0
    1bfc:	0f 90       	pop	r0
    1bfe:	0f 90       	pop	r0
    1c00:	cf 91       	pop	r28
    1c02:	df 91       	pop	r29
    1c04:	08 95       	ret

00001c06 <DIO_VoidSetPortDirection>:
void DIO_VoidSetPortDirection(u8 Copy_U8PortName , u8  Copy_U8PortState)
{
    1c06:	df 93       	push	r29
    1c08:	cf 93       	push	r28
    1c0a:	00 d0       	rcall	.+0      	; 0x1c0c <DIO_VoidSetPortDirection+0x6>
    1c0c:	00 d0       	rcall	.+0      	; 0x1c0e <DIO_VoidSetPortDirection+0x8>
    1c0e:	cd b7       	in	r28, 0x3d	; 61
    1c10:	de b7       	in	r29, 0x3e	; 62
    1c12:	89 83       	std	Y+1, r24	; 0x01
    1c14:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_U8PortName)
    1c16:	89 81       	ldd	r24, Y+1	; 0x01
    1c18:	28 2f       	mov	r18, r24
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	3c 83       	std	Y+4, r19	; 0x04
    1c1e:	2b 83       	std	Y+3, r18	; 0x03
    1c20:	8b 81       	ldd	r24, Y+3	; 0x03
    1c22:	9c 81       	ldd	r25, Y+4	; 0x04
    1c24:	81 30       	cpi	r24, 0x01	; 1
    1c26:	91 05       	cpc	r25, r1
    1c28:	21 f1       	breq	.+72     	; 0x1c72 <DIO_VoidSetPortDirection+0x6c>
    1c2a:	2b 81       	ldd	r18, Y+3	; 0x03
    1c2c:	3c 81       	ldd	r19, Y+4	; 0x04
    1c2e:	22 30       	cpi	r18, 0x02	; 2
    1c30:	31 05       	cpc	r19, r1
    1c32:	2c f4       	brge	.+10     	; 0x1c3e <DIO_VoidSetPortDirection+0x38>
    1c34:	8b 81       	ldd	r24, Y+3	; 0x03
    1c36:	9c 81       	ldd	r25, Y+4	; 0x04
    1c38:	00 97       	sbiw	r24, 0x00	; 0
    1c3a:	61 f0       	breq	.+24     	; 0x1c54 <DIO_VoidSetPortDirection+0x4e>
    1c3c:	46 c0       	rjmp	.+140    	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
    1c3e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c40:	3c 81       	ldd	r19, Y+4	; 0x04
    1c42:	22 30       	cpi	r18, 0x02	; 2
    1c44:	31 05       	cpc	r19, r1
    1c46:	21 f1       	breq	.+72     	; 0x1c90 <DIO_VoidSetPortDirection+0x8a>
    1c48:	8b 81       	ldd	r24, Y+3	; 0x03
    1c4a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c4c:	83 30       	cpi	r24, 0x03	; 3
    1c4e:	91 05       	cpc	r25, r1
    1c50:	71 f1       	breq	.+92     	; 0x1cae <DIO_VoidSetPortDirection+0xa8>
    1c52:	3b c0       	rjmp	.+118    	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
	{
		case DIO_PORTA :
			if(Copy_U8PortState==OUTPUT)
    1c54:	8a 81       	ldd	r24, Y+2	; 0x02
    1c56:	81 30       	cpi	r24, 0x01	; 1
    1c58:	29 f4       	brne	.+10     	; 0x1c64 <DIO_VoidSetPortDirection+0x5e>
			{
				SET_REG(DDRA);
    1c5a:	ea e3       	ldi	r30, 0x3A	; 58
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	8f ef       	ldi	r24, 0xFF	; 255
    1c60:	80 83       	st	Z, r24
    1c62:	33 c0       	rjmp	.+102    	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1c64:	8a 81       	ldd	r24, Y+2	; 0x02
    1c66:	88 23       	and	r24, r24
    1c68:	81 f5       	brne	.+96     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRA);
    1c6a:	ea e3       	ldi	r30, 0x3A	; 58
    1c6c:	f0 e0       	ldi	r31, 0x00	; 0
    1c6e:	10 82       	st	Z, r1
    1c70:	2c c0       	rjmp	.+88     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				//do no thing
			}
		break;
		case DIO_PORTB :
			if(Copy_U8PortState==OUTPUT)
    1c72:	8a 81       	ldd	r24, Y+2	; 0x02
    1c74:	81 30       	cpi	r24, 0x01	; 1
    1c76:	29 f4       	brne	.+10     	; 0x1c82 <DIO_VoidSetPortDirection+0x7c>
			{
				SET_REG(DDRB);
    1c78:	e7 e3       	ldi	r30, 0x37	; 55
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	8f ef       	ldi	r24, 0xFF	; 255
    1c7e:	80 83       	st	Z, r24
    1c80:	24 c0       	rjmp	.+72     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1c82:	8a 81       	ldd	r24, Y+2	; 0x02
    1c84:	88 23       	and	r24, r24
    1c86:	09 f5       	brne	.+66     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRB);
    1c88:	e7 e3       	ldi	r30, 0x37	; 55
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	10 82       	st	Z, r1
    1c8e:	1d c0       	rjmp	.+58     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				//do no thing
			}
		break;
		case DIO_PORTC :
			if(Copy_U8PortState==OUTPUT)
    1c90:	8a 81       	ldd	r24, Y+2	; 0x02
    1c92:	81 30       	cpi	r24, 0x01	; 1
    1c94:	29 f4       	brne	.+10     	; 0x1ca0 <DIO_VoidSetPortDirection+0x9a>
			{
				SET_REG(DDRC);
    1c96:	e4 e3       	ldi	r30, 0x34	; 52
    1c98:	f0 e0       	ldi	r31, 0x00	; 0
    1c9a:	8f ef       	ldi	r24, 0xFF	; 255
    1c9c:	80 83       	st	Z, r24
    1c9e:	15 c0       	rjmp	.+42     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1ca0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca2:	88 23       	and	r24, r24
    1ca4:	91 f4       	brne	.+36     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRC);
    1ca6:	e4 e3       	ldi	r30, 0x34	; 52
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	10 82       	st	Z, r1
    1cac:	0e c0       	rjmp	.+28     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				//do no thing
			}
		break;
		case DIO_PORTD :
			if(Copy_U8PortState==OUTPUT)
    1cae:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb0:	81 30       	cpi	r24, 0x01	; 1
    1cb2:	29 f4       	brne	.+10     	; 0x1cbe <DIO_VoidSetPortDirection+0xb8>
			{
				SET_REG(DDRD);
    1cb4:	e1 e3       	ldi	r30, 0x31	; 49
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	8f ef       	ldi	r24, 0xFF	; 255
    1cba:	80 83       	st	Z, r24
    1cbc:	06 c0       	rjmp	.+12     	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			}
			else if (Copy_U8PortState==INPUT)
    1cbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1cc0:	88 23       	and	r24, r24
    1cc2:	19 f4       	brne	.+6      	; 0x1cca <DIO_VoidSetPortDirection+0xc4>
			{
				CLEAR_REG(DDRD);
    1cc4:	e1 e3       	ldi	r30, 0x31	; 49
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	10 82       	st	Z, r1
		default:
			//do no thing
			break;

	}
}
    1cca:	0f 90       	pop	r0
    1ccc:	0f 90       	pop	r0
    1cce:	0f 90       	pop	r0
    1cd0:	0f 90       	pop	r0
    1cd2:	cf 91       	pop	r28
    1cd4:	df 91       	pop	r29
    1cd6:	08 95       	ret

00001cd8 <DIO_VOidTogglePortValue>:
void DIO_VOidTogglePortValue(u8 Copy_U8PortName)
{
    1cd8:	df 93       	push	r29
    1cda:	cf 93       	push	r28
    1cdc:	00 d0       	rcall	.+0      	; 0x1cde <DIO_VOidTogglePortValue+0x6>
    1cde:	0f 92       	push	r0
    1ce0:	cd b7       	in	r28, 0x3d	; 61
    1ce2:	de b7       	in	r29, 0x3e	; 62
    1ce4:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_U8PortName)
    1ce6:	89 81       	ldd	r24, Y+1	; 0x01
    1ce8:	28 2f       	mov	r18, r24
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	3b 83       	std	Y+3, r19	; 0x03
    1cee:	2a 83       	std	Y+2, r18	; 0x02
    1cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf2:	9b 81       	ldd	r25, Y+3	; 0x03
    1cf4:	81 30       	cpi	r24, 0x01	; 1
    1cf6:	91 05       	cpc	r25, r1
    1cf8:	e9 f0       	breq	.+58     	; 0x1d34 <DIO_VOidTogglePortValue+0x5c>
    1cfa:	2a 81       	ldd	r18, Y+2	; 0x02
    1cfc:	3b 81       	ldd	r19, Y+3	; 0x03
    1cfe:	22 30       	cpi	r18, 0x02	; 2
    1d00:	31 05       	cpc	r19, r1
    1d02:	2c f4       	brge	.+10     	; 0x1d0e <DIO_VOidTogglePortValue+0x36>
    1d04:	8a 81       	ldd	r24, Y+2	; 0x02
    1d06:	9b 81       	ldd	r25, Y+3	; 0x03
    1d08:	00 97       	sbiw	r24, 0x00	; 0
    1d0a:	61 f0       	breq	.+24     	; 0x1d24 <DIO_VOidTogglePortValue+0x4c>
    1d0c:	2a c0       	rjmp	.+84     	; 0x1d62 <DIO_VOidTogglePortValue+0x8a>
    1d0e:	2a 81       	ldd	r18, Y+2	; 0x02
    1d10:	3b 81       	ldd	r19, Y+3	; 0x03
    1d12:	22 30       	cpi	r18, 0x02	; 2
    1d14:	31 05       	cpc	r19, r1
    1d16:	b1 f0       	breq	.+44     	; 0x1d44 <DIO_VOidTogglePortValue+0x6c>
    1d18:	8a 81       	ldd	r24, Y+2	; 0x02
    1d1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d1c:	83 30       	cpi	r24, 0x03	; 3
    1d1e:	91 05       	cpc	r25, r1
    1d20:	c9 f0       	breq	.+50     	; 0x1d54 <DIO_VOidTogglePortValue+0x7c>
    1d22:	1f c0       	rjmp	.+62     	; 0x1d62 <DIO_VOidTogglePortValue+0x8a>
	{
		case DIO_PORTA :
			TOGGLE_REG(PORTA);
    1d24:	ab e3       	ldi	r26, 0x3B	; 59
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	eb e3       	ldi	r30, 0x3B	; 59
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	80 95       	com	r24
    1d30:	8c 93       	st	X, r24
    1d32:	17 c0       	rjmp	.+46     	; 0x1d62 <DIO_VOidTogglePortValue+0x8a>
		break;
		case DIO_PORTB :
			TOGGLE_REG(PORTB);
    1d34:	a8 e3       	ldi	r26, 0x38	; 56
    1d36:	b0 e0       	ldi	r27, 0x00	; 0
    1d38:	e8 e3       	ldi	r30, 0x38	; 56
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 81       	ld	r24, Z
    1d3e:	80 95       	com	r24
    1d40:	8c 93       	st	X, r24
    1d42:	0f c0       	rjmp	.+30     	; 0x1d62 <DIO_VOidTogglePortValue+0x8a>
		break;
		case DIO_PORTC :
			TOGGLE_REG(PORTC);
    1d44:	a5 e3       	ldi	r26, 0x35	; 53
    1d46:	b0 e0       	ldi	r27, 0x00	; 0
    1d48:	e5 e3       	ldi	r30, 0x35	; 53
    1d4a:	f0 e0       	ldi	r31, 0x00	; 0
    1d4c:	80 81       	ld	r24, Z
    1d4e:	80 95       	com	r24
    1d50:	8c 93       	st	X, r24
    1d52:	07 c0       	rjmp	.+14     	; 0x1d62 <DIO_VOidTogglePortValue+0x8a>
		break;
		case DIO_PORTD :
			TOGGLE_REG(PORTD);
    1d54:	a2 e3       	ldi	r26, 0x32	; 50
    1d56:	b0 e0       	ldi	r27, 0x00	; 0
    1d58:	e2 e3       	ldi	r30, 0x32	; 50
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	80 95       	com	r24
    1d60:	8c 93       	st	X, r24
			//do no thing
			break;

	}

}
    1d62:	0f 90       	pop	r0
    1d64:	0f 90       	pop	r0
    1d66:	0f 90       	pop	r0
    1d68:	cf 91       	pop	r28
    1d6a:	df 91       	pop	r29
    1d6c:	08 95       	ret

00001d6e <DIO_VoidSetSpacificvalue>:
void DIO_VoidSetSpacificvalue(u8 Copy_U8PortName , u8 Copy_U8Value)
{
    1d6e:	df 93       	push	r29
    1d70:	cf 93       	push	r28
    1d72:	00 d0       	rcall	.+0      	; 0x1d74 <DIO_VoidSetSpacificvalue+0x6>
    1d74:	00 d0       	rcall	.+0      	; 0x1d76 <DIO_VoidSetSpacificvalue+0x8>
    1d76:	cd b7       	in	r28, 0x3d	; 61
    1d78:	de b7       	in	r29, 0x3e	; 62
    1d7a:	89 83       	std	Y+1, r24	; 0x01
    1d7c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_U8PortName)
    1d7e:	89 81       	ldd	r24, Y+1	; 0x01
    1d80:	28 2f       	mov	r18, r24
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	3c 83       	std	Y+4, r19	; 0x04
    1d86:	2b 83       	std	Y+3, r18	; 0x03
    1d88:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1d8c:	81 30       	cpi	r24, 0x01	; 1
    1d8e:	91 05       	cpc	r25, r1
    1d90:	d1 f0       	breq	.+52     	; 0x1dc6 <DIO_VoidSetSpacificvalue+0x58>
    1d92:	2b 81       	ldd	r18, Y+3	; 0x03
    1d94:	3c 81       	ldd	r19, Y+4	; 0x04
    1d96:	22 30       	cpi	r18, 0x02	; 2
    1d98:	31 05       	cpc	r19, r1
    1d9a:	2c f4       	brge	.+10     	; 0x1da6 <DIO_VoidSetSpacificvalue+0x38>
    1d9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9e:	9c 81       	ldd	r25, Y+4	; 0x04
    1da0:	00 97       	sbiw	r24, 0x00	; 0
    1da2:	61 f0       	breq	.+24     	; 0x1dbc <DIO_VoidSetSpacificvalue+0x4e>
    1da4:	1e c0       	rjmp	.+60     	; 0x1de2 <DIO_VoidSetSpacificvalue+0x74>
    1da6:	2b 81       	ldd	r18, Y+3	; 0x03
    1da8:	3c 81       	ldd	r19, Y+4	; 0x04
    1daa:	22 30       	cpi	r18, 0x02	; 2
    1dac:	31 05       	cpc	r19, r1
    1dae:	81 f0       	breq	.+32     	; 0x1dd0 <DIO_VoidSetSpacificvalue+0x62>
    1db0:	8b 81       	ldd	r24, Y+3	; 0x03
    1db2:	9c 81       	ldd	r25, Y+4	; 0x04
    1db4:	83 30       	cpi	r24, 0x03	; 3
    1db6:	91 05       	cpc	r25, r1
    1db8:	81 f0       	breq	.+32     	; 0x1dda <DIO_VoidSetSpacificvalue+0x6c>
    1dba:	13 c0       	rjmp	.+38     	; 0x1de2 <DIO_VoidSetSpacificvalue+0x74>
	{
		case DIO_PORTA :
			ASSIGN_REG(PORTA,Copy_U8Value);
    1dbc:	eb e3       	ldi	r30, 0x3B	; 59
    1dbe:	f0 e0       	ldi	r31, 0x00	; 0
    1dc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc2:	80 83       	st	Z, r24
    1dc4:	0e c0       	rjmp	.+28     	; 0x1de2 <DIO_VoidSetSpacificvalue+0x74>
		break;
		case DIO_PORTB :
			ASSIGN_REG(PORTB,Copy_U8Value);
    1dc6:	e8 e3       	ldi	r30, 0x38	; 56
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	8a 81       	ldd	r24, Y+2	; 0x02
    1dcc:	80 83       	st	Z, r24
    1dce:	09 c0       	rjmp	.+18     	; 0x1de2 <DIO_VoidSetSpacificvalue+0x74>
		break;
		case DIO_PORTC :
			ASSIGN_REG(PORTC,Copy_U8Value);
    1dd0:	e5 e3       	ldi	r30, 0x35	; 53
    1dd2:	f0 e0       	ldi	r31, 0x00	; 0
    1dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd6:	80 83       	st	Z, r24
    1dd8:	04 c0       	rjmp	.+8      	; 0x1de2 <DIO_VoidSetSpacificvalue+0x74>
		break;
		case DIO_PORTD :
			ASSIGN_REG(PORTD,Copy_U8Value);
    1dda:	e2 e3       	ldi	r30, 0x32	; 50
    1ddc:	f0 e0       	ldi	r31, 0x00	; 0
    1dde:	8a 81       	ldd	r24, Y+2	; 0x02
    1de0:	80 83       	st	Z, r24
			//do no thing
			break;

	}

}
    1de2:	0f 90       	pop	r0
    1de4:	0f 90       	pop	r0
    1de6:	0f 90       	pop	r0
    1de8:	0f 90       	pop	r0
    1dea:	cf 91       	pop	r28
    1dec:	df 91       	pop	r29
    1dee:	08 95       	ret

00001df0 <DIO_U8GetPortValue>:
u8 DIO_U8GetPortValue(u8 Copy_U8PortName )
{
    1df0:	df 93       	push	r29
    1df2:	cf 93       	push	r28
    1df4:	00 d0       	rcall	.+0      	; 0x1df6 <DIO_U8GetPortValue+0x6>
    1df6:	00 d0       	rcall	.+0      	; 0x1df8 <DIO_U8GetPortValue+0x8>
    1df8:	0f 92       	push	r0
    1dfa:	cd b7       	in	r28, 0x3d	; 61
    1dfc:	de b7       	in	r29, 0x3e	; 62
    1dfe:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_U8PortName)
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	28 2f       	mov	r18, r24
    1e04:	30 e0       	ldi	r19, 0x00	; 0
    1e06:	3c 83       	std	Y+4, r19	; 0x04
    1e08:	2b 83       	std	Y+3, r18	; 0x03
    1e0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e0c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e0e:	81 30       	cpi	r24, 0x01	; 1
    1e10:	91 05       	cpc	r25, r1
    1e12:	d1 f0       	breq	.+52     	; 0x1e48 <DIO_U8GetPortValue+0x58>
    1e14:	2b 81       	ldd	r18, Y+3	; 0x03
    1e16:	3c 81       	ldd	r19, Y+4	; 0x04
    1e18:	22 30       	cpi	r18, 0x02	; 2
    1e1a:	31 05       	cpc	r19, r1
    1e1c:	2c f4       	brge	.+10     	; 0x1e28 <DIO_U8GetPortValue+0x38>
    1e1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e20:	9c 81       	ldd	r25, Y+4	; 0x04
    1e22:	00 97       	sbiw	r24, 0x00	; 0
    1e24:	61 f0       	breq	.+24     	; 0x1e3e <DIO_U8GetPortValue+0x4e>
    1e26:	1f c0       	rjmp	.+62     	; 0x1e66 <DIO_U8GetPortValue+0x76>
    1e28:	2b 81       	ldd	r18, Y+3	; 0x03
    1e2a:	3c 81       	ldd	r19, Y+4	; 0x04
    1e2c:	22 30       	cpi	r18, 0x02	; 2
    1e2e:	31 05       	cpc	r19, r1
    1e30:	81 f0       	breq	.+32     	; 0x1e52 <DIO_U8GetPortValue+0x62>
    1e32:	8b 81       	ldd	r24, Y+3	; 0x03
    1e34:	9c 81       	ldd	r25, Y+4	; 0x04
    1e36:	83 30       	cpi	r24, 0x03	; 3
    1e38:	91 05       	cpc	r25, r1
    1e3a:	81 f0       	breq	.+32     	; 0x1e5c <DIO_U8GetPortValue+0x6c>
    1e3c:	14 c0       	rjmp	.+40     	; 0x1e66 <DIO_U8GetPortValue+0x76>
	{
		case DIO_PORTA :
			return PINA;
    1e3e:	e9 e3       	ldi	r30, 0x39	; 57
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	90 81       	ld	r25, Z
    1e44:	9a 83       	std	Y+2, r25	; 0x02
    1e46:	10 c0       	rjmp	.+32     	; 0x1e68 <DIO_U8GetPortValue+0x78>
		break;
		case DIO_PORTB :
			return PINB ;
    1e48:	e6 e3       	ldi	r30, 0x36	; 54
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	20 81       	ld	r18, Z
    1e4e:	2a 83       	std	Y+2, r18	; 0x02
    1e50:	0b c0       	rjmp	.+22     	; 0x1e68 <DIO_U8GetPortValue+0x78>
		break;
		case DIO_PORTC :
			return PINC;
    1e52:	e3 e3       	ldi	r30, 0x33	; 51
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	30 81       	ld	r19, Z
    1e58:	3a 83       	std	Y+2, r19	; 0x02
    1e5a:	06 c0       	rjmp	.+12     	; 0x1e68 <DIO_U8GetPortValue+0x78>
		break;
		case DIO_PORTD :
			return PIND;
    1e5c:	e0 e3       	ldi	r30, 0x30	; 48
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	80 81       	ld	r24, Z
    1e62:	8a 83       	std	Y+2, r24	; 0x02
    1e64:	01 c0       	rjmp	.+2      	; 0x1e68 <DIO_U8GetPortValue+0x78>
    1e66:	02 c0       	rjmp	.+4      	; 0x1e6c <DIO_U8GetPortValue+0x7c>
			//do no thing
			break;

	}

}
    1e68:	9a 81       	ldd	r25, Y+2	; 0x02
    1e6a:	9d 83       	std	Y+5, r25	; 0x05
    1e6c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e6e:	0f 90       	pop	r0
    1e70:	0f 90       	pop	r0
    1e72:	0f 90       	pop	r0
    1e74:	0f 90       	pop	r0
    1e76:	0f 90       	pop	r0
    1e78:	cf 91       	pop	r28
    1e7a:	df 91       	pop	r29
    1e7c:	08 95       	ret

00001e7e <DIO_VoidSetPortSpecificDirection>:
void DIO_VoidSetPortSpecificDirection(u8 Copy_U8PortName, u8 Copy_U8SpectificDirection)
{
    1e7e:	df 93       	push	r29
    1e80:	cf 93       	push	r28
    1e82:	00 d0       	rcall	.+0      	; 0x1e84 <DIO_VoidSetPortSpecificDirection+0x6>
    1e84:	00 d0       	rcall	.+0      	; 0x1e86 <DIO_VoidSetPortSpecificDirection+0x8>
    1e86:	cd b7       	in	r28, 0x3d	; 61
    1e88:	de b7       	in	r29, 0x3e	; 62
    1e8a:	89 83       	std	Y+1, r24	; 0x01
    1e8c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_U8PortName)
    1e8e:	89 81       	ldd	r24, Y+1	; 0x01
    1e90:	28 2f       	mov	r18, r24
    1e92:	30 e0       	ldi	r19, 0x00	; 0
    1e94:	3c 83       	std	Y+4, r19	; 0x04
    1e96:	2b 83       	std	Y+3, r18	; 0x03
    1e98:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e9c:	81 30       	cpi	r24, 0x01	; 1
    1e9e:	91 05       	cpc	r25, r1
    1ea0:	d1 f0       	breq	.+52     	; 0x1ed6 <DIO_VoidSetPortSpecificDirection+0x58>
    1ea2:	2b 81       	ldd	r18, Y+3	; 0x03
    1ea4:	3c 81       	ldd	r19, Y+4	; 0x04
    1ea6:	22 30       	cpi	r18, 0x02	; 2
    1ea8:	31 05       	cpc	r19, r1
    1eaa:	2c f4       	brge	.+10     	; 0x1eb6 <DIO_VoidSetPortSpecificDirection+0x38>
    1eac:	8b 81       	ldd	r24, Y+3	; 0x03
    1eae:	9c 81       	ldd	r25, Y+4	; 0x04
    1eb0:	00 97       	sbiw	r24, 0x00	; 0
    1eb2:	61 f0       	breq	.+24     	; 0x1ecc <DIO_VoidSetPortSpecificDirection+0x4e>
    1eb4:	1e c0       	rjmp	.+60     	; 0x1ef2 <DIO_VoidSetPortSpecificDirection+0x74>
    1eb6:	2b 81       	ldd	r18, Y+3	; 0x03
    1eb8:	3c 81       	ldd	r19, Y+4	; 0x04
    1eba:	22 30       	cpi	r18, 0x02	; 2
    1ebc:	31 05       	cpc	r19, r1
    1ebe:	81 f0       	breq	.+32     	; 0x1ee0 <DIO_VoidSetPortSpecificDirection+0x62>
    1ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ec4:	83 30       	cpi	r24, 0x03	; 3
    1ec6:	91 05       	cpc	r25, r1
    1ec8:	81 f0       	breq	.+32     	; 0x1eea <DIO_VoidSetPortSpecificDirection+0x6c>
    1eca:	13 c0       	rjmp	.+38     	; 0x1ef2 <DIO_VoidSetPortSpecificDirection+0x74>
	{
		case DIO_PORTA :
			ASSIGN_REG(DDRA,Copy_U8SpectificDirection);
    1ecc:	ea e3       	ldi	r30, 0x3A	; 58
    1ece:	f0 e0       	ldi	r31, 0x00	; 0
    1ed0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed2:	80 83       	st	Z, r24
    1ed4:	0e c0       	rjmp	.+28     	; 0x1ef2 <DIO_VoidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTB :
			ASSIGN_REG(DDRB,Copy_U8SpectificDirection);
    1ed6:	e7 e3       	ldi	r30, 0x37	; 55
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	8a 81       	ldd	r24, Y+2	; 0x02
    1edc:	80 83       	st	Z, r24
    1ede:	09 c0       	rjmp	.+18     	; 0x1ef2 <DIO_VoidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTC :
			ASSIGN_REG(DDRC,Copy_U8SpectificDirection);
    1ee0:	e4 e3       	ldi	r30, 0x34	; 52
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee6:	80 83       	st	Z, r24
    1ee8:	04 c0       	rjmp	.+8      	; 0x1ef2 <DIO_VoidSetPortSpecificDirection+0x74>
		break;
		case DIO_PORTD :
			ASSIGN_REG(DDRD,Copy_U8SpectificDirection);
    1eea:	e1 e3       	ldi	r30, 0x31	; 49
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef0:	80 83       	st	Z, r24
			//do no thing
			break;

	}

}
    1ef2:	0f 90       	pop	r0
    1ef4:	0f 90       	pop	r0
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <DIO_VoidTogglePinValu>:
void DIO_VoidTogglePinValu(u8 Copy_U8PortName ,u8 Copy_u8PinNumber ) 
{
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	00 d0       	rcall	.+0      	; 0x1f06 <DIO_VoidTogglePinValu+0x6>
    1f06:	00 d0       	rcall	.+0      	; 0x1f08 <DIO_VoidTogglePinValu+0x8>
    1f08:	cd b7       	in	r28, 0x3d	; 61
    1f0a:	de b7       	in	r29, 0x3e	; 62
    1f0c:	89 83       	std	Y+1, r24	; 0x01
    1f0e:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_U8PortName)
    1f10:	89 81       	ldd	r24, Y+1	; 0x01
    1f12:	28 2f       	mov	r18, r24
    1f14:	30 e0       	ldi	r19, 0x00	; 0
    1f16:	3c 83       	std	Y+4, r19	; 0x04
    1f18:	2b 83       	std	Y+3, r18	; 0x03
    1f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f1e:	81 30       	cpi	r24, 0x01	; 1
    1f20:	91 05       	cpc	r25, r1
    1f22:	49 f1       	breq	.+82     	; 0x1f76 <DIO_VoidTogglePinValu+0x76>
    1f24:	2b 81       	ldd	r18, Y+3	; 0x03
    1f26:	3c 81       	ldd	r19, Y+4	; 0x04
    1f28:	22 30       	cpi	r18, 0x02	; 2
    1f2a:	31 05       	cpc	r19, r1
    1f2c:	2c f4       	brge	.+10     	; 0x1f38 <DIO_VoidTogglePinValu+0x38>
    1f2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f30:	9c 81       	ldd	r25, Y+4	; 0x04
    1f32:	00 97       	sbiw	r24, 0x00	; 0
    1f34:	61 f0       	breq	.+24     	; 0x1f4e <DIO_VoidTogglePinValu+0x4e>
    1f36:	5a c0       	rjmp	.+180    	; 0x1fec <DIO_VoidTogglePinValu+0xec>
    1f38:	2b 81       	ldd	r18, Y+3	; 0x03
    1f3a:	3c 81       	ldd	r19, Y+4	; 0x04
    1f3c:	22 30       	cpi	r18, 0x02	; 2
    1f3e:	31 05       	cpc	r19, r1
    1f40:	71 f1       	breq	.+92     	; 0x1f9e <DIO_VoidTogglePinValu+0x9e>
    1f42:	8b 81       	ldd	r24, Y+3	; 0x03
    1f44:	9c 81       	ldd	r25, Y+4	; 0x04
    1f46:	83 30       	cpi	r24, 0x03	; 3
    1f48:	91 05       	cpc	r25, r1
    1f4a:	e9 f1       	breq	.+122    	; 0x1fc6 <DIO_VoidTogglePinValu+0xc6>
    1f4c:	4f c0       	rjmp	.+158    	; 0x1fec <DIO_VoidTogglePinValu+0xec>
	{
	case DIO_PORTA:
			TOGGLE_BIT(PORTA ,Copy_u8PinNumber);
    1f4e:	ab e3       	ldi	r26, 0x3B	; 59
    1f50:	b0 e0       	ldi	r27, 0x00	; 0
    1f52:	eb e3       	ldi	r30, 0x3B	; 59
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	80 81       	ld	r24, Z
    1f58:	48 2f       	mov	r20, r24
    1f5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f5c:	28 2f       	mov	r18, r24
    1f5e:	30 e0       	ldi	r19, 0x00	; 0
    1f60:	81 e0       	ldi	r24, 0x01	; 1
    1f62:	90 e0       	ldi	r25, 0x00	; 0
    1f64:	02 2e       	mov	r0, r18
    1f66:	02 c0       	rjmp	.+4      	; 0x1f6c <DIO_VoidTogglePinValu+0x6c>
    1f68:	88 0f       	add	r24, r24
    1f6a:	99 1f       	adc	r25, r25
    1f6c:	0a 94       	dec	r0
    1f6e:	e2 f7       	brpl	.-8      	; 0x1f68 <DIO_VoidTogglePinValu+0x68>
    1f70:	84 27       	eor	r24, r20
    1f72:	8c 93       	st	X, r24
    1f74:	3b c0       	rjmp	.+118    	; 0x1fec <DIO_VoidTogglePinValu+0xec>
		break;
		case DIO_PORTB:
			TOGGLE_BIT(PORTB ,Copy_u8PinNumber);
    1f76:	a8 e3       	ldi	r26, 0x38	; 56
    1f78:	b0 e0       	ldi	r27, 0x00	; 0
    1f7a:	e8 e3       	ldi	r30, 0x38	; 56
    1f7c:	f0 e0       	ldi	r31, 0x00	; 0
    1f7e:	80 81       	ld	r24, Z
    1f80:	48 2f       	mov	r20, r24
    1f82:	8a 81       	ldd	r24, Y+2	; 0x02
    1f84:	28 2f       	mov	r18, r24
    1f86:	30 e0       	ldi	r19, 0x00	; 0
    1f88:	81 e0       	ldi	r24, 0x01	; 1
    1f8a:	90 e0       	ldi	r25, 0x00	; 0
    1f8c:	02 2e       	mov	r0, r18
    1f8e:	02 c0       	rjmp	.+4      	; 0x1f94 <DIO_VoidTogglePinValu+0x94>
    1f90:	88 0f       	add	r24, r24
    1f92:	99 1f       	adc	r25, r25
    1f94:	0a 94       	dec	r0
    1f96:	e2 f7       	brpl	.-8      	; 0x1f90 <DIO_VoidTogglePinValu+0x90>
    1f98:	84 27       	eor	r24, r20
    1f9a:	8c 93       	st	X, r24
    1f9c:	27 c0       	rjmp	.+78     	; 0x1fec <DIO_VoidTogglePinValu+0xec>
		break;
		case DIO_PORTC:
			TOGGLE_BIT(PORTC ,Copy_u8PinNumber);
    1f9e:	a5 e3       	ldi	r26, 0x35	; 53
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	e5 e3       	ldi	r30, 0x35	; 53
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	48 2f       	mov	r20, r24
    1faa:	8a 81       	ldd	r24, Y+2	; 0x02
    1fac:	28 2f       	mov	r18, r24
    1fae:	30 e0       	ldi	r19, 0x00	; 0
    1fb0:	81 e0       	ldi	r24, 0x01	; 1
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	02 2e       	mov	r0, r18
    1fb6:	02 c0       	rjmp	.+4      	; 0x1fbc <DIO_VoidTogglePinValu+0xbc>
    1fb8:	88 0f       	add	r24, r24
    1fba:	99 1f       	adc	r25, r25
    1fbc:	0a 94       	dec	r0
    1fbe:	e2 f7       	brpl	.-8      	; 0x1fb8 <DIO_VoidTogglePinValu+0xb8>
    1fc0:	84 27       	eor	r24, r20
    1fc2:	8c 93       	st	X, r24
    1fc4:	13 c0       	rjmp	.+38     	; 0x1fec <DIO_VoidTogglePinValu+0xec>
		break;
		case DIO_PORTD:
			TOGGLE_BIT(PORTD ,Copy_u8PinNumber);
    1fc6:	a2 e3       	ldi	r26, 0x32	; 50
    1fc8:	b0 e0       	ldi	r27, 0x00	; 0
    1fca:	e2 e3       	ldi	r30, 0x32	; 50
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	48 2f       	mov	r20, r24
    1fd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd4:	28 2f       	mov	r18, r24
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	81 e0       	ldi	r24, 0x01	; 1
    1fda:	90 e0       	ldi	r25, 0x00	; 0
    1fdc:	02 2e       	mov	r0, r18
    1fde:	02 c0       	rjmp	.+4      	; 0x1fe4 <DIO_VoidTogglePinValu+0xe4>
    1fe0:	88 0f       	add	r24, r24
    1fe2:	99 1f       	adc	r25, r25
    1fe4:	0a 94       	dec	r0
    1fe6:	e2 f7       	brpl	.-8      	; 0x1fe0 <DIO_VoidTogglePinValu+0xe0>
    1fe8:	84 27       	eor	r24, r20
    1fea:	8c 93       	st	X, r24
		break;
	
	default:
		break;
	}
}
    1fec:	0f 90       	pop	r0
    1fee:	0f 90       	pop	r0
    1ff0:	0f 90       	pop	r0
    1ff2:	0f 90       	pop	r0
    1ff4:	cf 91       	pop	r28
    1ff6:	df 91       	pop	r29
    1ff8:	08 95       	ret

00001ffa <ADC_VoidInit>:

static void (*ADC_pvoidNotificationFunction)(void) = NULL;
volatile   u16  ADC_Digital_Value ;

void ADC_VoidInit(void)
{
    1ffa:	df 93       	push	r29
    1ffc:	cf 93       	push	r28
    1ffe:	cd b7       	in	r28, 0x3d	; 61
    2000:	de b7       	in	r29, 0x3e	; 62
    // ADC ENABLE BIT 
    #if ADC_ENABLE == ENABLE
        SET_BIT(ADCSRA,ADEN);
    2002:	a6 e2       	ldi	r26, 0x26	; 38
    2004:	b0 e0       	ldi	r27, 0x00	; 0
    2006:	e6 e2       	ldi	r30, 0x26	; 38
    2008:	f0 e0       	ldi	r31, 0x00	; 0
    200a:	80 81       	ld	r24, Z
    200c:	80 68       	ori	r24, 0x80	; 128
    200e:	8c 93       	st	X, r24
    #else
        #error "Error, ADC_ENABLE Configuration Error"
    #endif
    //ADC ENABLE FLAG 
    #if ADC_INTERRUPT_STATUS  ==  ENABLE
        SET_BIT(ADCSRA,ADIE);
    2010:	a6 e2       	ldi	r26, 0x26	; 38
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	e6 e2       	ldi	r30, 0x26	; 38
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	88 60       	ori	r24, 0x08	; 8
    201c:	8c 93       	st	X, r24
    #else
        #error "Error, ADC_INTERRUPT_ENABLE Configuration Error"
    #endif
    //
    #if ADC_AJUST_RESULT  ==    LEFT_ADJUST
        SET_BIT(ADMUX,ADLAR);
    201e:	a7 e2       	ldi	r26, 0x27	; 39
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	e7 e2       	ldi	r30, 0x27	; 39
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	80 62       	ori	r24, 0x20	; 32
    202a:	8c 93       	st	X, r24
    #else
        #error "Error, ADC_ADJUST Configuration Error"
    #endif


    ADMUX &= REFERENCE_SELECTION_MASK ;
    202c:	a7 e2       	ldi	r26, 0x27	; 39
    202e:	b0 e0       	ldi	r27, 0x00	; 0
    2030:	e7 e2       	ldi	r30, 0x27	; 39
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	80 81       	ld	r24, Z
    2036:	8f 73       	andi	r24, 0x3F	; 63
    2038:	8c 93       	st	X, r24
    ADMUX |= Reference_Selection ;
    203a:	a7 e2       	ldi	r26, 0x27	; 39
    203c:	b0 e0       	ldi	r27, 0x00	; 0
    203e:	e7 e2       	ldi	r30, 0x27	; 39
    2040:	f0 e0       	ldi	r31, 0x00	; 0
    2042:	80 81       	ld	r24, Z
    2044:	8c 93       	st	X, r24

    ADCSRA &= PRESCALER_SELECTION_MASK ;
    2046:	a6 e2       	ldi	r26, 0x26	; 38
    2048:	b0 e0       	ldi	r27, 0x00	; 0
    204a:	e6 e2       	ldi	r30, 0x26	; 38
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	80 81       	ld	r24, Z
    2050:	88 7f       	andi	r24, 0xF8	; 248
    2052:	8c 93       	st	X, r24
    ADCSRA |=  PRESCALER_SELECTION ;
    2054:	a6 e2       	ldi	r26, 0x26	; 38
    2056:	b0 e0       	ldi	r27, 0x00	; 0
    2058:	e6 e2       	ldi	r30, 0x26	; 38
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	80 81       	ld	r24, Z
    205e:	82 60       	ori	r24, 0x02	; 2
    2060:	8c 93       	st	X, r24

}
    2062:	cf 91       	pop	r28
    2064:	df 91       	pop	r29
    2066:	08 95       	ret

00002068 <ADC_VoidInterruptControl>:
 void ADC_VoidInterruptControl(u8 Copy_InterruptStatus)
 {
    2068:	df 93       	push	r29
    206a:	cf 93       	push	r28
    206c:	00 d0       	rcall	.+0      	; 0x206e <ADC_VoidInterruptControl+0x6>
    206e:	0f 92       	push	r0
    2070:	cd b7       	in	r28, 0x3d	; 61
    2072:	de b7       	in	r29, 0x3e	; 62
    2074:	89 83       	std	Y+1, r24	; 0x01
    switch (Copy_InterruptStatus)
    2076:	89 81       	ldd	r24, Y+1	; 0x01
    2078:	28 2f       	mov	r18, r24
    207a:	30 e0       	ldi	r19, 0x00	; 0
    207c:	3b 83       	std	Y+3, r19	; 0x03
    207e:	2a 83       	std	Y+2, r18	; 0x02
    2080:	8a 81       	ldd	r24, Y+2	; 0x02
    2082:	9b 81       	ldd	r25, Y+3	; 0x03
    2084:	00 97       	sbiw	r24, 0x00	; 0
    2086:	31 f0       	breq	.+12     	; 0x2094 <ADC_VoidInterruptControl+0x2c>
    2088:	2a 81       	ldd	r18, Y+2	; 0x02
    208a:	3b 81       	ldd	r19, Y+3	; 0x03
    208c:	21 30       	cpi	r18, 0x01	; 1
    208e:	31 05       	cpc	r19, r1
    2090:	49 f0       	breq	.+18     	; 0x20a4 <ADC_VoidInterruptControl+0x3c>
    2092:	0f c0       	rjmp	.+30     	; 0x20b2 <ADC_VoidInterruptControl+0x4a>
    {
    case DISABLE :
            CLEAR_BIT(ADCSRA,ADIE);
    2094:	a6 e2       	ldi	r26, 0x26	; 38
    2096:	b0 e0       	ldi	r27, 0x00	; 0
    2098:	e6 e2       	ldi	r30, 0x26	; 38
    209a:	f0 e0       	ldi	r31, 0x00	; 0
    209c:	80 81       	ld	r24, Z
    209e:	87 7f       	andi	r24, 0xF7	; 247
    20a0:	8c 93       	st	X, r24
    20a2:	07 c0       	rjmp	.+14     	; 0x20b2 <ADC_VoidInterruptControl+0x4a>
        break;
    case ENABLE :
        CLEAR_BIT(ADCSRA,ADIE);
    20a4:	a6 e2       	ldi	r26, 0x26	; 38
    20a6:	b0 e0       	ldi	r27, 0x00	; 0
    20a8:	e6 e2       	ldi	r30, 0x26	; 38
    20aa:	f0 e0       	ldi	r31, 0x00	; 0
    20ac:	80 81       	ld	r24, Z
    20ae:	87 7f       	andi	r24, 0xF7	; 247
    20b0:	8c 93       	st	X, r24
        break ;
    default:
        break;
    }
 }
    20b2:	0f 90       	pop	r0
    20b4:	0f 90       	pop	r0
    20b6:	0f 90       	pop	r0
    20b8:	cf 91       	pop	r28
    20ba:	df 91       	pop	r29
    20bc:	08 95       	ret

000020be <ADC_U8StartConversionSynchronous>:

 u8 ADC_U8StartConversionSynchronous(u8 Copy_U8ChannelNumber)
 {
    20be:	df 93       	push	r29
    20c0:	cf 93       	push	r28
    20c2:	00 d0       	rcall	.+0      	; 0x20c4 <ADC_U8StartConversionSynchronous+0x6>
    20c4:	cd b7       	in	r28, 0x3d	; 61
    20c6:	de b7       	in	r29, 0x3e	; 62
    20c8:	8a 83       	std	Y+2, r24	; 0x02
    // VARIABLE TO STORE THE DIGITAL DATA FROM ADC
    u8 Local_U8DigitalValue ;
    //SELECT THE CHANNEL FOR DOING CONVERSION 
    ADMUX &= CHANEL_SELECTION_MASK ;
    20ca:	a7 e2       	ldi	r26, 0x27	; 39
    20cc:	b0 e0       	ldi	r27, 0x00	; 0
    20ce:	e7 e2       	ldi	r30, 0x27	; 39
    20d0:	f0 e0       	ldi	r31, 0x00	; 0
    20d2:	80 81       	ld	r24, Z
    20d4:	80 7e       	andi	r24, 0xE0	; 224
    20d6:	8c 93       	st	X, r24
    ADMUX |= Copy_U8ChannelNumber ;
    20d8:	a7 e2       	ldi	r26, 0x27	; 39
    20da:	b0 e0       	ldi	r27, 0x00	; 0
    20dc:	e7 e2       	ldi	r30, 0x27	; 39
    20de:	f0 e0       	ldi	r31, 0x00	; 0
    20e0:	90 81       	ld	r25, Z
    20e2:	8a 81       	ldd	r24, Y+2	; 0x02
    20e4:	89 2b       	or	r24, r25
    20e6:	8c 93       	st	X, r24
    //START THE CONVERSION
    SET_BIT(ADCSRA , ADSC);
    20e8:	a6 e2       	ldi	r26, 0x26	; 38
    20ea:	b0 e0       	ldi	r27, 0x00	; 0
    20ec:	e6 e2       	ldi	r30, 0x26	; 38
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	80 81       	ld	r24, Z
    20f2:	80 64       	ori	r24, 0x40	; 64
    20f4:	8c 93       	st	X, r24
    //POLLING UNTILL CONVERSION END , PROCESSOR STOP UNTILL CONVERSION END 
    while(GET_BIT(ADCSRA,ADIF) == FALSE);
    20f6:	e6 e2       	ldi	r30, 0x26	; 38
    20f8:	f0 e0       	ldi	r31, 0x00	; 0
    20fa:	80 81       	ld	r24, Z
    20fc:	82 95       	swap	r24
    20fe:	8f 70       	andi	r24, 0x0F	; 15
    2100:	88 2f       	mov	r24, r24
    2102:	90 e0       	ldi	r25, 0x00	; 0
    2104:	81 70       	andi	r24, 0x01	; 1
    2106:	90 70       	andi	r25, 0x00	; 0
    2108:	00 97       	sbiw	r24, 0x00	; 0
    210a:	a9 f3       	breq	.-22     	; 0x20f6 <ADC_U8StartConversionSynchronous+0x38>
    //RESET THE ADC FLAG AFTER CONVERSION DONE
    SET_BIT(ADCSRA,ADIF);
    210c:	a6 e2       	ldi	r26, 0x26	; 38
    210e:	b0 e0       	ldi	r27, 0x00	; 0
    2110:	e6 e2       	ldi	r30, 0x26	; 38
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	80 81       	ld	r24, Z
    2116:	80 61       	ori	r24, 0x10	; 16
    2118:	8c 93       	st	X, r24
    //TO READ VALUE FORM HIG REGISTER OR LOW
    #if ADC_AJUST_RESULT  ==    LEFT_ADJUST
        Local_U8DigitalValue = ADCH ;
    211a:	e5 e2       	ldi	r30, 0x25	; 37
    211c:	f0 e0       	ldi	r31, 0x00	; 0
    211e:	80 81       	ld	r24, Z
    2120:	89 83       	std	Y+1, r24	; 0x01
    #elif ADC_AJUST_RESULT  ==    RIGHT_ADJUST  
        Local_U8DigitalValue = ADCL;
    #endif
    //RETURN THE DIGITAL VALUE FROM ADC 
    return Local_U8DigitalValue ;
    2122:	89 81       	ldd	r24, Y+1	; 0x01

 }
    2124:	0f 90       	pop	r0
    2126:	0f 90       	pop	r0
    2128:	cf 91       	pop	r28
    212a:	df 91       	pop	r29
    212c:	08 95       	ret

0000212e <ADC_U8StartConversionAsynchronous>:
 void ADC_U8StartConversionAsynchronous(u8 Copy_U8ChannelNumber  ,  void (* Notification ) (void))
 {
    212e:	df 93       	push	r29
    2130:	cf 93       	push	r28
    2132:	00 d0       	rcall	.+0      	; 0x2134 <ADC_U8StartConversionAsynchronous+0x6>
    2134:	0f 92       	push	r0
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	89 83       	std	Y+1, r24	; 0x01
    213c:	7b 83       	std	Y+3, r23	; 0x03
    213e:	6a 83       	std	Y+2, r22	; 0x02
    //set channel 
    ADMUX &= CHANEL_SELECTION_MASK ;
    2140:	a7 e2       	ldi	r26, 0x27	; 39
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	e7 e2       	ldi	r30, 0x27	; 39
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	80 81       	ld	r24, Z
    214a:	80 7e       	andi	r24, 0xE0	; 224
    214c:	8c 93       	st	X, r24
    ADMUX |= Copy_U8ChannelNumber ;
    214e:	a7 e2       	ldi	r26, 0x27	; 39
    2150:	b0 e0       	ldi	r27, 0x00	; 0
    2152:	e7 e2       	ldi	r30, 0x27	; 39
    2154:	f0 e0       	ldi	r31, 0x00	; 0
    2156:	90 81       	ld	r25, Z
    2158:	89 81       	ldd	r24, Y+1	; 0x01
    215a:	89 2b       	or	r24, r25
    215c:	8c 93       	st	X, r24

    ADC_pvoidNotificationFunction = Notification;
    215e:	8a 81       	ldd	r24, Y+2	; 0x02
    2160:	9b 81       	ldd	r25, Y+3	; 0x03
    2162:	90 93 a5 00 	sts	0x00A5, r25
    2166:	80 93 a4 00 	sts	0x00A4, r24

    SET_BIT(ADCSRA , ADSC);
    216a:	a6 e2       	ldi	r26, 0x26	; 38
    216c:	b0 e0       	ldi	r27, 0x00	; 0
    216e:	e6 e2       	ldi	r30, 0x26	; 38
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	80 81       	ld	r24, Z
    2174:	80 64       	ori	r24, 0x40	; 64
    2176:	8c 93       	st	X, r24

 }
    2178:	0f 90       	pop	r0
    217a:	0f 90       	pop	r0
    217c:	0f 90       	pop	r0
    217e:	cf 91       	pop	r28
    2180:	df 91       	pop	r29
    2182:	08 95       	ret

00002184 <__vector_16>:
 void __vector_16 (void)  __attribute__ ((signal));
 void __vector_16 (void)
{
    2184:	1f 92       	push	r1
    2186:	0f 92       	push	r0
    2188:	0f b6       	in	r0, 0x3f	; 63
    218a:	0f 92       	push	r0
    218c:	11 24       	eor	r1, r1
    218e:	2f 93       	push	r18
    2190:	3f 93       	push	r19
    2192:	4f 93       	push	r20
    2194:	5f 93       	push	r21
    2196:	6f 93       	push	r22
    2198:	7f 93       	push	r23
    219a:	8f 93       	push	r24
    219c:	9f 93       	push	r25
    219e:	af 93       	push	r26
    21a0:	bf 93       	push	r27
    21a2:	ef 93       	push	r30
    21a4:	ff 93       	push	r31
    21a6:	df 93       	push	r29
    21a8:	cf 93       	push	r28
    21aa:	cd b7       	in	r28, 0x3d	; 61
    21ac:	de b7       	in	r29, 0x3e	; 62
     ADC_VoidInterruptControl(DISABLE);
    21ae:	80 e0       	ldi	r24, 0x00	; 0
    21b0:	0e 94 34 10 	call	0x2068	; 0x2068 <ADC_VoidInterruptControl>
    ADC_Digital_Value = ADCH;
    21b4:	e5 e2       	ldi	r30, 0x25	; 37
    21b6:	f0 e0       	ldi	r31, 0x00	; 0
    21b8:	80 81       	ld	r24, Z
    21ba:	88 2f       	mov	r24, r24
    21bc:	90 e0       	ldi	r25, 0x00	; 0
    21be:	90 93 ac 00 	sts	0x00AC, r25
    21c2:	80 93 ab 00 	sts	0x00AB, r24
    if(ADC_pvoidNotificationFunction != NULL)
    21c6:	80 91 a4 00 	lds	r24, 0x00A4
    21ca:	90 91 a5 00 	lds	r25, 0x00A5
    21ce:	00 97       	sbiw	r24, 0x00	; 0
    21d0:	29 f0       	breq	.+10     	; 0x21dc <__vector_16+0x58>
    {
        ADC_pvoidNotificationFunction();
    21d2:	e0 91 a4 00 	lds	r30, 0x00A4
    21d6:	f0 91 a5 00 	lds	r31, 0x00A5
    21da:	09 95       	icall
    }
    else
    {
        /* Do Nothing*/
    }
    ADC_VoidInterruptControl(ENABLE);
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	0e 94 34 10 	call	0x2068	; 0x2068 <ADC_VoidInterruptControl>
                    
                    #endif

    #endif
    */
}
    21e2:	cf 91       	pop	r28
    21e4:	df 91       	pop	r29
    21e6:	ff 91       	pop	r31
    21e8:	ef 91       	pop	r30
    21ea:	bf 91       	pop	r27
    21ec:	af 91       	pop	r26
    21ee:	9f 91       	pop	r25
    21f0:	8f 91       	pop	r24
    21f2:	7f 91       	pop	r23
    21f4:	6f 91       	pop	r22
    21f6:	5f 91       	pop	r21
    21f8:	4f 91       	pop	r20
    21fa:	3f 91       	pop	r19
    21fc:	2f 91       	pop	r18
    21fe:	0f 90       	pop	r0
    2200:	0f be       	out	0x3f, r0	; 63
    2202:	0f 90       	pop	r0
    2204:	1f 90       	pop	r1
    2206:	18 95       	reti

00002208 <LED_VoidInit>:
#include "LED_interface.h"
#include "LED_private.h"
#include "LED_config.h"

void LED_VoidInit(led_t * ledobj)
{
    2208:	df 93       	push	r29
    220a:	cf 93       	push	r28
    220c:	00 d0       	rcall	.+0      	; 0x220e <LED_VoidInit+0x6>
    220e:	cd b7       	in	r28, 0x3d	; 61
    2210:	de b7       	in	r29, 0x3e	; 62
    2212:	9a 83       	std	Y+2, r25	; 0x02
    2214:	89 83       	std	Y+1, r24	; 0x01
    DIO_voidSetPinDirection(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin,OUTPUT);
    2216:	e9 81       	ldd	r30, Y+1	; 0x01
    2218:	fa 81       	ldd	r31, Y+2	; 0x02
    221a:	80 81       	ld	r24, Z
    221c:	e9 81       	ldd	r30, Y+1	; 0x01
    221e:	fa 81       	ldd	r31, Y+2	; 0x02
    2220:	91 81       	ldd	r25, Z+1	; 0x01
    2222:	69 2f       	mov	r22, r25
    2224:	41 e0       	ldi	r20, 0x01	; 1
    2226:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
}
    222a:	0f 90       	pop	r0
    222c:	0f 90       	pop	r0
    222e:	cf 91       	pop	r28
    2230:	df 91       	pop	r29
    2232:	08 95       	ret

00002234 <LED_VoidTurnOn>:
void LED_VoidTurnOn(led_t * ledobj)
{
    2234:	df 93       	push	r29
    2236:	cf 93       	push	r28
    2238:	00 d0       	rcall	.+0      	; 0x223a <LED_VoidTurnOn+0x6>
    223a:	cd b7       	in	r28, 0x3d	; 61
    223c:	de b7       	in	r29, 0x3e	; 62
    223e:	9a 83       	std	Y+2, r25	; 0x02
    2240:	89 83       	std	Y+1, r24	; 0x01
    DIO_VoidSetPinValue(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin,HIGH);
    2242:	e9 81       	ldd	r30, Y+1	; 0x01
    2244:	fa 81       	ldd	r31, Y+2	; 0x02
    2246:	80 81       	ld	r24, Z
    2248:	e9 81       	ldd	r30, Y+1	; 0x01
    224a:	fa 81       	ldd	r31, Y+2	; 0x02
    224c:	91 81       	ldd	r25, Z+1	; 0x01
    224e:	69 2f       	mov	r22, r25
    2250:	41 e0       	ldi	r20, 0x01	; 1
    2252:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
}
    2256:	0f 90       	pop	r0
    2258:	0f 90       	pop	r0
    225a:	cf 91       	pop	r28
    225c:	df 91       	pop	r29
    225e:	08 95       	ret

00002260 <LED_VoidTurnOff>:
void LED_VoidTurnOff(led_t * ledobj)
{
    2260:	df 93       	push	r29
    2262:	cf 93       	push	r28
    2264:	00 d0       	rcall	.+0      	; 0x2266 <LED_VoidTurnOff+0x6>
    2266:	cd b7       	in	r28, 0x3d	; 61
    2268:	de b7       	in	r29, 0x3e	; 62
    226a:	9a 83       	std	Y+2, r25	; 0x02
    226c:	89 83       	std	Y+1, r24	; 0x01
    DIO_VoidSetPinValue(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin,LOW);
    226e:	e9 81       	ldd	r30, Y+1	; 0x01
    2270:	fa 81       	ldd	r31, Y+2	; 0x02
    2272:	80 81       	ld	r24, Z
    2274:	e9 81       	ldd	r30, Y+1	; 0x01
    2276:	fa 81       	ldd	r31, Y+2	; 0x02
    2278:	91 81       	ldd	r25, Z+1	; 0x01
    227a:	69 2f       	mov	r22, r25
    227c:	40 e0       	ldi	r20, 0x00	; 0
    227e:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
}
    2282:	0f 90       	pop	r0
    2284:	0f 90       	pop	r0
    2286:	cf 91       	pop	r28
    2288:	df 91       	pop	r29
    228a:	08 95       	ret

0000228c <LED_VoidToggleLed>:
void LED_VoidToggleLed(led_t * ledobj)
{
    228c:	df 93       	push	r29
    228e:	cf 93       	push	r28
    2290:	00 d0       	rcall	.+0      	; 0x2292 <LED_VoidToggleLed+0x6>
    2292:	cd b7       	in	r28, 0x3d	; 61
    2294:	de b7       	in	r29, 0x3e	; 62
    2296:	9a 83       	std	Y+2, r25	; 0x02
    2298:	89 83       	std	Y+1, r24	; 0x01
    DIO_VoidTogglePinValu(ledobj->Copy_U8led_Port,ledobj->Copy_U8Led_Pin);
    229a:	e9 81       	ldd	r30, Y+1	; 0x01
    229c:	fa 81       	ldd	r31, Y+2	; 0x02
    229e:	80 81       	ld	r24, Z
    22a0:	e9 81       	ldd	r30, Y+1	; 0x01
    22a2:	fa 81       	ldd	r31, Y+2	; 0x02
    22a4:	91 81       	ldd	r25, Z+1	; 0x01
    22a6:	69 2f       	mov	r22, r25
    22a8:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <DIO_VoidTogglePinValu>
}
    22ac:	0f 90       	pop	r0
    22ae:	0f 90       	pop	r0
    22b0:	cf 91       	pop	r28
    22b2:	df 91       	pop	r29
    22b4:	08 95       	ret

000022b6 <LCD_voidInit>:
#include "LCD_private.h"
#include "LCD_config.h"


void LCD_voidInit(void)
{
    22b6:	df 93       	push	r29
    22b8:	cf 93       	push	r28
    22ba:	cd b7       	in	r28, 0x3d	; 61
    22bc:	de b7       	in	r29, 0x3e	; 62
    22be:	2e 97       	sbiw	r28, 0x0e	; 14
    22c0:	0f b6       	in	r0, 0x3f	; 63
    22c2:	f8 94       	cli
    22c4:	de bf       	out	0x3e, r29	; 62
    22c6:	0f be       	out	0x3f, r0	; 63
    22c8:	cd bf       	out	0x3d, r28	; 61

#if(LCD_MODE == EIGHT_BIT_MODE)
    //Initialize Data Port
    DIO_VoidSetPortDirection(LCD_DATA_PORT, OUTPUT);
    22ca:	82 e0       	ldi	r24, 0x02	; 2
    22cc:	61 e0       	ldi	r22, 0x01	; 1
    22ce:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <DIO_VoidSetPortDirection>
    //Initialize Control Pins
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, RS, OUTPUT);
    22d2:	83 e0       	ldi	r24, 0x03	; 3
    22d4:	60 e0       	ldi	r22, 0x00	; 0
    22d6:	41 e0       	ldi	r20, 0x01	; 1
    22d8:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, RW, OUTPUT);
    22dc:	83 e0       	ldi	r24, 0x03	; 3
    22de:	61 e0       	ldi	r22, 0x01	; 1
    22e0:	41 e0       	ldi	r20, 0x01	; 1
    22e2:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT, EN, OUTPUT);
    22e6:	83 e0       	ldi	r24, 0x03	; 3
    22e8:	62 e0       	ldi	r22, 0x02	; 2
    22ea:	41 e0       	ldi	r20, 0x01	; 1
    22ec:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    22f0:	80 e0       	ldi	r24, 0x00	; 0
    22f2:	90 e0       	ldi	r25, 0x00	; 0
    22f4:	a8 e4       	ldi	r26, 0x48	; 72
    22f6:	b2 e4       	ldi	r27, 0x42	; 66
    22f8:	8b 87       	std	Y+11, r24	; 0x0b
    22fa:	9c 87       	std	Y+12, r25	; 0x0c
    22fc:	ad 87       	std	Y+13, r26	; 0x0d
    22fe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2300:	6b 85       	ldd	r22, Y+11	; 0x0b
    2302:	7c 85       	ldd	r23, Y+12	; 0x0c
    2304:	8d 85       	ldd	r24, Y+13	; 0x0d
    2306:	9e 85       	ldd	r25, Y+14	; 0x0e
    2308:	20 e0       	ldi	r18, 0x00	; 0
    230a:	30 e0       	ldi	r19, 0x00	; 0
    230c:	4a ef       	ldi	r20, 0xFA	; 250
    230e:	54 e4       	ldi	r21, 0x44	; 68
    2310:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2314:	dc 01       	movw	r26, r24
    2316:	cb 01       	movw	r24, r22
    2318:	8f 83       	std	Y+7, r24	; 0x07
    231a:	98 87       	std	Y+8, r25	; 0x08
    231c:	a9 87       	std	Y+9, r26	; 0x09
    231e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2320:	6f 81       	ldd	r22, Y+7	; 0x07
    2322:	78 85       	ldd	r23, Y+8	; 0x08
    2324:	89 85       	ldd	r24, Y+9	; 0x09
    2326:	9a 85       	ldd	r25, Y+10	; 0x0a
    2328:	20 e0       	ldi	r18, 0x00	; 0
    232a:	30 e0       	ldi	r19, 0x00	; 0
    232c:	40 e8       	ldi	r20, 0x80	; 128
    232e:	5f e3       	ldi	r21, 0x3F	; 63
    2330:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2334:	88 23       	and	r24, r24
    2336:	2c f4       	brge	.+10     	; 0x2342 <LCD_voidInit+0x8c>
		__ticks = 1;
    2338:	81 e0       	ldi	r24, 0x01	; 1
    233a:	90 e0       	ldi	r25, 0x00	; 0
    233c:	9e 83       	std	Y+6, r25	; 0x06
    233e:	8d 83       	std	Y+5, r24	; 0x05
    2340:	3f c0       	rjmp	.+126    	; 0x23c0 <LCD_voidInit+0x10a>
	else if (__tmp > 65535)
    2342:	6f 81       	ldd	r22, Y+7	; 0x07
    2344:	78 85       	ldd	r23, Y+8	; 0x08
    2346:	89 85       	ldd	r24, Y+9	; 0x09
    2348:	9a 85       	ldd	r25, Y+10	; 0x0a
    234a:	20 e0       	ldi	r18, 0x00	; 0
    234c:	3f ef       	ldi	r19, 0xFF	; 255
    234e:	4f e7       	ldi	r20, 0x7F	; 127
    2350:	57 e4       	ldi	r21, 0x47	; 71
    2352:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2356:	18 16       	cp	r1, r24
    2358:	4c f5       	brge	.+82     	; 0x23ac <LCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    235a:	6b 85       	ldd	r22, Y+11	; 0x0b
    235c:	7c 85       	ldd	r23, Y+12	; 0x0c
    235e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2360:	9e 85       	ldd	r25, Y+14	; 0x0e
    2362:	20 e0       	ldi	r18, 0x00	; 0
    2364:	30 e0       	ldi	r19, 0x00	; 0
    2366:	40 e2       	ldi	r20, 0x20	; 32
    2368:	51 e4       	ldi	r21, 0x41	; 65
    236a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    236e:	dc 01       	movw	r26, r24
    2370:	cb 01       	movw	r24, r22
    2372:	bc 01       	movw	r22, r24
    2374:	cd 01       	movw	r24, r26
    2376:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    237a:	dc 01       	movw	r26, r24
    237c:	cb 01       	movw	r24, r22
    237e:	9e 83       	std	Y+6, r25	; 0x06
    2380:	8d 83       	std	Y+5, r24	; 0x05
    2382:	0f c0       	rjmp	.+30     	; 0x23a2 <LCD_voidInit+0xec>
    2384:	88 ec       	ldi	r24, 0xC8	; 200
    2386:	90 e0       	ldi	r25, 0x00	; 0
    2388:	9c 83       	std	Y+4, r25	; 0x04
    238a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    238c:	8b 81       	ldd	r24, Y+3	; 0x03
    238e:	9c 81       	ldd	r25, Y+4	; 0x04
    2390:	01 97       	sbiw	r24, 0x01	; 1
    2392:	f1 f7       	brne	.-4      	; 0x2390 <LCD_voidInit+0xda>
    2394:	9c 83       	std	Y+4, r25	; 0x04
    2396:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2398:	8d 81       	ldd	r24, Y+5	; 0x05
    239a:	9e 81       	ldd	r25, Y+6	; 0x06
    239c:	01 97       	sbiw	r24, 0x01	; 1
    239e:	9e 83       	std	Y+6, r25	; 0x06
    23a0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23a2:	8d 81       	ldd	r24, Y+5	; 0x05
    23a4:	9e 81       	ldd	r25, Y+6	; 0x06
    23a6:	00 97       	sbiw	r24, 0x00	; 0
    23a8:	69 f7       	brne	.-38     	; 0x2384 <LCD_voidInit+0xce>
    23aa:	14 c0       	rjmp	.+40     	; 0x23d4 <LCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23ac:	6f 81       	ldd	r22, Y+7	; 0x07
    23ae:	78 85       	ldd	r23, Y+8	; 0x08
    23b0:	89 85       	ldd	r24, Y+9	; 0x09
    23b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    23b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23b8:	dc 01       	movw	r26, r24
    23ba:	cb 01       	movw	r24, r22
    23bc:	9e 83       	std	Y+6, r25	; 0x06
    23be:	8d 83       	std	Y+5, r24	; 0x05
    23c0:	8d 81       	ldd	r24, Y+5	; 0x05
    23c2:	9e 81       	ldd	r25, Y+6	; 0x06
    23c4:	9a 83       	std	Y+2, r25	; 0x02
    23c6:	89 83       	std	Y+1, r24	; 0x01
    23c8:	89 81       	ldd	r24, Y+1	; 0x01
    23ca:	9a 81       	ldd	r25, Y+2	; 0x02
    23cc:	01 97       	sbiw	r24, 0x01	; 1
    23ce:	f1 f7       	brne	.-4      	; 0x23cc <LCD_voidInit+0x116>
    23d0:	9a 83       	std	Y+2, r25	; 0x02
    23d2:	89 83       	std	Y+1, r24	; 0x01

    //wait for more than 30ms
    _delay_ms(50);

    //Send Function Set Command
    LCD_voidSendCommand(FUNCTION_SET_CMD);
    23d4:	8c e3       	ldi	r24, 0x3C	; 60
    23d6:	0e 94 9f 12 	call	0x253e	; 0x253e <LCD_voidSendCommand>
    //wait for 1ms
    //Send Display ON/ OFF Control Command
    LCD_voidSendCommand(FUNCTION_ON_OFF_CMD);
    23da:	8c e0       	ldi	r24, 0x0C	; 12
    23dc:	0e 94 9f 12 	call	0x253e	; 0x253e <LCD_voidSendCommand>

    //Send Clear Command
    LCD_voidSendCommand(DISPLAY_CLEAR_CMD);
    23e0:	81 e0       	ldi	r24, 0x01	; 1
    23e2:	0e 94 9f 12 	call	0x253e	; 0x253e <LCD_voidSendCommand>




#endif
}
    23e6:	2e 96       	adiw	r28, 0x0e	; 14
    23e8:	0f b6       	in	r0, 0x3f	; 63
    23ea:	f8 94       	cli
    23ec:	de bf       	out	0x3e, r29	; 62
    23ee:	0f be       	out	0x3f, r0	; 63
    23f0:	cd bf       	out	0x3d, r28	; 61
    23f2:	cf 91       	pop	r28
    23f4:	df 91       	pop	r29
    23f6:	08 95       	ret

000023f8 <LCD_voidSendData>:


void LCD_voidSendData(u8 Copy_u8Data)
{
    23f8:	df 93       	push	r29
    23fa:	cf 93       	push	r28
    23fc:	cd b7       	in	r28, 0x3d	; 61
    23fe:	de b7       	in	r29, 0x3e	; 62
    2400:	2f 97       	sbiw	r28, 0x0f	; 15
    2402:	0f b6       	in	r0, 0x3f	; 63
    2404:	f8 94       	cli
    2406:	de bf       	out	0x3e, r29	; 62
    2408:	0f be       	out	0x3f, r0	; 63
    240a:	cd bf       	out	0x3d, r28	; 61
    240c:	8f 87       	std	Y+15, r24	; 0x0f
    //SET RS Pin To Send Command (RS -> 0: Command, 1: Data)
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, RS, HIGH);
    240e:	83 e0       	ldi	r24, 0x03	; 3
    2410:	60 e0       	ldi	r22, 0x00	; 0
    2412:	41 e0       	ldi	r20, 0x01	; 1
    2414:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    //Clear RW Pin To Write The Command (RW -> 0: Write, 1: Read)
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, RW, LOW);
    2418:	83 e0       	ldi	r24, 0x03	; 3
    241a:	61 e0       	ldi	r22, 0x01	; 1
    241c:	40 e0       	ldi	r20, 0x00	; 0
    241e:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>

    //Set The Command On The Data/Command Port
    DIO_VoidSetSpacificvalue(LCD_DATA_PORT, Copy_u8Data);
    2422:	82 e0       	ldi	r24, 0x02	; 2
    2424:	6f 85       	ldd	r22, Y+15	; 0x0f
    2426:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <DIO_VoidSetSpacificvalue>

    //Send Enable Pulse
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    242a:	83 e0       	ldi	r24, 0x03	; 3
    242c:	62 e0       	ldi	r22, 0x02	; 2
    242e:	40 e0       	ldi	r20, 0x00	; 0
    2430:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    //HIGH
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, HIGH);
    2434:	83 e0       	ldi	r24, 0x03	; 3
    2436:	62 e0       	ldi	r22, 0x02	; 2
    2438:	41 e0       	ldi	r20, 0x01	; 1
    243a:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    243e:	80 e0       	ldi	r24, 0x00	; 0
    2440:	90 e0       	ldi	r25, 0x00	; 0
    2442:	a0 e0       	ldi	r26, 0x00	; 0
    2444:	b0 e4       	ldi	r27, 0x40	; 64
    2446:	8b 87       	std	Y+11, r24	; 0x0b
    2448:	9c 87       	std	Y+12, r25	; 0x0c
    244a:	ad 87       	std	Y+13, r26	; 0x0d
    244c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    244e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2450:	7c 85       	ldd	r23, Y+12	; 0x0c
    2452:	8d 85       	ldd	r24, Y+13	; 0x0d
    2454:	9e 85       	ldd	r25, Y+14	; 0x0e
    2456:	20 e0       	ldi	r18, 0x00	; 0
    2458:	30 e0       	ldi	r19, 0x00	; 0
    245a:	4a ef       	ldi	r20, 0xFA	; 250
    245c:	54 e4       	ldi	r21, 0x44	; 68
    245e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2462:	dc 01       	movw	r26, r24
    2464:	cb 01       	movw	r24, r22
    2466:	8f 83       	std	Y+7, r24	; 0x07
    2468:	98 87       	std	Y+8, r25	; 0x08
    246a:	a9 87       	std	Y+9, r26	; 0x09
    246c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    246e:	6f 81       	ldd	r22, Y+7	; 0x07
    2470:	78 85       	ldd	r23, Y+8	; 0x08
    2472:	89 85       	ldd	r24, Y+9	; 0x09
    2474:	9a 85       	ldd	r25, Y+10	; 0x0a
    2476:	20 e0       	ldi	r18, 0x00	; 0
    2478:	30 e0       	ldi	r19, 0x00	; 0
    247a:	40 e8       	ldi	r20, 0x80	; 128
    247c:	5f e3       	ldi	r21, 0x3F	; 63
    247e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2482:	88 23       	and	r24, r24
    2484:	2c f4       	brge	.+10     	; 0x2490 <LCD_voidSendData+0x98>
		__ticks = 1;
    2486:	81 e0       	ldi	r24, 0x01	; 1
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	9e 83       	std	Y+6, r25	; 0x06
    248c:	8d 83       	std	Y+5, r24	; 0x05
    248e:	3f c0       	rjmp	.+126    	; 0x250e <LCD_voidSendData+0x116>
	else if (__tmp > 65535)
    2490:	6f 81       	ldd	r22, Y+7	; 0x07
    2492:	78 85       	ldd	r23, Y+8	; 0x08
    2494:	89 85       	ldd	r24, Y+9	; 0x09
    2496:	9a 85       	ldd	r25, Y+10	; 0x0a
    2498:	20 e0       	ldi	r18, 0x00	; 0
    249a:	3f ef       	ldi	r19, 0xFF	; 255
    249c:	4f e7       	ldi	r20, 0x7F	; 127
    249e:	57 e4       	ldi	r21, 0x47	; 71
    24a0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24a4:	18 16       	cp	r1, r24
    24a6:	4c f5       	brge	.+82     	; 0x24fa <LCD_voidSendData+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24a8:	6b 85       	ldd	r22, Y+11	; 0x0b
    24aa:	7c 85       	ldd	r23, Y+12	; 0x0c
    24ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    24ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    24b0:	20 e0       	ldi	r18, 0x00	; 0
    24b2:	30 e0       	ldi	r19, 0x00	; 0
    24b4:	40 e2       	ldi	r20, 0x20	; 32
    24b6:	51 e4       	ldi	r21, 0x41	; 65
    24b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24bc:	dc 01       	movw	r26, r24
    24be:	cb 01       	movw	r24, r22
    24c0:	bc 01       	movw	r22, r24
    24c2:	cd 01       	movw	r24, r26
    24c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c8:	dc 01       	movw	r26, r24
    24ca:	cb 01       	movw	r24, r22
    24cc:	9e 83       	std	Y+6, r25	; 0x06
    24ce:	8d 83       	std	Y+5, r24	; 0x05
    24d0:	0f c0       	rjmp	.+30     	; 0x24f0 <LCD_voidSendData+0xf8>
    24d2:	88 ec       	ldi	r24, 0xC8	; 200
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	9c 83       	std	Y+4, r25	; 0x04
    24d8:	8b 83       	std	Y+3, r24	; 0x03
    24da:	8b 81       	ldd	r24, Y+3	; 0x03
    24dc:	9c 81       	ldd	r25, Y+4	; 0x04
    24de:	01 97       	sbiw	r24, 0x01	; 1
    24e0:	f1 f7       	brne	.-4      	; 0x24de <LCD_voidSendData+0xe6>
    24e2:	9c 83       	std	Y+4, r25	; 0x04
    24e4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24e6:	8d 81       	ldd	r24, Y+5	; 0x05
    24e8:	9e 81       	ldd	r25, Y+6	; 0x06
    24ea:	01 97       	sbiw	r24, 0x01	; 1
    24ec:	9e 83       	std	Y+6, r25	; 0x06
    24ee:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24f0:	8d 81       	ldd	r24, Y+5	; 0x05
    24f2:	9e 81       	ldd	r25, Y+6	; 0x06
    24f4:	00 97       	sbiw	r24, 0x00	; 0
    24f6:	69 f7       	brne	.-38     	; 0x24d2 <LCD_voidSendData+0xda>
    24f8:	14 c0       	rjmp	.+40     	; 0x2522 <LCD_voidSendData+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24fa:	6f 81       	ldd	r22, Y+7	; 0x07
    24fc:	78 85       	ldd	r23, Y+8	; 0x08
    24fe:	89 85       	ldd	r24, Y+9	; 0x09
    2500:	9a 85       	ldd	r25, Y+10	; 0x0a
    2502:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2506:	dc 01       	movw	r26, r24
    2508:	cb 01       	movw	r24, r22
    250a:	9e 83       	std	Y+6, r25	; 0x06
    250c:	8d 83       	std	Y+5, r24	; 0x05
    250e:	8d 81       	ldd	r24, Y+5	; 0x05
    2510:	9e 81       	ldd	r25, Y+6	; 0x06
    2512:	9a 83       	std	Y+2, r25	; 0x02
    2514:	89 83       	std	Y+1, r24	; 0x01
    2516:	89 81       	ldd	r24, Y+1	; 0x01
    2518:	9a 81       	ldd	r25, Y+2	; 0x02
    251a:	01 97       	sbiw	r24, 0x01	; 1
    251c:	f1 f7       	brne	.-4      	; 0x251a <LCD_voidSendData+0x122>
    251e:	9a 83       	std	Y+2, r25	; 0x02
    2520:	89 83       	std	Y+1, r24	; 0x01
    //wait for 2ms
    _delay_ms(2);
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    2522:	83 e0       	ldi	r24, 0x03	; 3
    2524:	62 e0       	ldi	r22, 0x02	; 2
    2526:	40 e0       	ldi	r20, 0x00	; 0
    2528:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>

}
    252c:	2f 96       	adiw	r28, 0x0f	; 15
    252e:	0f b6       	in	r0, 0x3f	; 63
    2530:	f8 94       	cli
    2532:	de bf       	out	0x3e, r29	; 62
    2534:	0f be       	out	0x3f, r0	; 63
    2536:	cd bf       	out	0x3d, r28	; 61
    2538:	cf 91       	pop	r28
    253a:	df 91       	pop	r29
    253c:	08 95       	ret

0000253e <LCD_voidSendCommand>:


static void LCD_voidSendCommand(u8 Copy_u8Command)
{
    253e:	df 93       	push	r29
    2540:	cf 93       	push	r28
    2542:	cd b7       	in	r28, 0x3d	; 61
    2544:	de b7       	in	r29, 0x3e	; 62
    2546:	2f 97       	sbiw	r28, 0x0f	; 15
    2548:	0f b6       	in	r0, 0x3f	; 63
    254a:	f8 94       	cli
    254c:	de bf       	out	0x3e, r29	; 62
    254e:	0f be       	out	0x3f, r0	; 63
    2550:	cd bf       	out	0x3d, r28	; 61
    2552:	8f 87       	std	Y+15, r24	; 0x0f
    //Clear RS Pin To Send Command (RS -> 0: Command, 1: Data)
	DIO_VoidSetPinValue(LCD_CONTROL_PORT, RS, LOW);
    2554:	83 e0       	ldi	r24, 0x03	; 3
    2556:	60 e0       	ldi	r22, 0x00	; 0
    2558:	40 e0       	ldi	r20, 0x00	; 0
    255a:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    //Clear RW Pin To Write The Command (RW -> 0: Write, 1: Read)
	DIO_VoidSetPinValue(LCD_CONTROL_PORT, RW, LOW);
    255e:	83 e0       	ldi	r24, 0x03	; 3
    2560:	61 e0       	ldi	r22, 0x01	; 1
    2562:	40 e0       	ldi	r20, 0x00	; 0
    2564:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>

    //Set The Command On The Data/Command Port
    DIO_VoidSetSpacificvalue(LCD_DATA_PORT, Copy_u8Command);
    2568:	82 e0       	ldi	r24, 0x02	; 2
    256a:	6f 85       	ldd	r22, Y+15	; 0x0f
    256c:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <DIO_VoidSetSpacificvalue>

    //Send Enable Pulse
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    2570:	83 e0       	ldi	r24, 0x03	; 3
    2572:	62 e0       	ldi	r22, 0x02	; 2
    2574:	40 e0       	ldi	r20, 0x00	; 0
    2576:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    //HIGH
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, HIGH);
    257a:	83 e0       	ldi	r24, 0x03	; 3
    257c:	62 e0       	ldi	r22, 0x02	; 2
    257e:	41 e0       	ldi	r20, 0x01	; 1
    2580:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    2584:	80 e0       	ldi	r24, 0x00	; 0
    2586:	90 e0       	ldi	r25, 0x00	; 0
    2588:	a0 e0       	ldi	r26, 0x00	; 0
    258a:	b0 e4       	ldi	r27, 0x40	; 64
    258c:	8b 87       	std	Y+11, r24	; 0x0b
    258e:	9c 87       	std	Y+12, r25	; 0x0c
    2590:	ad 87       	std	Y+13, r26	; 0x0d
    2592:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2594:	6b 85       	ldd	r22, Y+11	; 0x0b
    2596:	7c 85       	ldd	r23, Y+12	; 0x0c
    2598:	8d 85       	ldd	r24, Y+13	; 0x0d
    259a:	9e 85       	ldd	r25, Y+14	; 0x0e
    259c:	20 e0       	ldi	r18, 0x00	; 0
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	4a ef       	ldi	r20, 0xFA	; 250
    25a2:	54 e4       	ldi	r21, 0x44	; 68
    25a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25a8:	dc 01       	movw	r26, r24
    25aa:	cb 01       	movw	r24, r22
    25ac:	8f 83       	std	Y+7, r24	; 0x07
    25ae:	98 87       	std	Y+8, r25	; 0x08
    25b0:	a9 87       	std	Y+9, r26	; 0x09
    25b2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    25b4:	6f 81       	ldd	r22, Y+7	; 0x07
    25b6:	78 85       	ldd	r23, Y+8	; 0x08
    25b8:	89 85       	ldd	r24, Y+9	; 0x09
    25ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    25bc:	20 e0       	ldi	r18, 0x00	; 0
    25be:	30 e0       	ldi	r19, 0x00	; 0
    25c0:	40 e8       	ldi	r20, 0x80	; 128
    25c2:	5f e3       	ldi	r21, 0x3F	; 63
    25c4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    25c8:	88 23       	and	r24, r24
    25ca:	2c f4       	brge	.+10     	; 0x25d6 <LCD_voidSendCommand+0x98>
		__ticks = 1;
    25cc:	81 e0       	ldi	r24, 0x01	; 1
    25ce:	90 e0       	ldi	r25, 0x00	; 0
    25d0:	9e 83       	std	Y+6, r25	; 0x06
    25d2:	8d 83       	std	Y+5, r24	; 0x05
    25d4:	3f c0       	rjmp	.+126    	; 0x2654 <LCD_voidSendCommand+0x116>
	else if (__tmp > 65535)
    25d6:	6f 81       	ldd	r22, Y+7	; 0x07
    25d8:	78 85       	ldd	r23, Y+8	; 0x08
    25da:	89 85       	ldd	r24, Y+9	; 0x09
    25dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    25de:	20 e0       	ldi	r18, 0x00	; 0
    25e0:	3f ef       	ldi	r19, 0xFF	; 255
    25e2:	4f e7       	ldi	r20, 0x7F	; 127
    25e4:	57 e4       	ldi	r21, 0x47	; 71
    25e6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    25ea:	18 16       	cp	r1, r24
    25ec:	4c f5       	brge	.+82     	; 0x2640 <LCD_voidSendCommand+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25ee:	6b 85       	ldd	r22, Y+11	; 0x0b
    25f0:	7c 85       	ldd	r23, Y+12	; 0x0c
    25f2:	8d 85       	ldd	r24, Y+13	; 0x0d
    25f4:	9e 85       	ldd	r25, Y+14	; 0x0e
    25f6:	20 e0       	ldi	r18, 0x00	; 0
    25f8:	30 e0       	ldi	r19, 0x00	; 0
    25fa:	40 e2       	ldi	r20, 0x20	; 32
    25fc:	51 e4       	ldi	r21, 0x41	; 65
    25fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2602:	dc 01       	movw	r26, r24
    2604:	cb 01       	movw	r24, r22
    2606:	bc 01       	movw	r22, r24
    2608:	cd 01       	movw	r24, r26
    260a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    260e:	dc 01       	movw	r26, r24
    2610:	cb 01       	movw	r24, r22
    2612:	9e 83       	std	Y+6, r25	; 0x06
    2614:	8d 83       	std	Y+5, r24	; 0x05
    2616:	0f c0       	rjmp	.+30     	; 0x2636 <LCD_voidSendCommand+0xf8>
    2618:	88 ec       	ldi	r24, 0xC8	; 200
    261a:	90 e0       	ldi	r25, 0x00	; 0
    261c:	9c 83       	std	Y+4, r25	; 0x04
    261e:	8b 83       	std	Y+3, r24	; 0x03
    2620:	8b 81       	ldd	r24, Y+3	; 0x03
    2622:	9c 81       	ldd	r25, Y+4	; 0x04
    2624:	01 97       	sbiw	r24, 0x01	; 1
    2626:	f1 f7       	brne	.-4      	; 0x2624 <LCD_voidSendCommand+0xe6>
    2628:	9c 83       	std	Y+4, r25	; 0x04
    262a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    262c:	8d 81       	ldd	r24, Y+5	; 0x05
    262e:	9e 81       	ldd	r25, Y+6	; 0x06
    2630:	01 97       	sbiw	r24, 0x01	; 1
    2632:	9e 83       	std	Y+6, r25	; 0x06
    2634:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2636:	8d 81       	ldd	r24, Y+5	; 0x05
    2638:	9e 81       	ldd	r25, Y+6	; 0x06
    263a:	00 97       	sbiw	r24, 0x00	; 0
    263c:	69 f7       	brne	.-38     	; 0x2618 <LCD_voidSendCommand+0xda>
    263e:	14 c0       	rjmp	.+40     	; 0x2668 <LCD_voidSendCommand+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2640:	6f 81       	ldd	r22, Y+7	; 0x07
    2642:	78 85       	ldd	r23, Y+8	; 0x08
    2644:	89 85       	ldd	r24, Y+9	; 0x09
    2646:	9a 85       	ldd	r25, Y+10	; 0x0a
    2648:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    264c:	dc 01       	movw	r26, r24
    264e:	cb 01       	movw	r24, r22
    2650:	9e 83       	std	Y+6, r25	; 0x06
    2652:	8d 83       	std	Y+5, r24	; 0x05
    2654:	8d 81       	ldd	r24, Y+5	; 0x05
    2656:	9e 81       	ldd	r25, Y+6	; 0x06
    2658:	9a 83       	std	Y+2, r25	; 0x02
    265a:	89 83       	std	Y+1, r24	; 0x01
    265c:	89 81       	ldd	r24, Y+1	; 0x01
    265e:	9a 81       	ldd	r25, Y+2	; 0x02
    2660:	01 97       	sbiw	r24, 0x01	; 1
    2662:	f1 f7       	brne	.-4      	; 0x2660 <LCD_voidSendCommand+0x122>
    2664:	9a 83       	std	Y+2, r25	; 0x02
    2666:	89 83       	std	Y+1, r24	; 0x01
    //wait for 2ms
    _delay_ms(2);
    //LOW
    DIO_VoidSetPinValue(LCD_CONTROL_PORT, EN, LOW);
    2668:	83 e0       	ldi	r24, 0x03	; 3
    266a:	62 e0       	ldi	r22, 0x02	; 2
    266c:	40 e0       	ldi	r20, 0x00	; 0
    266e:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
}
    2672:	2f 96       	adiw	r28, 0x0f	; 15
    2674:	0f b6       	in	r0, 0x3f	; 63
    2676:	f8 94       	cli
    2678:	de bf       	out	0x3e, r29	; 62
    267a:	0f be       	out	0x3f, r0	; 63
    267c:	cd bf       	out	0x3d, r28	; 61
    267e:	cf 91       	pop	r28
    2680:	df 91       	pop	r29
    2682:	08 95       	ret

00002684 <LCD_voidClearDisplay>:


void LCD_voidClearDisplay(void)
{
    2684:	df 93       	push	r29
    2686:	cf 93       	push	r28
    2688:	cd b7       	in	r28, 0x3d	; 61
    268a:	de b7       	in	r29, 0x3e	; 62
    LCD_voidSendCommand(DISPLAY_CLEAR_CMD);
    268c:	81 e0       	ldi	r24, 0x01	; 1
    268e:	0e 94 9f 12 	call	0x253e	; 0x253e <LCD_voidSendCommand>
}
    2692:	cf 91       	pop	r28
    2694:	df 91       	pop	r29
    2696:	08 95       	ret

00002698 <LCD_voidGoToXY>:


void LCD_voidGoToXY(u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    2698:	df 93       	push	r29
    269a:	cf 93       	push	r28
    269c:	00 d0       	rcall	.+0      	; 0x269e <LCD_voidGoToXY+0x6>
    269e:	0f 92       	push	r0
    26a0:	cd b7       	in	r28, 0x3d	; 61
    26a2:	de b7       	in	r29, 0x3e	; 62
    26a4:	8a 83       	std	Y+2, r24	; 0x02
    26a6:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CharAddress = 0;
    26a8:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8XPos == 0)
    26aa:	8a 81       	ldd	r24, Y+2	; 0x02
    26ac:	88 23       	and	r24, r24
    26ae:	31 f4       	brne	.+12     	; 0x26bc <LCD_voidGoToXY+0x24>
	{
		if(Copy_u8YPos < 16)
    26b0:	8b 81       	ldd	r24, Y+3	; 0x03
    26b2:	80 31       	cpi	r24, 0x10	; 16
    26b4:	60 f4       	brcc	.+24     	; 0x26ce <LCD_voidGoToXY+0x36>
		{
			//Address = Y-Position
			Local_u8CharAddress = Copy_u8YPos;
    26b6:	8b 81       	ldd	r24, Y+3	; 0x03
    26b8:	89 83       	std	Y+1, r24	; 0x01
    26ba:	09 c0       	rjmp	.+18     	; 0x26ce <LCD_voidGoToXY+0x36>
		}else{}
	}
	else if(Copy_u8XPos == 1)
    26bc:	8a 81       	ldd	r24, Y+2	; 0x02
    26be:	81 30       	cpi	r24, 0x01	; 1
    26c0:	31 f4       	brne	.+12     	; 0x26ce <LCD_voidGoToXY+0x36>
	{
		if(Copy_u8YPos < 16)
    26c2:	8b 81       	ldd	r24, Y+3	; 0x03
    26c4:	80 31       	cpi	r24, 0x10	; 16
    26c6:	18 f4       	brcc	.+6      	; 0x26ce <LCD_voidGoToXY+0x36>
		{
			Local_u8CharAddress = Copy_u8YPos + ROW1_OFFSET;
    26c8:	8b 81       	ldd	r24, Y+3	; 0x03
    26ca:	80 5c       	subi	r24, 0xC0	; 192
    26cc:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		//Raise Error
	}

	Local_u8CharAddress += ROW1_CMD;
    26ce:	89 81       	ldd	r24, Y+1	; 0x01
    26d0:	80 58       	subi	r24, 0x80	; 128
    26d2:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(Local_u8CharAddress);
    26d4:	89 81       	ldd	r24, Y+1	; 0x01
    26d6:	0e 94 9f 12 	call	0x253e	; 0x253e <LCD_voidSendCommand>

}
    26da:	0f 90       	pop	r0
    26dc:	0f 90       	pop	r0
    26de:	0f 90       	pop	r0
    26e0:	cf 91       	pop	r28
    26e2:	df 91       	pop	r29
    26e4:	08 95       	ret

000026e6 <LCD_voidSendString>:

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
    26e6:	df 93       	push	r29
    26e8:	cf 93       	push	r28
    26ea:	00 d0       	rcall	.+0      	; 0x26ec <LCD_voidSendString+0x6>
    26ec:	0f 92       	push	r0
    26ee:	cd b7       	in	r28, 0x3d	; 61
    26f0:	de b7       	in	r29, 0x3e	; 62
    26f2:	9b 83       	std	Y+3, r25	; 0x03
    26f4:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8LoopCounter = 0;
    26f6:	19 82       	std	Y+1, r1	; 0x01
    26f8:	0e c0       	rjmp	.+28     	; 0x2716 <LCD_voidSendString+0x30>

	while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
	{
		LCD_voidSendData(Copy_pu8StringArray[Local_u8LoopCounter]);
    26fa:	89 81       	ldd	r24, Y+1	; 0x01
    26fc:	28 2f       	mov	r18, r24
    26fe:	30 e0       	ldi	r19, 0x00	; 0
    2700:	8a 81       	ldd	r24, Y+2	; 0x02
    2702:	9b 81       	ldd	r25, Y+3	; 0x03
    2704:	fc 01       	movw	r30, r24
    2706:	e2 0f       	add	r30, r18
    2708:	f3 1f       	adc	r31, r19
    270a:	80 81       	ld	r24, Z
    270c:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <LCD_voidSendData>
		Local_u8LoopCounter++;
    2710:	89 81       	ldd	r24, Y+1	; 0x01
    2712:	8f 5f       	subi	r24, 0xFF	; 255
    2714:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidSendString(u8 * Copy_pu8StringArray)
{
	u8 Local_u8LoopCounter = 0;

	while(Copy_pu8StringArray[Local_u8LoopCounter] != '\0')
    2716:	89 81       	ldd	r24, Y+1	; 0x01
    2718:	28 2f       	mov	r18, r24
    271a:	30 e0       	ldi	r19, 0x00	; 0
    271c:	8a 81       	ldd	r24, Y+2	; 0x02
    271e:	9b 81       	ldd	r25, Y+3	; 0x03
    2720:	fc 01       	movw	r30, r24
    2722:	e2 0f       	add	r30, r18
    2724:	f3 1f       	adc	r31, r19
    2726:	80 81       	ld	r24, Z
    2728:	88 23       	and	r24, r24
    272a:	39 f7       	brne	.-50     	; 0x26fa <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(Copy_pu8StringArray[Local_u8LoopCounter]);
		Local_u8LoopCounter++;
	}
}
    272c:	0f 90       	pop	r0
    272e:	0f 90       	pop	r0
    2730:	0f 90       	pop	r0
    2732:	cf 91       	pop	r28
    2734:	df 91       	pop	r29
    2736:	08 95       	ret

00002738 <LCD_voidSendNumber>:


void LCD_voidSendNumber(s32 Copy_s8Number)
{
    2738:	df 93       	push	r29
    273a:	cf 93       	push	r28
    273c:	cd b7       	in	r28, 0x3d	; 61
    273e:	de b7       	in	r29, 0x3e	; 62
    2740:	2e 97       	sbiw	r28, 0x0e	; 14
    2742:	0f b6       	in	r0, 0x3f	; 63
    2744:	f8 94       	cli
    2746:	de bf       	out	0x3e, r29	; 62
    2748:	0f be       	out	0x3f, r0	; 63
    274a:	cd bf       	out	0x3d, r28	; 61
    274c:	9e 87       	std	Y+14, r25	; 0x0e
    274e:	8d 87       	std	Y+13, r24	; 0x0d
	s8 Local_u8DigitsDataArray[10] = {0};
    2750:	8a e0       	ldi	r24, 0x0A	; 10
    2752:	fe 01       	movw	r30, r28
    2754:	33 96       	adiw	r30, 0x03	; 3
    2756:	df 01       	movw	r26, r30
    2758:	98 2f       	mov	r25, r24
    275a:	1d 92       	st	X+, r1
    275c:	9a 95       	dec	r25
    275e:	e9 f7       	brne	.-6      	; 0x275a <LCD_voidSendNumber+0x22>
	s8 Local_u8LoopCounter = 0;
    2760:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8NumberSign = 0; //0 -> Positive Number, 1 for Negative Number
    2762:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_s8Number >= 0)
    2764:	8d 85       	ldd	r24, Y+13	; 0x0d
    2766:	9e 85       	ldd	r25, Y+14	; 0x0e
    2768:	99 23       	and	r25, r25
    276a:	14 f0       	brlt	.+4      	; 0x2770 <LCD_voidSendNumber+0x38>
	{
		Local_u8NumberSign = POSITIVE;
    276c:	19 82       	std	Y+1, r1	; 0x01
    276e:	2e c0       	rjmp	.+92     	; 0x27cc <LCD_voidSendNumber+0x94>
	}
	else
	{	//Convert The Number To Positive, and take the sign
		Local_u8NumberSign = NEGATIVE;
    2770:	81 e0       	ldi	r24, 0x01	; 1
    2772:	89 83       	std	Y+1, r24	; 0x01
		Copy_s8Number--;
    2774:	8d 85       	ldd	r24, Y+13	; 0x0d
    2776:	9e 85       	ldd	r25, Y+14	; 0x0e
    2778:	01 97       	sbiw	r24, 0x01	; 1
    277a:	9e 87       	std	Y+14, r25	; 0x0e
    277c:	8d 87       	std	Y+13, r24	; 0x0d
		Copy_s8Number = ~Copy_s8Number;
    277e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2780:	9e 85       	ldd	r25, Y+14	; 0x0e
    2782:	80 95       	com	r24
    2784:	90 95       	com	r25
    2786:	9e 87       	std	Y+14, r25	; 0x0e
    2788:	8d 87       	std	Y+13, r24	; 0x0d
    278a:	20 c0       	rjmp	.+64     	; 0x27cc <LCD_voidSendNumber+0x94>
	}

	while(Copy_s8Number != 0)
	{	//Split the Number to digits, Get there ASCII, and store them in array.
		Local_u8DigitsDataArray[Local_u8LoopCounter] = (Copy_s8Number % 10) + '0';
    278c:	8a 81       	ldd	r24, Y+2	; 0x02
    278e:	e8 2f       	mov	r30, r24
    2790:	ff 27       	eor	r31, r31
    2792:	e7 fd       	sbrc	r30, 7
    2794:	f0 95       	com	r31
    2796:	8d 85       	ldd	r24, Y+13	; 0x0d
    2798:	9e 85       	ldd	r25, Y+14	; 0x0e
    279a:	2a e0       	ldi	r18, 0x0A	; 10
    279c:	30 e0       	ldi	r19, 0x00	; 0
    279e:	b9 01       	movw	r22, r18
    27a0:	0e 94 f9 15 	call	0x2bf2	; 0x2bf2 <__divmodhi4>
    27a4:	80 5d       	subi	r24, 0xD0	; 208
    27a6:	28 2f       	mov	r18, r24
    27a8:	ce 01       	movw	r24, r28
    27aa:	03 96       	adiw	r24, 0x03	; 3
    27ac:	e8 0f       	add	r30, r24
    27ae:	f9 1f       	adc	r31, r25
    27b0:	20 83       	st	Z, r18
		Copy_s8Number /= 10;
    27b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    27b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    27b6:	2a e0       	ldi	r18, 0x0A	; 10
    27b8:	30 e0       	ldi	r19, 0x00	; 0
    27ba:	b9 01       	movw	r22, r18
    27bc:	0e 94 f9 15 	call	0x2bf2	; 0x2bf2 <__divmodhi4>
    27c0:	cb 01       	movw	r24, r22
    27c2:	9e 87       	std	Y+14, r25	; 0x0e
    27c4:	8d 87       	std	Y+13, r24	; 0x0d
		Local_u8LoopCounter++;
    27c6:	8a 81       	ldd	r24, Y+2	; 0x02
    27c8:	8f 5f       	subi	r24, 0xFF	; 255
    27ca:	8a 83       	std	Y+2, r24	; 0x02
		Local_u8NumberSign = NEGATIVE;
		Copy_s8Number--;
		Copy_s8Number = ~Copy_s8Number;
	}

	while(Copy_s8Number != 0)
    27cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    27ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    27d0:	00 97       	sbiw	r24, 0x00	; 0
    27d2:	e1 f6       	brne	.-72     	; 0x278c <LCD_voidSendNumber+0x54>
		Local_u8DigitsDataArray[Local_u8LoopCounter] = (Copy_s8Number % 10) + '0';
		Copy_s8Number /= 10;
		Local_u8LoopCounter++;
	}

	Local_u8LoopCounter--;
    27d4:	8a 81       	ldd	r24, Y+2	; 0x02
    27d6:	81 50       	subi	r24, 0x01	; 1
    27d8:	8a 83       	std	Y+2, r24	; 0x02

	if(Local_u8NumberSign == NEGATIVE)
    27da:	89 81       	ldd	r24, Y+1	; 0x01
    27dc:	81 30       	cpi	r24, 0x01	; 1
    27de:	a1 f4       	brne	.+40     	; 0x2808 <LCD_voidSendNumber+0xd0>
	{
		LCD_voidSendData('-');
    27e0:	8d e2       	ldi	r24, 0x2D	; 45
    27e2:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <LCD_voidSendData>
    27e6:	10 c0       	rjmp	.+32     	; 0x2808 <LCD_voidSendNumber+0xd0>
	}else{}

	while(Local_u8LoopCounter >= 0)
	{
		LCD_voidSendData(Local_u8DigitsDataArray[Local_u8LoopCounter]);
    27e8:	8a 81       	ldd	r24, Y+2	; 0x02
    27ea:	28 2f       	mov	r18, r24
    27ec:	33 27       	eor	r19, r19
    27ee:	27 fd       	sbrc	r18, 7
    27f0:	30 95       	com	r19
    27f2:	ce 01       	movw	r24, r28
    27f4:	03 96       	adiw	r24, 0x03	; 3
    27f6:	fc 01       	movw	r30, r24
    27f8:	e2 0f       	add	r30, r18
    27fa:	f3 1f       	adc	r31, r19
    27fc:	80 81       	ld	r24, Z
    27fe:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <LCD_voidSendData>
		Local_u8LoopCounter--;
    2802:	8a 81       	ldd	r24, Y+2	; 0x02
    2804:	81 50       	subi	r24, 0x01	; 1
    2806:	8a 83       	std	Y+2, r24	; 0x02
	if(Local_u8NumberSign == NEGATIVE)
	{
		LCD_voidSendData('-');
	}else{}

	while(Local_u8LoopCounter >= 0)
    2808:	8a 81       	ldd	r24, Y+2	; 0x02
    280a:	88 23       	and	r24, r24
    280c:	6c f7       	brge	.-38     	; 0x27e8 <LCD_voidSendNumber+0xb0>
	{
		LCD_voidSendData(Local_u8DigitsDataArray[Local_u8LoopCounter]);
		Local_u8LoopCounter--;
	}
}
    280e:	2e 96       	adiw	r28, 0x0e	; 14
    2810:	0f b6       	in	r0, 0x3f	; 63
    2812:	f8 94       	cli
    2814:	de bf       	out	0x3e, r29	; 62
    2816:	0f be       	out	0x3f, r0	; 63
    2818:	cd bf       	out	0x3d, r28	; 61
    281a:	cf 91       	pop	r28
    281c:	df 91       	pop	r29
    281e:	08 95       	ret

00002820 <LCD_voidSendCustomCharachter>:

void LCD_voidSendCustomCharachter(u8 * Copy_pu8CharArray,
								  u8 Copy_u8PatternNumber,
								  u8 Copy_u8XPos,
								  u8 Copy_u8YPos)
{
    2820:	df 93       	push	r29
    2822:	cf 93       	push	r28
    2824:	cd b7       	in	r28, 0x3d	; 61
    2826:	de b7       	in	r29, 0x3e	; 62
    2828:	27 97       	sbiw	r28, 0x07	; 7
    282a:	0f b6       	in	r0, 0x3f	; 63
    282c:	f8 94       	cli
    282e:	de bf       	out	0x3e, r29	; 62
    2830:	0f be       	out	0x3f, r0	; 63
    2832:	cd bf       	out	0x3d, r28	; 61
    2834:	9c 83       	std	Y+4, r25	; 0x04
    2836:	8b 83       	std	Y+3, r24	; 0x03
    2838:	6d 83       	std	Y+5, r22	; 0x05
    283a:	4e 83       	std	Y+6, r20	; 0x06
    283c:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8LoopCounter = 0;
    283e:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8CGRAMAddress = 0;
    2840:	19 82       	std	Y+1, r1	; 0x01
	Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
    2842:	8d 81       	ldd	r24, Y+5	; 0x05
    2844:	88 2f       	mov	r24, r24
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	88 0f       	add	r24, r24
    284a:	99 1f       	adc	r25, r25
    284c:	88 0f       	add	r24, r24
    284e:	99 1f       	adc	r25, r25
    2850:	88 0f       	add	r24, r24
    2852:	99 1f       	adc	r25, r25
    2854:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8CGRAMAddress, 6);
    2856:	89 81       	ldd	r24, Y+1	; 0x01
    2858:	80 64       	ori	r24, 0x40	; 64
    285a:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(Local_u8CGRAMAddress);
    285c:	89 81       	ldd	r24, Y+1	; 0x01
    285e:	0e 94 9f 12 	call	0x253e	; 0x253e <LCD_voidSendCommand>

	for(Local_u8LoopCounter=0; Local_u8LoopCounter<8; Local_u8LoopCounter++)
    2862:	1a 82       	std	Y+2, r1	; 0x02
    2864:	0e c0       	rjmp	.+28     	; 0x2882 <LCD_voidSendCustomCharachter+0x62>
	{
		LCD_voidSendData(Copy_pu8CharArray[Local_u8LoopCounter]);
    2866:	8a 81       	ldd	r24, Y+2	; 0x02
    2868:	28 2f       	mov	r18, r24
    286a:	30 e0       	ldi	r19, 0x00	; 0
    286c:	8b 81       	ldd	r24, Y+3	; 0x03
    286e:	9c 81       	ldd	r25, Y+4	; 0x04
    2870:	fc 01       	movw	r30, r24
    2872:	e2 0f       	add	r30, r18
    2874:	f3 1f       	adc	r31, r19
    2876:	80 81       	ld	r24, Z
    2878:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <LCD_voidSendData>
	Local_u8CGRAMAddress = Copy_u8PatternNumber * 8;
	SET_BIT(Local_u8CGRAMAddress, 6);

	LCD_voidSendCommand(Local_u8CGRAMAddress);

	for(Local_u8LoopCounter=0; Local_u8LoopCounter<8; Local_u8LoopCounter++)
    287c:	8a 81       	ldd	r24, Y+2	; 0x02
    287e:	8f 5f       	subi	r24, 0xFF	; 255
    2880:	8a 83       	std	Y+2, r24	; 0x02
    2882:	8a 81       	ldd	r24, Y+2	; 0x02
    2884:	88 30       	cpi	r24, 0x08	; 8
    2886:	78 f3       	brcs	.-34     	; 0x2866 <LCD_voidSendCustomCharachter+0x46>
	{
		LCD_voidSendData(Copy_pu8CharArray[Local_u8LoopCounter]);
	}

	LCD_voidGoToXY(Copy_u8XPos, Copy_u8YPos);
    2888:	8e 81       	ldd	r24, Y+6	; 0x06
    288a:	6f 81       	ldd	r22, Y+7	; 0x07
    288c:	0e 94 4c 13 	call	0x2698	; 0x2698 <LCD_voidGoToXY>

	LCD_voidSendData(Copy_u8PatternNumber);
    2890:	8d 81       	ldd	r24, Y+5	; 0x05
    2892:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <LCD_voidSendData>

}
    2896:	27 96       	adiw	r28, 0x07	; 7
    2898:	0f b6       	in	r0, 0x3f	; 63
    289a:	f8 94       	cli
    289c:	de bf       	out	0x3e, r29	; 62
    289e:	0f be       	out	0x3f, r0	; 63
    28a0:	cd bf       	out	0x3d, r28	; 61
    28a2:	cf 91       	pop	r28
    28a4:	df 91       	pop	r29
    28a6:	08 95       	ret

000028a8 <KPD_VoidIntit>:
#include "KPD_private.h"



void KPD_VoidIntit(void)
{
    28a8:	df 93       	push	r29
    28aa:	cf 93       	push	r28
    28ac:	cd b7       	in	r28, 0x3d	; 61
    28ae:	de b7       	in	r29, 0x3e	; 62
    //set Rows pins to input pulled up
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW0_PIN,INPUT);
    28b0:	83 e0       	ldi	r24, 0x03	; 3
    28b2:	60 e0       	ldi	r22, 0x00	; 0
    28b4:	40 e0       	ldi	r20, 0x00	; 0
    28b6:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW1_PIN,INPUT);
    28ba:	83 e0       	ldi	r24, 0x03	; 3
    28bc:	61 e0       	ldi	r22, 0x01	; 1
    28be:	40 e0       	ldi	r20, 0x00	; 0
    28c0:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW2_PIN,INPUT);
    28c4:	83 e0       	ldi	r24, 0x03	; 3
    28c6:	62 e0       	ldi	r22, 0x02	; 2
    28c8:	40 e0       	ldi	r20, 0x00	; 0
    28ca:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_ROWS_PORT,KPD_ROW3_PIN,INPUT);
    28ce:	83 e0       	ldi	r24, 0x03	; 3
    28d0:	63 e0       	ldi	r22, 0x03	; 3
    28d2:	40 e0       	ldi	r20, 0x00	; 0
    28d4:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    // PuLLED UP 
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW0_PIN,PULLUP);
    28d8:	83 e0       	ldi	r24, 0x03	; 3
    28da:	60 e0       	ldi	r22, 0x00	; 0
    28dc:	41 e0       	ldi	r20, 0x01	; 1
    28de:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW1_PIN,PULLUP);
    28e2:	83 e0       	ldi	r24, 0x03	; 3
    28e4:	61 e0       	ldi	r22, 0x01	; 1
    28e6:	41 e0       	ldi	r20, 0x01	; 1
    28e8:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW2_PIN,PULLUP);
    28ec:	83 e0       	ldi	r24, 0x03	; 3
    28ee:	62 e0       	ldi	r22, 0x02	; 2
    28f0:	41 e0       	ldi	r20, 0x01	; 1
    28f2:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_ROWS_PORT,KPD_ROW3_PIN,PULLUP);
    28f6:	83 e0       	ldi	r24, 0x03	; 3
    28f8:	63 e0       	ldi	r22, 0x03	; 3
    28fa:	41 e0       	ldi	r20, 0x01	; 1
    28fc:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    //set cols pins to output high
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN0_PIN,OUTPUT);
    2900:	83 e0       	ldi	r24, 0x03	; 3
    2902:	64 e0       	ldi	r22, 0x04	; 4
    2904:	41 e0       	ldi	r20, 0x01	; 1
    2906:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN1_PIN,OUTPUT);
    290a:	83 e0       	ldi	r24, 0x03	; 3
    290c:	65 e0       	ldi	r22, 0x05	; 5
    290e:	41 e0       	ldi	r20, 0x01	; 1
    2910:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN2_PIN,OUTPUT);
    2914:	83 e0       	ldi	r24, 0x03	; 3
    2916:	66 e0       	ldi	r22, 0x06	; 6
    2918:	41 e0       	ldi	r20, 0x01	; 1
    291a:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(KPD_COLUMNS_PORT,KPD_COLUMN3_PIN,OUTPUT);
    291e:	83 e0       	ldi	r24, 0x03	; 3
    2920:	67 e0       	ldi	r22, 0x07	; 7
    2922:	41 e0       	ldi	r20, 0x01	; 1
    2924:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
    //SET COLUMNS HIGH
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN0_PIN,HIGH);
    2928:	83 e0       	ldi	r24, 0x03	; 3
    292a:	64 e0       	ldi	r22, 0x04	; 4
    292c:	41 e0       	ldi	r20, 0x01	; 1
    292e:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN1_PIN,HIGH);
    2932:	83 e0       	ldi	r24, 0x03	; 3
    2934:	65 e0       	ldi	r22, 0x05	; 5
    2936:	41 e0       	ldi	r20, 0x01	; 1
    2938:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN2_PIN,HIGH);
    293c:	83 e0       	ldi	r24, 0x03	; 3
    293e:	66 e0       	ldi	r22, 0x06	; 6
    2940:	41 e0       	ldi	r20, 0x01	; 1
    2942:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
    DIO_VoidSetPinValue(KPD_COLUMNS_PORT,KPD_COLUMN3_PIN,HIGH);
    2946:	83 e0       	ldi	r24, 0x03	; 3
    2948:	67 e0       	ldi	r22, 0x07	; 7
    294a:	41 e0       	ldi	r20, 0x01	; 1
    294c:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>


}
    2950:	cf 91       	pop	r28
    2952:	df 91       	pop	r29
    2954:	08 95       	ret

00002956 <KPD_U8GetPressedKey>:
                                                 

u8 KPD_U8GetPressedKey(void)
{
    2956:	df 93       	push	r29
    2958:	cf 93       	push	r28
    295a:	00 d0       	rcall	.+0      	; 0x295c <KPD_U8GetPressedKey+0x6>
    295c:	00 d0       	rcall	.+0      	; 0x295e <KPD_U8GetPressedKey+0x8>
    295e:	0f 92       	push	r0
    2960:	cd b7       	in	r28, 0x3d	; 61
    2962:	de b7       	in	r29, 0x3e	; 62
   //array of colums pins
   static u8 Local_u8Array_of_columns[KPD_COLUMNS_NUMBER]={KPD_COLUMN0_PIN,KPD_COLUMN1_PIN,KPD_COLUMN2_PIN,KPD_COLUMN3_PIN};
   //array of rows pins
   static  u8 Local_U8Array_Of_Rows[KPD_ROWS_NUMBER]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};
   //local variable to take the pressed key
    u8 local_u8Key_pressed= KPD_NOT_PRESSED ;
    2964:	8f ef       	ldi	r24, 0xFF	; 255
    2966:	8c 83       	std	Y+4, r24	; 0x04
    u8 Local_u8ColumnCounter ;
    u8 Local_u8RowCounter ;
    u8 local_u8RowValue;
    for(Local_u8ColumnCounter=0 ; Local_u8ColumnCounter < KPD_COLUMNS_NUMBER ; Local_u8ColumnCounter++)
    2968:	1b 82       	std	Y+3, r1	; 0x03
    296a:	57 c0       	rjmp	.+174    	; 0x2a1a <KPD_U8GetPressedKey+0xc4>
    {
        //avtivate column to zero
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],LOW);
    296c:	8b 81       	ldd	r24, Y+3	; 0x03
    296e:	88 2f       	mov	r24, r24
    2970:	90 e0       	ldi	r25, 0x00	; 0
    2972:	fc 01       	movw	r30, r24
    2974:	ed 57       	subi	r30, 0x7D	; 125
    2976:	ff 4f       	sbci	r31, 0xFF	; 255
    2978:	90 81       	ld	r25, Z
    297a:	83 e0       	ldi	r24, 0x03	; 3
    297c:	69 2f       	mov	r22, r25
    297e:	40 e0       	ldi	r20, 0x00	; 0
    2980:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
        for(Local_u8RowCounter=0 ; Local_u8RowCounter < KPD_ROWS_NUMBER ; Local_u8RowCounter++)
    2984:	1a 82       	std	Y+2, r1	; 0x02
    2986:	37 c0       	rjmp	.+110    	; 0x29f6 <KPD_U8GetPressedKey+0xa0>
        {
            //search for which key in this row pressed
           local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
    2988:	8a 81       	ldd	r24, Y+2	; 0x02
    298a:	88 2f       	mov	r24, r24
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	fc 01       	movw	r30, r24
    2990:	e1 58       	subi	r30, 0x81	; 129
    2992:	ff 4f       	sbci	r31, 0xFF	; 255
    2994:	90 81       	ld	r25, Z
    2996:	83 e0       	ldi	r24, 0x03	; 3
    2998:	69 2f       	mov	r22, r25
    299a:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <DIO_VoidGetPinValue>
    299e:	89 83       	std	Y+1, r24	; 0x01
           if(local_u8RowValue== LOW)
    29a0:	89 81       	ldd	r24, Y+1	; 0x01
    29a2:	88 23       	and	r24, r24
    29a4:	29 f5       	brne	.+74     	; 0x29f0 <KPD_U8GetPressedKey+0x9a>
           {    
        	   local_u8Key_pressed = Local_u8KPDArray[Local_u8RowCounter][Local_u8ColumnCounter];
    29a6:	8a 81       	ldd	r24, Y+2	; 0x02
    29a8:	48 2f       	mov	r20, r24
    29aa:	50 e0       	ldi	r21, 0x00	; 0
    29ac:	8b 81       	ldd	r24, Y+3	; 0x03
    29ae:	28 2f       	mov	r18, r24
    29b0:	30 e0       	ldi	r19, 0x00	; 0
    29b2:	ca 01       	movw	r24, r20
    29b4:	88 0f       	add	r24, r24
    29b6:	99 1f       	adc	r25, r25
    29b8:	88 0f       	add	r24, r24
    29ba:	99 1f       	adc	r25, r25
    29bc:	82 0f       	add	r24, r18
    29be:	93 1f       	adc	r25, r19
    29c0:	fc 01       	movw	r30, r24
    29c2:	e9 57       	subi	r30, 0x79	; 121
    29c4:	ff 4f       	sbci	r31, 0xFF	; 255
    29c6:	80 81       	ld	r24, Z
    29c8:	8c 83       	std	Y+4, r24	; 0x04
    29ca:	0c c0       	rjmp	.+24     	; 0x29e4 <KPD_U8GetPressedKey+0x8e>
                while(local_u8RowValue==LOW)
                {
                    local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
    29cc:	8a 81       	ldd	r24, Y+2	; 0x02
    29ce:	88 2f       	mov	r24, r24
    29d0:	90 e0       	ldi	r25, 0x00	; 0
    29d2:	fc 01       	movw	r30, r24
    29d4:	e1 58       	subi	r30, 0x81	; 129
    29d6:	ff 4f       	sbci	r31, 0xFF	; 255
    29d8:	90 81       	ld	r25, Z
    29da:	83 e0       	ldi	r24, 0x03	; 3
    29dc:	69 2f       	mov	r22, r25
    29de:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <DIO_VoidGetPinValue>
    29e2:	89 83       	std	Y+1, r24	; 0x01
            //search for which key in this row pressed
           local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
           if(local_u8RowValue== LOW)
           {    
        	   local_u8Key_pressed = Local_u8KPDArray[Local_u8RowCounter][Local_u8ColumnCounter];
                while(local_u8RowValue==LOW)
    29e4:	89 81       	ldd	r24, Y+1	; 0x01
    29e6:	88 23       	and	r24, r24
    29e8:	89 f3       	breq	.-30     	; 0x29cc <KPD_U8GetPressedKey+0x76>
                {
                    local_u8RowValue = DIO_VoidGetPinValue(KPD_ROWS_PORT,Local_U8Array_Of_Rows[Local_u8RowCounter]);
                }

                return  local_u8Key_pressed ;
    29ea:	8c 81       	ldd	r24, Y+4	; 0x04
    29ec:	8d 83       	std	Y+5, r24	; 0x05
    29ee:	1b c0       	rjmp	.+54     	; 0x2a26 <KPD_U8GetPressedKey+0xd0>
    u8 local_u8RowValue;
    for(Local_u8ColumnCounter=0 ; Local_u8ColumnCounter < KPD_COLUMNS_NUMBER ; Local_u8ColumnCounter++)
    {
        //avtivate column to zero
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],LOW);
        for(Local_u8RowCounter=0 ; Local_u8RowCounter < KPD_ROWS_NUMBER ; Local_u8RowCounter++)
    29f0:	8a 81       	ldd	r24, Y+2	; 0x02
    29f2:	8f 5f       	subi	r24, 0xFF	; 255
    29f4:	8a 83       	std	Y+2, r24	; 0x02
    29f6:	8a 81       	ldd	r24, Y+2	; 0x02
    29f8:	84 30       	cpi	r24, 0x04	; 4
    29fa:	30 f2       	brcs	.-116    	; 0x2988 <KPD_U8GetPressedKey+0x32>

           }

        }
        //deactivate column to high
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],HIGH);
    29fc:	8b 81       	ldd	r24, Y+3	; 0x03
    29fe:	88 2f       	mov	r24, r24
    2a00:	90 e0       	ldi	r25, 0x00	; 0
    2a02:	fc 01       	movw	r30, r24
    2a04:	ed 57       	subi	r30, 0x7D	; 125
    2a06:	ff 4f       	sbci	r31, 0xFF	; 255
    2a08:	90 81       	ld	r25, Z
    2a0a:	83 e0       	ldi	r24, 0x03	; 3
    2a0c:	69 2f       	mov	r22, r25
    2a0e:	41 e0       	ldi	r20, 0x01	; 1
    2a10:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <DIO_VoidSetPinValue>
   //local variable to take the pressed key
    u8 local_u8Key_pressed= KPD_NOT_PRESSED ;
    u8 Local_u8ColumnCounter ;
    u8 Local_u8RowCounter ;
    u8 local_u8RowValue;
    for(Local_u8ColumnCounter=0 ; Local_u8ColumnCounter < KPD_COLUMNS_NUMBER ; Local_u8ColumnCounter++)
    2a14:	8b 81       	ldd	r24, Y+3	; 0x03
    2a16:	8f 5f       	subi	r24, 0xFF	; 255
    2a18:	8b 83       	std	Y+3, r24	; 0x03
    2a1a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a1c:	84 30       	cpi	r24, 0x04	; 4
    2a1e:	08 f4       	brcc	.+2      	; 0x2a22 <KPD_U8GetPressedKey+0xcc>
    2a20:	a5 cf       	rjmp	.-182    	; 0x296c <KPD_U8GetPressedKey+0x16>
        //deactivate column to high
        DIO_VoidSetPinValue(KPD_COLUMNS_PORT,Local_u8Array_of_columns[Local_u8ColumnCounter],HIGH);

    }

    return local_u8Key_pressed ;
    2a22:	8c 81       	ldd	r24, Y+4	; 0x04
    2a24:	8d 83       	std	Y+5, r24	; 0x05
    2a26:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2a28:	0f 90       	pop	r0
    2a2a:	0f 90       	pop	r0
    2a2c:	0f 90       	pop	r0
    2a2e:	0f 90       	pop	r0
    2a30:	0f 90       	pop	r0
    2a32:	cf 91       	pop	r28
    2a34:	df 91       	pop	r29
    2a36:	08 95       	ret

00002a38 <main>:
volatile u16 R3;
volatile u16 on_time = 0;
volatile u16 Period_time = 0;

u32 main (void)
{
    2a38:	df 93       	push	r29
    2a3a:	cf 93       	push	r28
    2a3c:	cd b7       	in	r28, 0x3d	; 61
    2a3e:	de b7       	in	r29, 0x3e	; 62
	GIE_VoidEnabledGlobalInterrupt(); // ENABLE GLOBALE INTERRUPT
    2a40:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <GIE_VoidEnabledGlobalInterrupt>
	DIO_voidSetPinDirection(DIO_PORTB,PIN3,OUTPUT);//SET PIN OC0 AS OUTPUT OF TIMER0
    2a44:	81 e0       	ldi	r24, 0x01	; 1
    2a46:	63 e0       	ldi	r22, 0x03	; 3
    2a48:	41 e0       	ldi	r20, 0x01	; 1
    2a4a:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,PIN6,INPUT);//SET INPUT CAPTURE OIN AS INPUT
    2a4e:	83 e0       	ldi	r24, 0x03	; 3
    2a50:	66 e0       	ldi	r22, 0x06	; 6
    2a52:	40 e0       	ldi	r20, 0x00	; 0
    2a54:	0e 94 80 0b 	call	0x1700	; 0x1700 <DIO_voidSetPinDirection>

	LCD_voidInit();
    2a58:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <LCD_voidInit>

	TIMER0_voidInit(); //INIT  TIMER ZERO TO PWD FAST MODE
    2a5c:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <TIMER0_voidInit>
	TIMER0_VoidSetModeForFastmode(FAST_SET_ON_TOP); // SET FST MODE TO SET ON TOP CLEAR ON COMAPE
    2a60:	81 e0       	ldi	r24, 0x01	; 1
    2a62:	90 e0       	ldi	r25, 0x00	; 0
    2a64:	0e 94 56 06 	call	0xcac	; 0xcac <TIMER0_VoidSetModeForFastmode>
	TIMER0_voidSetOCMatchValue(50); // SET COPMARE VALUE TO 50 ON TIME
    2a68:	82 e3       	ldi	r24, 0x32	; 50
    2a6a:	0e 94 18 07 	call	0xe30	; 0xe30 <TIMER0_voidSetOCMatchValue>
	ICU_VoidSetTriggerSignal(ICU_RISING_EDGE); //SET ICU PIN ACTIVATE IN RISING EDGE
    2a6e:	80 e0       	ldi	r24, 0x00	; 0
    2a70:	90 e0       	ldi	r25, 0x00	; 0
    2a72:	0e 94 58 08 	call	0x10b0	; 0x10b0 <ICU_VoidSetTriggerSignal>
	ICU_VoidEnableIntrrupt(ICU_INTERRUPT_ENABLE); // ENABLE ICU INTERRUPT
    2a76:	81 e0       	ldi	r24, 0x01	; 1
    2a78:	90 e0       	ldi	r25, 0x00	; 0
    2a7a:	0e 94 82 08 	call	0x1104	; 0x1104 <ICU_VoidEnableIntrrupt>
	ICU_VoidSetCallBack(&ICU_HW); // CALL FUNCTION TO CALCULATE THE PWD
    2a7e:	8e e6       	ldi	r24, 0x6E	; 110
    2a80:	95 e1       	ldi	r25, 0x15	; 21
    2a82:	0e 94 ac 08 	call	0x1158	; 0x1158 <ICU_VoidSetCallBack>
	TIMER1_voidInit(); // INIT TIMER 1  AS NORMAL MODE BEST FOR ICU
    2a86:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <TIMER1_voidInit>


	while(1)
	{
		// STUCK UNTIL THE VALU OF ON TIME AND PERIOD TIME CHANGE
				while(on_time == 0 || Period_time == 0);
    2a8a:	80 91 a6 00 	lds	r24, 0x00A6
    2a8e:	90 91 a7 00 	lds	r25, 0x00A7
    2a92:	00 97       	sbiw	r24, 0x00	; 0
    2a94:	d1 f3       	breq	.-12     	; 0x2a8a <main+0x52>
    2a96:	80 91 a8 00 	lds	r24, 0x00A8
    2a9a:	90 91 a9 00 	lds	r25, 0x00A9
    2a9e:	00 97       	sbiw	r24, 0x00	; 0
    2aa0:	a1 f3       	breq	.-24     	; 0x2a8a <main+0x52>
				LCD_voidGoToXY(0,0);
    2aa2:	80 e0       	ldi	r24, 0x00	; 0
    2aa4:	60 e0       	ldi	r22, 0x00	; 0
    2aa6:	0e 94 4c 13 	call	0x2698	; 0x2698 <LCD_voidGoToXY>
				LCD_voidSendString("period_t = ");
    2aaa:	80 e6       	ldi	r24, 0x60	; 96
    2aac:	90 e0       	ldi	r25, 0x00	; 0
    2aae:	0e 94 73 13 	call	0x26e6	; 0x26e6 <LCD_voidSendString>
				LCD_voidSendNumber(Period_time);
    2ab2:	80 91 a8 00 	lds	r24, 0x00A8
    2ab6:	90 91 a9 00 	lds	r25, 0x00A9
    2aba:	0e 94 9c 13 	call	0x2738	; 0x2738 <LCD_voidSendNumber>
				LCD_voidGoToXY(1,0);
    2abe:	81 e0       	ldi	r24, 0x01	; 1
    2ac0:	60 e0       	ldi	r22, 0x00	; 0
    2ac2:	0e 94 4c 13 	call	0x2698	; 0x2698 <LCD_voidGoToXY>
				LCD_voidSendString("on_time = ");
    2ac6:	8c e6       	ldi	r24, 0x6C	; 108
    2ac8:	90 e0       	ldi	r25, 0x00	; 0
    2aca:	0e 94 73 13 	call	0x26e6	; 0x26e6 <LCD_voidSendString>
				LCD_voidSendNumber(on_time);
    2ace:	80 91 a6 00 	lds	r24, 0x00A6
    2ad2:	90 91 a7 00 	lds	r25, 0x00A7
    2ad6:	0e 94 9c 13 	call	0x2738	; 0x2738 <LCD_voidSendNumber>
    2ada:	d7 cf       	rjmp	.-82     	; 0x2a8a <main+0x52>

00002adc <ICU_HW>:


	}
}
void ICU_HW(void)
{
    2adc:	df 93       	push	r29
    2ade:	cf 93       	push	r28
    2ae0:	cd b7       	in	r28, 0x3d	; 61
    2ae2:	de b7       	in	r29, 0x3e	; 62
	static u8 Local_u8Counter = 0;
		Local_u8Counter++;
    2ae4:	80 91 aa 00 	lds	r24, 0x00AA
    2ae8:	8f 5f       	subi	r24, 0xFF	; 255
    2aea:	80 93 aa 00 	sts	0x00AA, r24
		if(Local_u8Counter == 1)
    2aee:	80 91 aa 00 	lds	r24, 0x00AA
    2af2:	81 30       	cpi	r24, 0x01	; 1
    2af4:	59 f4       	brne	.+22     	; 0x2b0c <ICU_HW+0x30>
		{
			R1 = ICU_U16GetICRRegister(); // READ ICR1 REGISTER AT RISING EDGE
    2af6:	0e 94 4d 08 	call	0x109a	; 0x109a <ICU_U16GetICRRegister>
    2afa:	90 93 b0 00 	sts	0x00B0, r25
    2afe:	80 93 af 00 	sts	0x00AF, r24
			ICU_VoidSetTriggerSignal(ICU_FALLING_EDGE); //CHANGE EGDE TO READ VALUE IN FALLING EDGE
    2b02:	81 e0       	ldi	r24, 0x01	; 1
    2b04:	90 e0       	ldi	r25, 0x00	; 0
    2b06:	0e 94 58 08 	call	0x10b0	; 0x10b0 <ICU_VoidSetTriggerSignal>
    2b0a:	3d c0       	rjmp	.+122    	; 0x2b86 <ICU_HW+0xaa>
		}
		else if(Local_u8Counter == 2) // ENTER WHEN FALLING EGDE INTERRUPT OCCUR
    2b0c:	80 91 aa 00 	lds	r24, 0x00AA
    2b10:	82 30       	cpi	r24, 0x02	; 2
    2b12:	c1 f4       	brne	.+48     	; 0x2b44 <ICU_HW+0x68>
		{
			//READ ICR1 REGISTER IN FALLING EDGE
			R2 = ICU_U16GetICRRegister();
    2b14:	0e 94 4d 08 	call	0x109a	; 0x109a <ICU_U16GetICRRegister>
    2b18:	90 93 b2 00 	sts	0x00B2, r25
    2b1c:	80 93 b1 00 	sts	0x00B1, r24
			//CALCILATE ON TIME DIFFERECE BETWEEN TIME OF RISING AND TIME OF FALLING
			on_time= R2 - R1 - 1;
    2b20:	20 91 b1 00 	lds	r18, 0x00B1
    2b24:	30 91 b2 00 	lds	r19, 0x00B2
    2b28:	80 91 af 00 	lds	r24, 0x00AF
    2b2c:	90 91 b0 00 	lds	r25, 0x00B0
    2b30:	a9 01       	movw	r20, r18
    2b32:	48 1b       	sub	r20, r24
    2b34:	59 0b       	sbc	r21, r25
    2b36:	ca 01       	movw	r24, r20
    2b38:	01 97       	sbiw	r24, 0x01	; 1
    2b3a:	90 93 a7 00 	sts	0x00A7, r25
    2b3e:	80 93 a6 00 	sts	0x00A6, r24
    2b42:	21 c0       	rjmp	.+66     	; 0x2b86 <ICU_HW+0xaa>
		}
		else if(Local_u8Counter == 3) //ENETR WHEN FALLING INTERRUPT OCCUR AGIAN
    2b44:	80 91 aa 00 	lds	r24, 0x00AA
    2b48:	83 30       	cpi	r24, 0x03	; 3
    2b4a:	e9 f4       	brne	.+58     	; 0x2b86 <ICU_HW+0xaa>
		{
			// RAED ICR1 REGISTER
			R3 = ICU_U16GetICRRegister();
    2b4c:	0e 94 4d 08 	call	0x109a	; 0x109a <ICU_U16GetICRRegister>
    2b50:	90 93 ae 00 	sts	0x00AE, r25
    2b54:	80 93 ad 00 	sts	0x00AD, r24
			//CALCULATE PERIOD TIME DIFFERENCE BETWEEN FALLING AND FALLING
			Period_time = R3 - R2 - 1;
    2b58:	20 91 ad 00 	lds	r18, 0x00AD
    2b5c:	30 91 ae 00 	lds	r19, 0x00AE
    2b60:	80 91 b1 00 	lds	r24, 0x00B1
    2b64:	90 91 b2 00 	lds	r25, 0x00B2
    2b68:	a9 01       	movw	r20, r18
    2b6a:	48 1b       	sub	r20, r24
    2b6c:	59 0b       	sbc	r21, r25
    2b6e:	ca 01       	movw	r24, r20
    2b70:	01 97       	sbiw	r24, 0x01	; 1
    2b72:	90 93 a9 00 	sts	0x00A9, r25
    2b76:	80 93 a8 00 	sts	0x00A8, r24
			//DISABLED INTERRUPT FOR ICU
			ICU_VoidEnableIntrrupt(ICU_INTERRUPT_DISABLE);
    2b7a:	80 e0       	ldi	r24, 0x00	; 0
    2b7c:	90 e0       	ldi	r25, 0x00	; 0
    2b7e:	0e 94 82 08 	call	0x1104	; 0x1104 <ICU_VoidEnableIntrrupt>

			Local_u8Counter = 0;
    2b82:	10 92 aa 00 	sts	0x00AA, r1
		}
}
    2b86:	cf 91       	pop	r28
    2b88:	df 91       	pop	r29
    2b8a:	08 95       	ret

00002b8c <__mulsi3>:
    2b8c:	62 9f       	mul	r22, r18
    2b8e:	d0 01       	movw	r26, r0
    2b90:	73 9f       	mul	r23, r19
    2b92:	f0 01       	movw	r30, r0
    2b94:	82 9f       	mul	r24, r18
    2b96:	e0 0d       	add	r30, r0
    2b98:	f1 1d       	adc	r31, r1
    2b9a:	64 9f       	mul	r22, r20
    2b9c:	e0 0d       	add	r30, r0
    2b9e:	f1 1d       	adc	r31, r1
    2ba0:	92 9f       	mul	r25, r18
    2ba2:	f0 0d       	add	r31, r0
    2ba4:	83 9f       	mul	r24, r19
    2ba6:	f0 0d       	add	r31, r0
    2ba8:	74 9f       	mul	r23, r20
    2baa:	f0 0d       	add	r31, r0
    2bac:	65 9f       	mul	r22, r21
    2bae:	f0 0d       	add	r31, r0
    2bb0:	99 27       	eor	r25, r25
    2bb2:	72 9f       	mul	r23, r18
    2bb4:	b0 0d       	add	r27, r0
    2bb6:	e1 1d       	adc	r30, r1
    2bb8:	f9 1f       	adc	r31, r25
    2bba:	63 9f       	mul	r22, r19
    2bbc:	b0 0d       	add	r27, r0
    2bbe:	e1 1d       	adc	r30, r1
    2bc0:	f9 1f       	adc	r31, r25
    2bc2:	bd 01       	movw	r22, r26
    2bc4:	cf 01       	movw	r24, r30
    2bc6:	11 24       	eor	r1, r1
    2bc8:	08 95       	ret

00002bca <__udivmodhi4>:
    2bca:	aa 1b       	sub	r26, r26
    2bcc:	bb 1b       	sub	r27, r27
    2bce:	51 e1       	ldi	r21, 0x11	; 17
    2bd0:	07 c0       	rjmp	.+14     	; 0x2be0 <__udivmodhi4_ep>

00002bd2 <__udivmodhi4_loop>:
    2bd2:	aa 1f       	adc	r26, r26
    2bd4:	bb 1f       	adc	r27, r27
    2bd6:	a6 17       	cp	r26, r22
    2bd8:	b7 07       	cpc	r27, r23
    2bda:	10 f0       	brcs	.+4      	; 0x2be0 <__udivmodhi4_ep>
    2bdc:	a6 1b       	sub	r26, r22
    2bde:	b7 0b       	sbc	r27, r23

00002be0 <__udivmodhi4_ep>:
    2be0:	88 1f       	adc	r24, r24
    2be2:	99 1f       	adc	r25, r25
    2be4:	5a 95       	dec	r21
    2be6:	a9 f7       	brne	.-22     	; 0x2bd2 <__udivmodhi4_loop>
    2be8:	80 95       	com	r24
    2bea:	90 95       	com	r25
    2bec:	bc 01       	movw	r22, r24
    2bee:	cd 01       	movw	r24, r26
    2bf0:	08 95       	ret

00002bf2 <__divmodhi4>:
    2bf2:	97 fb       	bst	r25, 7
    2bf4:	09 2e       	mov	r0, r25
    2bf6:	07 26       	eor	r0, r23
    2bf8:	0a d0       	rcall	.+20     	; 0x2c0e <__divmodhi4_neg1>
    2bfa:	77 fd       	sbrc	r23, 7
    2bfc:	04 d0       	rcall	.+8      	; 0x2c06 <__divmodhi4_neg2>
    2bfe:	e5 df       	rcall	.-54     	; 0x2bca <__udivmodhi4>
    2c00:	06 d0       	rcall	.+12     	; 0x2c0e <__divmodhi4_neg1>
    2c02:	00 20       	and	r0, r0
    2c04:	1a f4       	brpl	.+6      	; 0x2c0c <__divmodhi4_exit>

00002c06 <__divmodhi4_neg2>:
    2c06:	70 95       	com	r23
    2c08:	61 95       	neg	r22
    2c0a:	7f 4f       	sbci	r23, 0xFF	; 255

00002c0c <__divmodhi4_exit>:
    2c0c:	08 95       	ret

00002c0e <__divmodhi4_neg1>:
    2c0e:	f6 f7       	brtc	.-4      	; 0x2c0c <__divmodhi4_exit>
    2c10:	90 95       	com	r25
    2c12:	81 95       	neg	r24
    2c14:	9f 4f       	sbci	r25, 0xFF	; 255
    2c16:	08 95       	ret

00002c18 <__udivmodsi4>:
    2c18:	a1 e2       	ldi	r26, 0x21	; 33
    2c1a:	1a 2e       	mov	r1, r26
    2c1c:	aa 1b       	sub	r26, r26
    2c1e:	bb 1b       	sub	r27, r27
    2c20:	fd 01       	movw	r30, r26
    2c22:	0d c0       	rjmp	.+26     	; 0x2c3e <__udivmodsi4_ep>

00002c24 <__udivmodsi4_loop>:
    2c24:	aa 1f       	adc	r26, r26
    2c26:	bb 1f       	adc	r27, r27
    2c28:	ee 1f       	adc	r30, r30
    2c2a:	ff 1f       	adc	r31, r31
    2c2c:	a2 17       	cp	r26, r18
    2c2e:	b3 07       	cpc	r27, r19
    2c30:	e4 07       	cpc	r30, r20
    2c32:	f5 07       	cpc	r31, r21
    2c34:	20 f0       	brcs	.+8      	; 0x2c3e <__udivmodsi4_ep>
    2c36:	a2 1b       	sub	r26, r18
    2c38:	b3 0b       	sbc	r27, r19
    2c3a:	e4 0b       	sbc	r30, r20
    2c3c:	f5 0b       	sbc	r31, r21

00002c3e <__udivmodsi4_ep>:
    2c3e:	66 1f       	adc	r22, r22
    2c40:	77 1f       	adc	r23, r23
    2c42:	88 1f       	adc	r24, r24
    2c44:	99 1f       	adc	r25, r25
    2c46:	1a 94       	dec	r1
    2c48:	69 f7       	brne	.-38     	; 0x2c24 <__udivmodsi4_loop>
    2c4a:	60 95       	com	r22
    2c4c:	70 95       	com	r23
    2c4e:	80 95       	com	r24
    2c50:	90 95       	com	r25
    2c52:	9b 01       	movw	r18, r22
    2c54:	ac 01       	movw	r20, r24
    2c56:	bd 01       	movw	r22, r26
    2c58:	cf 01       	movw	r24, r30
    2c5a:	08 95       	ret

00002c5c <__prologue_saves__>:
    2c5c:	2f 92       	push	r2
    2c5e:	3f 92       	push	r3
    2c60:	4f 92       	push	r4
    2c62:	5f 92       	push	r5
    2c64:	6f 92       	push	r6
    2c66:	7f 92       	push	r7
    2c68:	8f 92       	push	r8
    2c6a:	9f 92       	push	r9
    2c6c:	af 92       	push	r10
    2c6e:	bf 92       	push	r11
    2c70:	cf 92       	push	r12
    2c72:	df 92       	push	r13
    2c74:	ef 92       	push	r14
    2c76:	ff 92       	push	r15
    2c78:	0f 93       	push	r16
    2c7a:	1f 93       	push	r17
    2c7c:	cf 93       	push	r28
    2c7e:	df 93       	push	r29
    2c80:	cd b7       	in	r28, 0x3d	; 61
    2c82:	de b7       	in	r29, 0x3e	; 62
    2c84:	ca 1b       	sub	r28, r26
    2c86:	db 0b       	sbc	r29, r27
    2c88:	0f b6       	in	r0, 0x3f	; 63
    2c8a:	f8 94       	cli
    2c8c:	de bf       	out	0x3e, r29	; 62
    2c8e:	0f be       	out	0x3f, r0	; 63
    2c90:	cd bf       	out	0x3d, r28	; 61
    2c92:	09 94       	ijmp

00002c94 <__epilogue_restores__>:
    2c94:	2a 88       	ldd	r2, Y+18	; 0x12
    2c96:	39 88       	ldd	r3, Y+17	; 0x11
    2c98:	48 88       	ldd	r4, Y+16	; 0x10
    2c9a:	5f 84       	ldd	r5, Y+15	; 0x0f
    2c9c:	6e 84       	ldd	r6, Y+14	; 0x0e
    2c9e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2ca0:	8c 84       	ldd	r8, Y+12	; 0x0c
    2ca2:	9b 84       	ldd	r9, Y+11	; 0x0b
    2ca4:	aa 84       	ldd	r10, Y+10	; 0x0a
    2ca6:	b9 84       	ldd	r11, Y+9	; 0x09
    2ca8:	c8 84       	ldd	r12, Y+8	; 0x08
    2caa:	df 80       	ldd	r13, Y+7	; 0x07
    2cac:	ee 80       	ldd	r14, Y+6	; 0x06
    2cae:	fd 80       	ldd	r15, Y+5	; 0x05
    2cb0:	0c 81       	ldd	r16, Y+4	; 0x04
    2cb2:	1b 81       	ldd	r17, Y+3	; 0x03
    2cb4:	aa 81       	ldd	r26, Y+2	; 0x02
    2cb6:	b9 81       	ldd	r27, Y+1	; 0x01
    2cb8:	ce 0f       	add	r28, r30
    2cba:	d1 1d       	adc	r29, r1
    2cbc:	0f b6       	in	r0, 0x3f	; 63
    2cbe:	f8 94       	cli
    2cc0:	de bf       	out	0x3e, r29	; 62
    2cc2:	0f be       	out	0x3f, r0	; 63
    2cc4:	cd bf       	out	0x3d, r28	; 61
    2cc6:	ed 01       	movw	r28, r26
    2cc8:	08 95       	ret

00002cca <_exit>:
    2cca:	f8 94       	cli

00002ccc <__stop_program>:
    2ccc:	ff cf       	rjmp	.-2      	; 0x2ccc <__stop_program>
