Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@91:101@HdlIdDef
wire sdo_fifo_in_valid;

wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;
wire sdi_fifo_almost_full;

wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;

reg up_reset = 1'b1;
wire up_resetn = ~up_reset;

Diff Content:
- 96 wire [7:0] sdi_fifo_out_data;
+ 96 wire [31:0] sdi_fifo_out_data;

Clone Blocks:
Clone Blocks 1:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@96:106
wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;

reg up_reset = 1'b1;
wire up_resetn = ~up_reset;

reg  [31:0]  up_rdata = 'd0;
reg          up_wack = 1'b0;
reg          up_rack = 1'b0;
wire         up_wreq;

Clone Blocks 2:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@93:103
wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;
wire sdi_fifo_almost_full;

wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;

reg up_reset = 1'b1;
wire up_resetn = ~up_reset;

reg  [31:0]  up_rdata = 'd0;

Clone Blocks 3:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@88:98

wire [7:0] sdo_fifo_in_data;
wire sdo_fifo_in_ready;
wire sdo_fifo_in_valid;

wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;
wire sdi_fifo_almost_full;

wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;

Clone Blocks 4:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@92:102

wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;
wire sdi_fifo_almost_full;

wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;

reg up_reset = 1'b1;
wire up_resetn = ~up_reset;


Clone Blocks 5:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@89:99
wire [7:0] sdo_fifo_in_data;
wire sdo_fifo_in_ready;
wire sdo_fifo_in_valid;

wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;
wire sdi_fifo_almost_full;

wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;


Clone Blocks 6:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@95:105

wire [7:0] sdi_fifo_out_data;
wire sdi_fifo_out_ready;
wire sdi_fifo_out_valid;

reg up_reset = 1'b1;
wire up_resetn = ~up_reset;

reg  [31:0]  up_rdata = 'd0;
reg          up_wack = 1'b0;
reg          up_rack = 1'b0;

Clone Blocks 7:
hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@86:96
wire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;
wire sdo_fifo_almost_empty;

wire [7:0] sdo_fifo_in_data;
wire sdo_fifo_in_ready;
wire sdo_fifo_in_valid;

wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;
wire sdi_fifo_almost_full;

wire [7:0] sdi_fifo_out_data;

