// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _knn_vote_HH_
#define _knn_vote_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "knn_vote_score.h"

namespace ap_rtl {

struct knn_vote : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > knn_set_V_address0;
    sc_out< sc_logic > knn_set_V_ce0;
    sc_out< sc_logic > knn_set_V_we0;
    sc_out< sc_lv<6> > knn_set_V_d0;
    sc_in< sc_lv<6> > knn_set_V_q0;
    sc_out< sc_lv<5> > knn_set_V_address1;
    sc_out< sc_logic > knn_set_V_ce1;
    sc_in< sc_lv<6> > knn_set_V_q1;
    sc_out< sc_lv<4> > ap_return;


    // Module declarations
    knn_vote(sc_module_name name);
    SC_HAS_PROCESS(knn_vote);

    ~knn_vote();

    sc_trace_file* mVcdFile;

    knn_vote_score* score_U;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > k_reg_413;
    sc_signal< sc_lv<4> > agg_result_V_reg_424;
    sc_signal< sc_lv<32> > max_score_reg_436;
    sc_signal< sc_lv<4> > min_index_V_reg_448;
    sc_signal< sc_lv<1> > exitcond2_fu_460_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_1_fu_466_p2;
    sc_signal< sc_lv<1> > exitcond3_fu_477_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_1552;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<2> > k_1_fu_483_p2;
    sc_signal< sc_lv<2> > k_1_reg_1556;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_9_fu_489_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_1561;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_9_0_1_fu_503_p2;
    sc_signal< sc_lv<1> > tmp_9_0_1_reg_1566;
    sc_signal< sc_lv<6> > knn_set_V_load_1_080_2_fu_509_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_1_080_2_reg_1572;
    sc_signal< sc_lv<1> > tmp_9_0_2_fu_517_p2;
    sc_signal< sc_lv<1> > tmp_9_0_2_reg_1578;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > tmp_9_1_fu_529_p2;
    sc_signal< sc_lv<1> > tmp_9_1_reg_1583;
    sc_signal< sc_lv<6> > p_080_2_1_fu_535_p3;
    sc_signal< sc_lv<6> > p_080_2_1_reg_1590;
    sc_signal< sc_lv<1> > tmp_9_1_1_fu_543_p2;
    sc_signal< sc_lv<1> > tmp_9_1_1_reg_1596;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > tmp_9_1_2_fu_555_p2;
    sc_signal< sc_lv<1> > tmp_9_1_2_reg_1601;
    sc_signal< sc_lv<6> > p_080_2_1_2_fu_561_p3;
    sc_signal< sc_lv<6> > p_080_2_1_2_reg_1607;
    sc_signal< sc_lv<1> > tmp_9_2_fu_569_p2;
    sc_signal< sc_lv<1> > tmp_9_2_reg_1613;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > tmp_9_2_1_fu_581_p2;
    sc_signal< sc_lv<1> > tmp_9_2_1_reg_1618;
    sc_signal< sc_lv<6> > knn_set_V_load_7_080_2_2_fu_587_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_7_080_2_2_reg_1624;
    sc_signal< sc_lv<1> > tmp_9_2_2_fu_595_p2;
    sc_signal< sc_lv<1> > tmp_9_2_2_reg_1630;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<1> > tmp_9_3_fu_607_p2;
    sc_signal< sc_lv<1> > tmp_9_3_reg_1635;
    sc_signal< sc_lv<6> > p_080_2_3_fu_613_p3;
    sc_signal< sc_lv<6> > p_080_2_3_reg_1642;
    sc_signal< sc_lv<4> > p_072_2_2_fu_711_p3;
    sc_signal< sc_lv<4> > p_072_2_2_reg_1648;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<1> > tmp_11_fu_730_p2;
    sc_signal< sc_lv<1> > tmp_11_reg_1653;
    sc_signal< sc_lv<3> > min_dist_record_2_3_fu_741_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_3_reg_1658;
    sc_signal< sc_lv<1> > tmp_9_3_1_fu_749_p2;
    sc_signal< sc_lv<1> > tmp_9_3_1_reg_1663;
    sc_signal< sc_lv<1> > tmp_9_3_2_fu_761_p2;
    sc_signal< sc_lv<1> > tmp_9_3_2_reg_1668;
    sc_signal< sc_lv<6> > p_080_2_3_2_fu_767_p3;
    sc_signal< sc_lv<6> > p_080_2_3_2_reg_1674;
    sc_signal< sc_lv<1> > tmp_9_4_fu_775_p2;
    sc_signal< sc_lv<1> > tmp_9_4_reg_1680;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<1> > tmp_9_4_1_fu_787_p2;
    sc_signal< sc_lv<1> > tmp_9_4_1_reg_1685;
    sc_signal< sc_lv<6> > knn_set_V_load_13_080_2_4_fu_793_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_13_080_2_4_reg_1691;
    sc_signal< sc_lv<4> > p_072_2_4_fu_850_p3;
    sc_signal< sc_lv<4> > p_072_2_4_reg_1697;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<3> > p_min_dist_record_2_4_fu_861_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_4_reg_1702;
    sc_signal< sc_lv<1> > tmp_9_4_2_fu_869_p2;
    sc_signal< sc_lv<1> > tmp_9_4_2_reg_1707;
    sc_signal< sc_lv<1> > tmp_9_5_fu_881_p2;
    sc_signal< sc_lv<1> > tmp_9_5_reg_1712;
    sc_signal< sc_lv<6> > p_080_2_5_fu_887_p3;
    sc_signal< sc_lv<6> > p_080_2_5_reg_1719;
    sc_signal< sc_lv<1> > tmp_9_5_1_fu_895_p2;
    sc_signal< sc_lv<1> > tmp_9_5_1_reg_1725;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<1> > tmp_9_5_2_fu_907_p2;
    sc_signal< sc_lv<1> > tmp_9_5_2_reg_1730;
    sc_signal< sc_lv<6> > p_080_2_5_2_fu_913_p3;
    sc_signal< sc_lv<6> > p_080_2_5_2_reg_1736;
    sc_signal< sc_lv<1> > tmp_15_fu_921_p2;
    sc_signal< sc_lv<1> > tmp_15_reg_1742;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<1> > tmp_16_fu_939_p2;
    sc_signal< sc_lv<1> > tmp_16_reg_1747;
    sc_signal< sc_lv<3> > min_dist_record_2_5_2_fu_950_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_5_2_reg_1752;
    sc_signal< sc_lv<1> > tmp_9_6_fu_958_p2;
    sc_signal< sc_lv<1> > tmp_9_6_reg_1757;
    sc_signal< sc_lv<1> > tmp_9_6_1_fu_970_p2;
    sc_signal< sc_lv<1> > tmp_9_6_1_reg_1762;
    sc_signal< sc_lv<6> > knn_set_V_load_19_080_2_6_fu_976_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_19_080_2_6_reg_1768;
    sc_signal< sc_lv<1> > tmp_17_fu_997_p2;
    sc_signal< sc_lv<1> > tmp_17_reg_1774;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<4> > p_072_2_6_fu_1014_p3;
    sc_signal< sc_lv<4> > p_072_2_6_reg_1779;
    sc_signal< sc_lv<1> > tmp_9_6_2_fu_1022_p2;
    sc_signal< sc_lv<1> > tmp_9_6_2_reg_1784;
    sc_signal< sc_lv<1> > tmp_9_7_fu_1034_p2;
    sc_signal< sc_lv<1> > tmp_9_7_reg_1789;
    sc_signal< sc_lv<6> > p_080_2_7_fu_1040_p3;
    sc_signal< sc_lv<6> > p_080_2_7_reg_1796;
    sc_signal< sc_lv<1> > tmp_19_fu_1057_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_1802;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<3> > min_dist_record_2_7_fu_1068_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_7_reg_1807;
    sc_signal< sc_lv<1> > tmp_9_7_1_fu_1076_p2;
    sc_signal< sc_lv<1> > tmp_9_7_1_reg_1812;
    sc_signal< sc_lv<1> > tmp_9_7_2_fu_1088_p2;
    sc_signal< sc_lv<1> > tmp_9_7_2_reg_1817;
    sc_signal< sc_lv<6> > p_080_2_7_2_fu_1094_p3;
    sc_signal< sc_lv<6> > p_080_2_7_2_reg_1823;
    sc_signal< sc_lv<1> > tmp_9_8_fu_1102_p2;
    sc_signal< sc_lv<1> > tmp_9_8_reg_1829;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state16_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<1> > tmp_9_8_1_fu_1114_p2;
    sc_signal< sc_lv<1> > tmp_9_8_1_reg_1834;
    sc_signal< sc_lv<6> > knn_set_V_load_25_080_2_8_fu_1120_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_25_080_2_8_reg_1840;
    sc_signal< sc_lv<4> > p_072_2_8_fu_1177_p3;
    sc_signal< sc_lv<4> > p_072_2_8_reg_1846;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state17_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<3> > p_min_dist_record_2_8_fu_1188_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_8_reg_1851;
    sc_signal< sc_lv<1> > tmp_9_8_2_fu_1196_p2;
    sc_signal< sc_lv<1> > tmp_9_8_2_reg_1856;
    sc_signal< sc_lv<1> > tmp_9_9_fu_1208_p2;
    sc_signal< sc_lv<1> > tmp_9_9_reg_1861;
    sc_signal< sc_lv<6> > p_080_2_9_fu_1214_p3;
    sc_signal< sc_lv<6> > p_080_2_9_reg_1868;
    sc_signal< sc_lv<1> > tmp_23_fu_1222_p2;
    sc_signal< sc_lv<1> > tmp_23_reg_1874;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state18_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<1> > tmp_9_9_2_fu_1238_p2;
    sc_signal< sc_lv<1> > tmp_9_9_2_reg_1880;
    sc_signal< sc_lv<1> > tmp_24_fu_1244_p2;
    sc_signal< sc_lv<1> > tmp_24_reg_1885;
    sc_signal< sc_lv<4> > score_addr_2_reg_1891;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_state19_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<1> > exitcond_fu_1354_p2;
    sc_signal< sc_lv<1> > exitcond_reg_1896;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > i_2_fu_1360_p2;
    sc_signal< sc_lv<4> > i_2_reg_1900;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > min_index_V_agg_result_V_fu_1377_p3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<32> > max_score_2_max_score_fu_1385_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state22;
    sc_signal< sc_lv<4> > score_address0;
    sc_signal< sc_logic > score_ce0;
    sc_signal< sc_logic > score_we0;
    sc_signal< sc_lv<32> > score_d0;
    sc_signal< sc_lv<32> > score_q0;
    sc_signal< sc_lv<4> > i_reg_402;
    sc_signal< sc_lv<2> > k_phi_fu_417_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > min_index_V_phi_fu_452_p4;
    sc_signal< sc_lv<64> > tmp_fu_472_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1297_p1;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_lv<64> > tmp_4_fu_1342_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_1366_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_1347_p2;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_lv<6> > p_080_2_fu_495_p3;
    sc_signal< sc_lv<6> > p_080_2_0_2_fu_522_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_4_080_2_1_fu_548_p3;
    sc_signal< sc_lv<6> > p_080_2_2_fu_574_p3;
    sc_signal< sc_lv<6> > p_080_2_2_2_fu_600_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_621_p2;
    sc_signal< sc_lv<3> > min_dist_record_2_cast_fu_633_p1;
    sc_signal< sc_lv<1> > tmp_6_fu_647_p2;
    sc_signal< sc_lv<4> > p_072_2_0_2_fu_644_p1;
    sc_signal< sc_lv<4> > p_072_2_fu_625_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_0_2_cast_cast_fu_659_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_fu_636_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_674_p2;
    sc_signal< sc_lv<3> > p_min_dist_record_2_1_cast_cast_fu_678_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_1_fu_666_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_693_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_705_p2;
    sc_signal< sc_lv<4> > p_072_2_1_2_cast_fu_697_p3;
    sc_signal< sc_lv<4> > p_072_2_1_fu_651_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_2_cast_fu_719_p1;
    sc_signal< sc_lv<3> > min_dist_record_2_1_2_fu_685_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_2_2_cast_cast_fu_734_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_2_fu_722_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_10_080_2_3_fu_754_p3;
    sc_signal< sc_lv<6> > p_080_2_4_fu_780_p3;
    sc_signal< sc_lv<4> > p_072_2_2_2_cast_cast_fu_801_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_814_p2;
    sc_signal< sc_lv<3> > p_min_dist_record_2_3_cast_cast_fu_818_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_832_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_844_p2;
    sc_signal< sc_lv<4> > p_072_2_3_2_cast_fu_836_p3;
    sc_signal< sc_lv<4> > p_072_2_3_fu_808_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_4_cast_fu_858_p1;
    sc_signal< sc_lv<3> > min_dist_record_2_3_2_fu_825_p3;
    sc_signal< sc_lv<6> > p_080_2_4_2_fu_874_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_16_080_2_5_fu_900_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_4_2_cast_cast_fu_925_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_5_cast_cast_fu_943_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_5_fu_932_p3;
    sc_signal< sc_lv<6> > p_080_2_6_fu_963_p3;
    sc_signal< sc_lv<4> > p_072_2_4_2_cast_cast_fu_984_p3;
    sc_signal< sc_lv<1> > tmp_18_fu_1009_p2;
    sc_signal< sc_lv<4> > p_072_2_5_2_cast_fu_1001_p3;
    sc_signal< sc_lv<4> > p_072_2_5_fu_991_p3;
    sc_signal< sc_lv<6> > p_080_2_6_2_fu_1027_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_6_cast_fu_1048_p1;
    sc_signal< sc_lv<3> > min_dist_record_2_6_2_cast_cast_fu_1061_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_6_fu_1051_p3;
    sc_signal< sc_lv<6> > knn_set_V_load_22_080_2_7_fu_1081_p3;
    sc_signal< sc_lv<6> > p_080_2_8_fu_1107_p3;
    sc_signal< sc_lv<4> > p_072_2_6_2_cast_cast_fu_1128_p3;
    sc_signal< sc_lv<1> > tmp_20_fu_1141_p2;
    sc_signal< sc_lv<3> > p_min_dist_record_2_7_cast_cast_fu_1145_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_1159_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_1171_p2;
    sc_signal< sc_lv<4> > p_072_2_7_2_fu_1163_p3;
    sc_signal< sc_lv<4> > p_072_2_7_fu_1135_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_8_cast_fu_1185_p1;
    sc_signal< sc_lv<3> > min_dist_record_2_7_2_fu_1152_p3;
    sc_signal< sc_lv<6> > p_080_2_8_2_fu_1201_p3;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_lv<1> > tmp_9_9_1_fu_1226_p2;
    sc_signal< sc_lv<6> > knn_set_V_load_28_080_2_9_fu_1231_p3;
    sc_signal< sc_lv<4> > p_072_2_8_2_fu_1250_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_8_2_cast_cast_fu_1263_p3;
    sc_signal< sc_lv<4> > p_072_2_9_fu_1257_p3;
    sc_signal< sc_lv<3> > p_min_dist_record_2_9_cast_cast_fu_1283_p3;
    sc_signal< sc_lv<3> > min_dist_record_2_9_fu_1270_p3;
    sc_signal< sc_lv<4> > p_072_2_9_2_fu_1276_p3;
    sc_signal< sc_lv<6> > p_shl2_fu_1306_p3;
    sc_signal< sc_lv<7> > p_shl2_cast_fu_1314_p1;
    sc_signal< sc_lv<7> > lhs_V_cast2_fu_1302_p1;
    sc_signal< sc_lv<7> > r_V_fu_1318_p2;
    sc_signal< sc_lv<36> > r_V_cast_fu_1324_p1;
    sc_signal< sc_lv<3> > min_dist_record_2_9_2_fu_1290_p3;
    sc_signal< sc_lv<37> > lhs_V_fu_1328_p1;
    sc_signal< sc_lv<37> > rhs_V_fu_1332_p1;
    sc_signal< sc_lv<37> > r_V_1_fu_1336_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_1371_p2;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_fsm_state1;
    static const sc_lv<22> ap_ST_fsm_state2;
    static const sc_lv<22> ap_ST_fsm_pp0_stage0;
    static const sc_lv<22> ap_ST_fsm_pp0_stage1;
    static const sc_lv<22> ap_ST_fsm_pp0_stage2;
    static const sc_lv<22> ap_ST_fsm_pp0_stage3;
    static const sc_lv<22> ap_ST_fsm_pp0_stage4;
    static const sc_lv<22> ap_ST_fsm_pp0_stage5;
    static const sc_lv<22> ap_ST_fsm_pp0_stage6;
    static const sc_lv<22> ap_ST_fsm_pp0_stage7;
    static const sc_lv<22> ap_ST_fsm_pp0_stage8;
    static const sc_lv<22> ap_ST_fsm_pp0_stage9;
    static const sc_lv<22> ap_ST_fsm_pp0_stage10;
    static const sc_lv<22> ap_ST_fsm_pp0_stage11;
    static const sc_lv<22> ap_ST_fsm_pp0_stage12;
    static const sc_lv<22> ap_ST_fsm_pp0_stage13;
    static const sc_lv<22> ap_ST_fsm_pp0_stage14;
    static const sc_lv<22> ap_ST_fsm_pp0_stage15;
    static const sc_lv<22> ap_ST_fsm_pp0_stage16;
    static const sc_lv<22> ap_ST_fsm_state21;
    static const sc_lv<22> ap_ST_fsm_pp1_stage0;
    static const sc_lv<22> ap_ST_fsm_state24;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<64> ap_const_lv64_10;
    static const sc_lv<64> ap_const_lv64_11;
    static const sc_lv<64> ap_const_lv64_12;
    static const sc_lv<64> ap_const_lv64_13;
    static const sc_lv<64> ap_const_lv64_14;
    static const sc_lv<64> ap_const_lv64_15;
    static const sc_lv<64> ap_const_lv64_16;
    static const sc_lv<64> ap_const_lv64_17;
    static const sc_lv<64> ap_const_lv64_18;
    static const sc_lv<64> ap_const_lv64_19;
    static const sc_lv<64> ap_const_lv64_1A;
    static const sc_lv<64> ap_const_lv64_1B;
    static const sc_lv<64> ap_const_lv64_1C;
    static const sc_lv<64> ap_const_lv64_1D;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<32> ap_const_lv32_15;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state24();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage0_iter1();
    void thread_ap_block_state22_pp1_stage0_iter0();
    void thread_ap_block_state23_pp1_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state22();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_exitcond2_fu_460_p2();
    void thread_exitcond3_fu_477_p2();
    void thread_exitcond_fu_1354_p2();
    void thread_i_1_fu_466_p2();
    void thread_i_2_fu_1360_p2();
    void thread_k_1_fu_483_p2();
    void thread_k_phi_fu_417_p4();
    void thread_knn_set_V_address0();
    void thread_knn_set_V_address1();
    void thread_knn_set_V_ce0();
    void thread_knn_set_V_ce1();
    void thread_knn_set_V_d0();
    void thread_knn_set_V_load_10_080_2_3_fu_754_p3();
    void thread_knn_set_V_load_13_080_2_4_fu_793_p3();
    void thread_knn_set_V_load_16_080_2_5_fu_900_p3();
    void thread_knn_set_V_load_19_080_2_6_fu_976_p3();
    void thread_knn_set_V_load_1_080_2_fu_509_p3();
    void thread_knn_set_V_load_22_080_2_7_fu_1081_p3();
    void thread_knn_set_V_load_25_080_2_8_fu_1120_p3();
    void thread_knn_set_V_load_28_080_2_9_fu_1231_p3();
    void thread_knn_set_V_load_4_080_2_1_fu_548_p3();
    void thread_knn_set_V_load_7_080_2_2_fu_587_p3();
    void thread_knn_set_V_we0();
    void thread_lhs_V_cast2_fu_1302_p1();
    void thread_lhs_V_fu_1328_p1();
    void thread_max_score_2_max_score_fu_1385_p3();
    void thread_min_dist_record_2_0_2_cast_cast_fu_659_p3();
    void thread_min_dist_record_2_1_2_fu_685_p3();
    void thread_min_dist_record_2_1_fu_666_p3();
    void thread_min_dist_record_2_2_2_cast_cast_fu_734_p3();
    void thread_min_dist_record_2_2_cast_fu_719_p1();
    void thread_min_dist_record_2_3_2_fu_825_p3();
    void thread_min_dist_record_2_3_fu_741_p3();
    void thread_min_dist_record_2_4_2_cast_cast_fu_925_p3();
    void thread_min_dist_record_2_4_cast_fu_858_p1();
    void thread_min_dist_record_2_5_2_fu_950_p3();
    void thread_min_dist_record_2_5_fu_932_p3();
    void thread_min_dist_record_2_6_2_cast_cast_fu_1061_p3();
    void thread_min_dist_record_2_6_cast_fu_1048_p1();
    void thread_min_dist_record_2_7_2_fu_1152_p3();
    void thread_min_dist_record_2_7_fu_1068_p3();
    void thread_min_dist_record_2_8_2_cast_cast_fu_1263_p3();
    void thread_min_dist_record_2_8_cast_fu_1185_p1();
    void thread_min_dist_record_2_9_2_fu_1290_p3();
    void thread_min_dist_record_2_9_fu_1270_p3();
    void thread_min_dist_record_2_cast_fu_633_p1();
    void thread_min_index_V_agg_result_V_fu_1377_p3();
    void thread_min_index_V_phi_fu_452_p4();
    void thread_p_072_2_0_2_fu_644_p1();
    void thread_p_072_2_1_2_cast_fu_697_p3();
    void thread_p_072_2_1_fu_651_p3();
    void thread_p_072_2_2_2_cast_cast_fu_801_p3();
    void thread_p_072_2_2_fu_711_p3();
    void thread_p_072_2_3_2_cast_fu_836_p3();
    void thread_p_072_2_3_fu_808_p3();
    void thread_p_072_2_4_2_cast_cast_fu_984_p3();
    void thread_p_072_2_4_fu_850_p3();
    void thread_p_072_2_5_2_cast_fu_1001_p3();
    void thread_p_072_2_5_fu_991_p3();
    void thread_p_072_2_6_2_cast_cast_fu_1128_p3();
    void thread_p_072_2_6_fu_1014_p3();
    void thread_p_072_2_7_2_fu_1163_p3();
    void thread_p_072_2_7_fu_1135_p3();
    void thread_p_072_2_8_2_fu_1250_p3();
    void thread_p_072_2_8_fu_1177_p3();
    void thread_p_072_2_9_2_fu_1276_p3();
    void thread_p_072_2_9_fu_1257_p3();
    void thread_p_072_2_fu_625_p3();
    void thread_p_080_2_0_2_fu_522_p3();
    void thread_p_080_2_1_2_fu_561_p3();
    void thread_p_080_2_1_fu_535_p3();
    void thread_p_080_2_2_2_fu_600_p3();
    void thread_p_080_2_2_fu_574_p3();
    void thread_p_080_2_3_2_fu_767_p3();
    void thread_p_080_2_3_fu_613_p3();
    void thread_p_080_2_4_2_fu_874_p3();
    void thread_p_080_2_4_fu_780_p3();
    void thread_p_080_2_5_2_fu_913_p3();
    void thread_p_080_2_5_fu_887_p3();
    void thread_p_080_2_6_2_fu_1027_p3();
    void thread_p_080_2_6_fu_963_p3();
    void thread_p_080_2_7_2_fu_1094_p3();
    void thread_p_080_2_7_fu_1040_p3();
    void thread_p_080_2_8_2_fu_1201_p3();
    void thread_p_080_2_8_fu_1107_p3();
    void thread_p_080_2_9_fu_1214_p3();
    void thread_p_080_2_fu_495_p3();
    void thread_p_min_dist_record_2_1_cast_cast_fu_678_p3();
    void thread_p_min_dist_record_2_2_fu_722_p3();
    void thread_p_min_dist_record_2_3_cast_cast_fu_818_p3();
    void thread_p_min_dist_record_2_4_fu_861_p3();
    void thread_p_min_dist_record_2_5_cast_cast_fu_943_p3();
    void thread_p_min_dist_record_2_6_fu_1051_p3();
    void thread_p_min_dist_record_2_7_cast_cast_fu_1145_p3();
    void thread_p_min_dist_record_2_8_fu_1188_p3();
    void thread_p_min_dist_record_2_9_cast_cast_fu_1283_p3();
    void thread_p_min_dist_record_2_fu_636_p3();
    void thread_p_shl2_cast_fu_1314_p1();
    void thread_p_shl2_fu_1306_p3();
    void thread_r_V_1_fu_1336_p2();
    void thread_r_V_cast_fu_1324_p1();
    void thread_r_V_fu_1318_p2();
    void thread_rhs_V_fu_1332_p1();
    void thread_score_address0();
    void thread_score_ce0();
    void thread_score_d0();
    void thread_score_we0();
    void thread_tmp_10_fu_705_p2();
    void thread_tmp_11_fu_730_p2();
    void thread_tmp_12_fu_814_p2();
    void thread_tmp_13_fu_832_p2();
    void thread_tmp_14_fu_844_p2();
    void thread_tmp_15_fu_921_p2();
    void thread_tmp_16_fu_939_p2();
    void thread_tmp_17_fu_997_p2();
    void thread_tmp_18_fu_1009_p2();
    void thread_tmp_19_fu_1057_p2();
    void thread_tmp_1_fu_1371_p2();
    void thread_tmp_20_fu_1141_p2();
    void thread_tmp_21_fu_1159_p2();
    void thread_tmp_22_fu_1171_p2();
    void thread_tmp_23_fu_1222_p2();
    void thread_tmp_24_fu_1244_p2();
    void thread_tmp_2_fu_1297_p1();
    void thread_tmp_3_fu_1347_p2();
    void thread_tmp_4_fu_1342_p1();
    void thread_tmp_5_fu_621_p2();
    void thread_tmp_6_fu_647_p2();
    void thread_tmp_7_fu_674_p2();
    void thread_tmp_8_fu_693_p2();
    void thread_tmp_9_0_1_fu_503_p2();
    void thread_tmp_9_0_2_fu_517_p2();
    void thread_tmp_9_1_1_fu_543_p2();
    void thread_tmp_9_1_2_fu_555_p2();
    void thread_tmp_9_1_fu_529_p2();
    void thread_tmp_9_2_1_fu_581_p2();
    void thread_tmp_9_2_2_fu_595_p2();
    void thread_tmp_9_2_fu_569_p2();
    void thread_tmp_9_3_1_fu_749_p2();
    void thread_tmp_9_3_2_fu_761_p2();
    void thread_tmp_9_3_fu_607_p2();
    void thread_tmp_9_4_1_fu_787_p2();
    void thread_tmp_9_4_2_fu_869_p2();
    void thread_tmp_9_4_fu_775_p2();
    void thread_tmp_9_5_1_fu_895_p2();
    void thread_tmp_9_5_2_fu_907_p2();
    void thread_tmp_9_5_fu_881_p2();
    void thread_tmp_9_6_1_fu_970_p2();
    void thread_tmp_9_6_2_fu_1022_p2();
    void thread_tmp_9_6_fu_958_p2();
    void thread_tmp_9_7_1_fu_1076_p2();
    void thread_tmp_9_7_2_fu_1088_p2();
    void thread_tmp_9_7_fu_1034_p2();
    void thread_tmp_9_8_1_fu_1114_p2();
    void thread_tmp_9_8_2_fu_1196_p2();
    void thread_tmp_9_8_fu_1102_p2();
    void thread_tmp_9_9_1_fu_1226_p2();
    void thread_tmp_9_9_2_fu_1238_p2();
    void thread_tmp_9_9_fu_1208_p2();
    void thread_tmp_9_fu_489_p2();
    void thread_tmp_fu_472_p1();
    void thread_tmp_s_fu_1366_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
