
PWN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048c4  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004b1c  08004b1c  00005b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b2c  08004b2c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004b2c  08004b2c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004b2c  08004b2c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b2c  08004b2c  00005b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b30  08004b30  00005b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004b34  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  2000000c  08004b40  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08004b40  000060e8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa16  00000000  00000000  00006042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b81  00000000  00000000  00015a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  000175e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3b  00000000  00000000  00018470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020cca  00000000  00000000  00018fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fdae  00000000  00000000  00039c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9651  00000000  00000000  00049a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00123074  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003eec  00000000  00000000  001230b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  00126fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	2000000c 	.word	0x2000000c
 8000274:	00000000 	.word	0x00000000
 8000278:	08004b04 	.word	0x08004b04

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000010 	.word	0x20000010
 8000294:	08004b04 	.word	0x08004b04

08000298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029c:	f000 fb5c 	bl	8000958 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a0:	f000 f840 	bl	8000324 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a4:	f000 f994 	bl	80005d0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80002a8:	f000 f89c 	bl	80003e4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80002ac:	f000 f8fc 	bl	80004a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // Запускаем ШИМ на канале 2 (по вашим настройкам)
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80002b0:	2104      	movs	r1, #4
 80002b2:	4817      	ldr	r0, [pc, #92]	@ (8000310 <main+0x78>)
 80002b4:	f003 fe54 	bl	8003f60 <HAL_TIM_PWM_Start>

  // Запускаем АЦП
  HAL_ADC_Start(&hadc1);
 80002b8:	4816      	ldr	r0, [pc, #88]	@ (8000314 <main+0x7c>)
 80002ba:	f000 ffb3 	bl	8001224 <HAL_ADC_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Запускаем преобразование АЦП
    HAL_ADC_Start(&hadc1);
 80002be:	4815      	ldr	r0, [pc, #84]	@ (8000314 <main+0x7c>)
 80002c0:	f000 ffb0 	bl	8001224 <HAL_ADC_Start>

    // Ждем завершения преобразования
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 80002c4:	210a      	movs	r1, #10
 80002c6:	4813      	ldr	r0, [pc, #76]	@ (8000314 <main+0x7c>)
 80002c8:	f001 f80f 	bl	80012ea <HAL_ADC_PollForConversion>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d119      	bne.n	8000306 <main+0x6e>
    {
      // Получаем значение АЦП
      adc_value = HAL_ADC_GetValue(&hadc1);
 80002d2:	4810      	ldr	r0, [pc, #64]	@ (8000314 <main+0x7c>)
 80002d4:	f001 f898 	bl	8001408 <HAL_ADC_GetValue>
 80002d8:	4603      	mov	r3, r0
 80002da:	4a0f      	ldr	r2, [pc, #60]	@ (8000318 <main+0x80>)
 80002dc:	6013      	str	r3, [r2, #0]

      // Преобразуем АЦП (0-4095) в ШИМ (0-65535)
      pwm_duty = (adc_value * 65535) / 4095;
 80002de:	4b0e      	ldr	r3, [pc, #56]	@ (8000318 <main+0x80>)
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	4613      	mov	r3, r2
 80002e4:	041b      	lsls	r3, r3, #16
 80002e6:	1a9a      	subs	r2, r3, r2
 80002e8:	4b0c      	ldr	r3, [pc, #48]	@ (800031c <main+0x84>)
 80002ea:	fba3 1302 	umull	r1, r3, r3, r2
 80002ee:	1ad2      	subs	r2, r2, r3
 80002f0:	0852      	lsrs	r2, r2, #1
 80002f2:	4413      	add	r3, r2
 80002f4:	0adb      	lsrs	r3, r3, #11
 80002f6:	b29a      	uxth	r2, r3
 80002f8:	4b09      	ldr	r3, [pc, #36]	@ (8000320 <main+0x88>)
 80002fa:	801a      	strh	r2, [r3, #0]

      // Устанавливаем скважность ШИМ
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_duty);
 80002fc:	4b08      	ldr	r3, [pc, #32]	@ (8000320 <main+0x88>)
 80002fe:	881a      	ldrh	r2, [r3, #0]
 8000300:	4b03      	ldr	r3, [pc, #12]	@ (8000310 <main+0x78>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    // Пауза 10 мс
    HAL_Delay(10);
 8000306:	200a      	movs	r0, #10
 8000308:	f000 fbe4 	bl	8000ad4 <HAL_Delay>
    HAL_ADC_Start(&hadc1);
 800030c:	e7d7      	b.n	80002be <main+0x26>
 800030e:	bf00      	nop
 8000310:	20000090 	.word	0x20000090
 8000314:	20000028 	.word	0x20000028
 8000318:	200000dc 	.word	0x200000dc
 800031c:	00100101 	.word	0x00100101
 8000320:	200000e0 	.word	0x200000e0

08000324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b09c      	sub	sp, #112	@ 0x70
 8000328:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032a:	f107 0320 	add.w	r3, r7, #32
 800032e:	2250      	movs	r2, #80	@ 0x50
 8000330:	2100      	movs	r1, #0
 8000332:	4618      	mov	r0, r3
 8000334:	f004 fbba 	bl	8004aac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000338:	f107 0308 	add.w	r3, r7, #8
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	605a      	str	r2, [r3, #4]
 8000342:	609a      	str	r2, [r3, #8]
 8000344:	60da      	str	r2, [r3, #12]
 8000346:	611a      	str	r2, [r3, #16]
 8000348:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800034a:	4b24      	ldr	r3, [pc, #144]	@ (80003dc <SystemClock_Config+0xb8>)
 800034c:	691b      	ldr	r3, [r3, #16]
 800034e:	4a23      	ldr	r2, [pc, #140]	@ (80003dc <SystemClock_Config+0xb8>)
 8000350:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000354:	6113      	str	r3, [r2, #16]
 8000356:	4b21      	ldr	r3, [pc, #132]	@ (80003dc <SystemClock_Config+0xb8>)
 8000358:	691b      	ldr	r3, [r3, #16]
 800035a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000362:	bf00      	nop
 8000364:	4b1d      	ldr	r3, [pc, #116]	@ (80003dc <SystemClock_Config+0xb8>)
 8000366:	695b      	ldr	r3, [r3, #20]
 8000368:	f003 0308 	and.w	r3, r3, #8
 800036c:	2b08      	cmp	r3, #8
 800036e:	d1f9      	bne.n	8000364 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000370:	2302      	movs	r3, #2
 8000372:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000374:	2301      	movs	r3, #1
 8000376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000378:	2308      	movs	r3, #8
 800037a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800037c:	2340      	movs	r3, #64	@ 0x40
 800037e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000380:	2300      	movs	r3, #0
 8000382:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000384:	f107 0320 	add.w	r3, r7, #32
 8000388:	4618      	mov	r0, r3
 800038a:	f001 ff9d 	bl	80022c8 <HAL_RCC_OscConfig>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000394:	f000 f946 	bl	8000624 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000398:	231f      	movs	r3, #31
 800039a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003a0:	2300      	movs	r3, #0
 80003a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003a4:	2300      	movs	r3, #0
 80003a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003a8:	2300      	movs	r3, #0
 80003aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003b0:	f107 0308 	add.w	r3, r7, #8
 80003b4:	2101      	movs	r1, #1
 80003b6:	4618      	mov	r0, r3
 80003b8:	f002 fbbe 	bl	8002b38 <HAL_RCC_ClockConfig>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80003c2:	f000 f92f 	bl	8000624 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80003c6:	4b06      	ldr	r3, [pc, #24]	@ (80003e0 <SystemClock_Config+0xbc>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4a05      	ldr	r2, [pc, #20]	@ (80003e0 <SystemClock_Config+0xbc>)
 80003cc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003d0:	6013      	str	r3, [r2, #0]
}
 80003d2:	bf00      	nop
 80003d4:	3770      	adds	r7, #112	@ 0x70
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	44020800 	.word	0x44020800
 80003e0:	40022000 	.word	0x40022000

080003e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b088      	sub	sp, #32
 80003e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003ea:	463b      	mov	r3, r7
 80003ec:	2220      	movs	r2, #32
 80003ee:	2100      	movs	r1, #0
 80003f0:	4618      	mov	r0, r3
 80003f2:	f004 fb5b 	bl	8004aac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80003f6:	4b2a      	ldr	r3, [pc, #168]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 80003f8:	4a2a      	ldr	r2, [pc, #168]	@ (80004a4 <MX_ADC1_Init+0xc0>)
 80003fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003fc:	4b28      	ldr	r3, [pc, #160]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 80003fe:	2200      	movs	r2, #0
 8000400:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000402:	4b27      	ldr	r3, [pc, #156]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000404:	2200      	movs	r2, #0
 8000406:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000408:	4b25      	ldr	r3, [pc, #148]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800040a:	2200      	movs	r2, #0
 800040c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800040e:	4b24      	ldr	r3, [pc, #144]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000410:	2200      	movs	r2, #0
 8000412:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000414:	4b22      	ldr	r3, [pc, #136]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000416:	2204      	movs	r2, #4
 8000418:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800041a:	4b21      	ldr	r3, [pc, #132]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800041c:	2200      	movs	r2, #0
 800041e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000420:	4b1f      	ldr	r3, [pc, #124]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000422:	2200      	movs	r2, #0
 8000424:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000426:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000428:	2201      	movs	r2, #1
 800042a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800042c:	4b1c      	ldr	r3, [pc, #112]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800042e:	2200      	movs	r2, #0
 8000430:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000434:	4b1a      	ldr	r3, [pc, #104]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000436:	2200      	movs	r2, #0
 8000438:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800043c:	2200      	movs	r2, #0
 800043e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000440:	4b17      	ldr	r3, [pc, #92]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000442:	2200      	movs	r2, #0
 8000444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000448:	4b15      	ldr	r3, [pc, #84]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800044a:	2200      	movs	r2, #0
 800044c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800044e:	4b14      	ldr	r3, [pc, #80]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000450:	2200      	movs	r2, #0
 8000452:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000454:	4b12      	ldr	r3, [pc, #72]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 8000456:	2200      	movs	r2, #0
 8000458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800045c:	4810      	ldr	r0, [pc, #64]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800045e:	f000 fd93 	bl	8000f88 <HAL_ADC_Init>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000468:	f000 f8dc 	bl	8000624 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800046c:	2301      	movs	r3, #1
 800046e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000470:	2306      	movs	r3, #6
 8000472:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000474:	2300      	movs	r3, #0
 8000476:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000478:	237f      	movs	r3, #127	@ 0x7f
 800047a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800047c:	2304      	movs	r3, #4
 800047e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000480:	2300      	movs	r3, #0
 8000482:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000484:	463b      	mov	r3, r7
 8000486:	4619      	mov	r1, r3
 8000488:	4805      	ldr	r0, [pc, #20]	@ (80004a0 <MX_ADC1_Init+0xbc>)
 800048a:	f000 ffcb 	bl	8001424 <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000494:	f000 f8c6 	bl	8000624 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000498:	bf00      	nop
 800049a:	3720      	adds	r7, #32
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	20000028 	.word	0x20000028
 80004a4:	42028000 	.word	0x42028000

080004a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b098      	sub	sp, #96	@ 0x60
 80004ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80004b2:	2200      	movs	r2, #0
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	605a      	str	r2, [r3, #4]
 80004b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004ba:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
 80004c2:	605a      	str	r2, [r3, #4]
 80004c4:	609a      	str	r2, [r3, #8]
 80004c6:	60da      	str	r2, [r3, #12]
 80004c8:	611a      	str	r2, [r3, #16]
 80004ca:	615a      	str	r2, [r3, #20]
 80004cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	2234      	movs	r2, #52	@ 0x34
 80004d2:	2100      	movs	r1, #0
 80004d4:	4618      	mov	r0, r3
 80004d6:	f004 fae9 	bl	8004aac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004da:	4b3b      	ldr	r3, [pc, #236]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80004dc:	4a3b      	ldr	r2, [pc, #236]	@ (80005cc <MX_TIM1_Init+0x124>)
 80004de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80004e0:	4b39      	ldr	r3, [pc, #228]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004e6:	4b38      	ldr	r3, [pc, #224]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80004ec:	4b36      	ldr	r3, [pc, #216]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80004ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80004f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004f4:	4b34      	ldr	r3, [pc, #208]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004fa:	4b33      	ldr	r3, [pc, #204]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000500:	4b31      	ldr	r3, [pc, #196]	@ (80005c8 <MX_TIM1_Init+0x120>)
 8000502:	2200      	movs	r2, #0
 8000504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000506:	4830      	ldr	r0, [pc, #192]	@ (80005c8 <MX_TIM1_Init+0x120>)
 8000508:	f003 fcd2 	bl	8003eb0 <HAL_TIM_PWM_Init>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000512:	f000 f887 	bl	8000624 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000516:	2300      	movs	r3, #0
 8000518:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800051a:	2300      	movs	r3, #0
 800051c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800051e:	2300      	movs	r3, #0
 8000520:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000522:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000526:	4619      	mov	r1, r3
 8000528:	4827      	ldr	r0, [pc, #156]	@ (80005c8 <MX_TIM1_Init+0x120>)
 800052a:	f004 f9d1 	bl	80048d0 <HAL_TIMEx_MasterConfigSynchronization>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000534:	f000 f876 	bl	8000624 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000538:	2360      	movs	r3, #96	@ 0x60
 800053a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800053c:	2300      	movs	r3, #0
 800053e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000540:	2300      	movs	r3, #0
 8000542:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000544:	2300      	movs	r3, #0
 8000546:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000548:	2300      	movs	r3, #0
 800054a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800054c:	2300      	movs	r3, #0
 800054e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000550:	2300      	movs	r3, #0
 8000552:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000554:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000558:	2204      	movs	r2, #4
 800055a:	4619      	mov	r1, r3
 800055c:	481a      	ldr	r0, [pc, #104]	@ (80005c8 <MX_TIM1_Init+0x120>)
 800055e:	f003 fdcd 	bl	80040fc <HAL_TIM_PWM_ConfigChannel>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000568:	f000 f85c 	bl	8000624 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800056c:	2300      	movs	r3, #0
 800056e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000570:	2300      	movs	r3, #0
 8000572:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800057c:	2300      	movs	r3, #0
 800057e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000580:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000584:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000586:	2300      	movs	r3, #0
 8000588:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800058a:	2300      	movs	r3, #0
 800058c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800058e:	2300      	movs	r3, #0
 8000590:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000592:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000596:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000598:	2300      	movs	r3, #0
 800059a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800059c:	2300      	movs	r3, #0
 800059e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80005a0:	2300      	movs	r3, #0
 80005a2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	4619      	mov	r1, r3
 80005a8:	4807      	ldr	r0, [pc, #28]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80005aa:	f004 f9f9 	bl	80049a0 <HAL_TIMEx_ConfigBreakDeadTime>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80005b4:	f000 f836 	bl	8000624 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80005b8:	4803      	ldr	r0, [pc, #12]	@ (80005c8 <MX_TIM1_Init+0x120>)
 80005ba:	f000 f8c5 	bl	8000748 <HAL_TIM_MspPostInit>

}
 80005be:	bf00      	nop
 80005c0:	3760      	adds	r7, #96	@ 0x60
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000090 	.word	0x20000090
 80005cc:	40012c00 	.word	0x40012c00

080005d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d6:	4b12      	ldr	r3, [pc, #72]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005dc:	4a10      	ldr	r2, [pc, #64]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80005e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005fa:	4a09      	ldr	r2, [pc, #36]	@ (8000620 <MX_GPIO_Init+0x50>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <MX_GPIO_Init+0x50>)
 8000606:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000612:	bf00      	nop
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	44020c00 	.word	0x44020c00

08000624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000628:	b672      	cpsid	i
}
 800062a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <Error_Handler+0x8>

08000630 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b0ac      	sub	sp, #176	@ 0xb0
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	2288      	movs	r2, #136	@ 0x88
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f004 fa23 	bl	8004aac <memset>
  if(hadc->Instance==ADC1)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a23      	ldr	r2, [pc, #140]	@ (80006f8 <HAL_ADC_MspInit+0xb8>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d13e      	bne.n	80006ee <HAL_ADC_MspInit+0xae>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000670:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000674:	f04f 0300 	mov.w	r3, #0
 8000678:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 800067c:	2300      	movs	r3, #0
 800067e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000680:	f107 0310 	add.w	r3, r7, #16
 8000684:	4618      	mov	r0, r3
 8000686:	f002 fd57 	bl	8003138 <HAL_RCCEx_PeriphCLKConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 8000690:	f7ff ffc8 	bl	8000624 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000694:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <HAL_ADC_MspInit+0xbc>)
 8000696:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800069a:	4a18      	ldr	r2, [pc, #96]	@ (80006fc <HAL_ADC_MspInit+0xbc>)
 800069c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006a4:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <HAL_ADC_MspInit+0xbc>)
 80006a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b2:	4b12      	ldr	r3, [pc, #72]	@ (80006fc <HAL_ADC_MspInit+0xbc>)
 80006b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b8:	4a10      	ldr	r2, [pc, #64]	@ (80006fc <HAL_ADC_MspInit+0xbc>)
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006c2:	4b0e      	ldr	r3, [pc, #56]	@ (80006fc <HAL_ADC_MspInit+0xbc>)
 80006c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006c8:	f003 0301 	and.w	r3, r3, #1
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006d0:	2301      	movs	r3, #1
 80006d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006d6:	2303      	movs	r3, #3
 80006d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80006e6:	4619      	mov	r1, r3
 80006e8:	4805      	ldr	r0, [pc, #20]	@ (8000700 <HAL_ADC_MspInit+0xc0>)
 80006ea:	f001 fc8f 	bl	800200c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80006ee:	bf00      	nop
 80006f0:	37b0      	adds	r7, #176	@ 0xb0
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	42028000 	.word	0x42028000
 80006fc:	44020c00 	.word	0x44020c00
 8000700:	42020000 	.word	0x42020000

08000704 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a0b      	ldr	r2, [pc, #44]	@ (8000740 <HAL_TIM_PWM_MspInit+0x3c>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d10e      	bne.n	8000734 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000716:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <HAL_TIM_PWM_MspInit+0x40>)
 8000718:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800071c:	4a09      	ldr	r2, [pc, #36]	@ (8000744 <HAL_TIM_PWM_MspInit+0x40>)
 800071e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000722:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000726:	4b07      	ldr	r3, [pc, #28]	@ (8000744 <HAL_TIM_PWM_MspInit+0x40>)
 8000728:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800072c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000734:	bf00      	nop
 8000736:	3714      	adds	r7, #20
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	40012c00 	.word	0x40012c00
 8000744:	44020c00 	.word	0x44020c00

08000748 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000750:	f107 030c 	add.w	r3, r7, #12
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a13      	ldr	r2, [pc, #76]	@ (80007b4 <HAL_TIM_MspPostInit+0x6c>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d11f      	bne.n	80007aa <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	4b13      	ldr	r3, [pc, #76]	@ (80007b8 <HAL_TIM_MspPostInit+0x70>)
 800076c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000770:	4a11      	ldr	r2, [pc, #68]	@ (80007b8 <HAL_TIM_MspPostInit+0x70>)
 8000772:	f043 0301 	orr.w	r3, r3, #1
 8000776:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800077a:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <HAL_TIM_MspPostInit+0x70>)
 800077c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000780:	f003 0301 	and.w	r3, r3, #1
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000788:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800078c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078e:	2302      	movs	r3, #2
 8000790:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000796:	2300      	movs	r3, #0
 8000798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800079a:	2301      	movs	r3, #1
 800079c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079e:	f107 030c 	add.w	r3, r7, #12
 80007a2:	4619      	mov	r1, r3
 80007a4:	4805      	ldr	r0, [pc, #20]	@ (80007bc <HAL_TIM_MspPostInit+0x74>)
 80007a6:	f001 fc31 	bl	800200c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80007aa:	bf00      	nop
 80007ac:	3720      	adds	r7, #32
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40012c00 	.word	0x40012c00
 80007b8:	44020c00 	.word	0x44020c00
 80007bc:	42020000 	.word	0x42020000

080007c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <NMI_Handler+0x4>

080007c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <HardFault_Handler+0x4>

080007d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <MemManage_Handler+0x4>

080007d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <BusFault_Handler+0x4>

080007e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <UsageFault_Handler+0x4>

080007e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr

080007f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007fa:	bf00      	nop
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr

08000812 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000816:	f000 f93d 	bl	8000a94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000826:	4b30      	ldr	r3, [pc, #192]	@ (80008e8 <SystemInit+0xc8>)
 8000828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800082c:	4a2e      	ldr	r2, [pc, #184]	@ (80008e8 <SystemInit+0xc8>)
 800082e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000832:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000836:	4b2d      	ldr	r3, [pc, #180]	@ (80008ec <SystemInit+0xcc>)
 8000838:	2201      	movs	r2, #1
 800083a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800083c:	4b2b      	ldr	r3, [pc, #172]	@ (80008ec <SystemInit+0xcc>)
 800083e:	2200      	movs	r2, #0
 8000840:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000842:	4b2a      	ldr	r3, [pc, #168]	@ (80008ec <SystemInit+0xcc>)
 8000844:	2200      	movs	r2, #0
 8000846:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000848:	4b28      	ldr	r3, [pc, #160]	@ (80008ec <SystemInit+0xcc>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	4927      	ldr	r1, [pc, #156]	@ (80008ec <SystemInit+0xcc>)
 800084e:	4b28      	ldr	r3, [pc, #160]	@ (80008f0 <SystemInit+0xd0>)
 8000850:	4013      	ands	r3, r2
 8000852:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000854:	4b25      	ldr	r3, [pc, #148]	@ (80008ec <SystemInit+0xcc>)
 8000856:	2200      	movs	r2, #0
 8000858:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800085a:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <SystemInit+0xcc>)
 800085c:	2200      	movs	r2, #0
 800085e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000860:	4b22      	ldr	r3, [pc, #136]	@ (80008ec <SystemInit+0xcc>)
 8000862:	4a24      	ldr	r2, [pc, #144]	@ (80008f4 <SystemInit+0xd4>)
 8000864:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000866:	4b21      	ldr	r3, [pc, #132]	@ (80008ec <SystemInit+0xcc>)
 8000868:	2200      	movs	r2, #0
 800086a:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800086c:	4b1f      	ldr	r3, [pc, #124]	@ (80008ec <SystemInit+0xcc>)
 800086e:	4a21      	ldr	r2, [pc, #132]	@ (80008f4 <SystemInit+0xd4>)
 8000870:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000872:	4b1e      	ldr	r3, [pc, #120]	@ (80008ec <SystemInit+0xcc>)
 8000874:	2200      	movs	r2, #0
 8000876:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000878:	4b1c      	ldr	r3, [pc, #112]	@ (80008ec <SystemInit+0xcc>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a1b      	ldr	r2, [pc, #108]	@ (80008ec <SystemInit+0xcc>)
 800087e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000882:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000884:	4b19      	ldr	r3, [pc, #100]	@ (80008ec <SystemInit+0xcc>)
 8000886:	2200      	movs	r2, #0
 8000888:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800088a:	4b17      	ldr	r3, [pc, #92]	@ (80008e8 <SystemInit+0xc8>)
 800088c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000890:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000892:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <SystemInit+0xd8>)
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800089a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80008a2:	d003      	beq.n	80008ac <SystemInit+0x8c>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80008aa:	d117      	bne.n	80008dc <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80008ac:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <SystemInit+0xd8>)
 80008ae:	69db      	ldr	r3, [r3, #28]
 80008b0:	f003 0301 	and.w	r3, r3, #1
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d005      	beq.n	80008c4 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <SystemInit+0xd8>)
 80008ba:	4a10      	ldr	r2, [pc, #64]	@ (80008fc <SystemInit+0xdc>)
 80008bc:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <SystemInit+0xd8>)
 80008c0:	4a0f      	ldr	r2, [pc, #60]	@ (8000900 <SystemInit+0xe0>)
 80008c2:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <SystemInit+0xd8>)
 80008c6:	69db      	ldr	r3, [r3, #28]
 80008c8:	4a0b      	ldr	r2, [pc, #44]	@ (80008f8 <SystemInit+0xd8>)
 80008ca:	f043 0302 	orr.w	r3, r3, #2
 80008ce:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <SystemInit+0xd8>)
 80008d2:	69db      	ldr	r3, [r3, #28]
 80008d4:	4a08      	ldr	r2, [pc, #32]	@ (80008f8 <SystemInit+0xd8>)
 80008d6:	f043 0301 	orr.w	r3, r3, #1
 80008da:	61d3      	str	r3, [r2, #28]
  }
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	e000ed00 	.word	0xe000ed00
 80008ec:	44020c00 	.word	0x44020c00
 80008f0:	fae2eae3 	.word	0xfae2eae3
 80008f4:	01010280 	.word	0x01010280
 80008f8:	40022000 	.word	0x40022000
 80008fc:	08192a3b 	.word	0x08192a3b
 8000900:	4c5d6e7f 	.word	0x4c5d6e7f

08000904 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000904:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800093c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000908:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800090a:	e003      	b.n	8000914 <LoopCopyDataInit>

0800090c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800090c:	4b0c      	ldr	r3, [pc, #48]	@ (8000940 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800090e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000910:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000912:	3104      	adds	r1, #4

08000914 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000914:	480b      	ldr	r0, [pc, #44]	@ (8000944 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000916:	4b0c      	ldr	r3, [pc, #48]	@ (8000948 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000918:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800091a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800091c:	d3f6      	bcc.n	800090c <CopyDataInit>
	ldr	r2, =_sbss
 800091e:	4a0b      	ldr	r2, [pc, #44]	@ (800094c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000920:	e002      	b.n	8000928 <LoopFillZerobss>

08000922 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000922:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000924:	f842 3b04 	str.w	r3, [r2], #4

08000928 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <LoopForever+0x16>)
	cmp	r2, r3
 800092a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800092c:	d3f9      	bcc.n	8000922 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800092e:	f7ff ff77 	bl	8000820 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000932:	f004 f8c3 	bl	8004abc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000936:	f7ff fcaf 	bl	8000298 <main>

0800093a <LoopForever>:

LoopForever:
    b LoopForever
 800093a:	e7fe      	b.n	800093a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800093c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000940:	08004b34 	.word	0x08004b34
	ldr	r0, =_sdata
 8000944:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000948:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800094c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000950:	200000e8 	.word	0x200000e8

08000954 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000954:	e7fe      	b.n	8000954 <ADC1_IRQHandler>
	...

08000958 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800095c:	2003      	movs	r0, #3
 800095e:	f001 fa80 	bl	8001e62 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000962:	f002 faa1 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8000966:	4602      	mov	r2, r0
 8000968:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <HAL_Init+0x44>)
 800096a:	6a1b      	ldr	r3, [r3, #32]
 800096c:	f003 030f 	and.w	r3, r3, #15
 8000970:	490b      	ldr	r1, [pc, #44]	@ (80009a0 <HAL_Init+0x48>)
 8000972:	5ccb      	ldrb	r3, [r1, r3]
 8000974:	fa22 f303 	lsr.w	r3, r2, r3
 8000978:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <HAL_Init+0x4c>)
 800097a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800097c:	2004      	movs	r0, #4
 800097e:	f001 fab7 	bl	8001ef0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000982:	200f      	movs	r0, #15
 8000984:	f000 f810 	bl	80009a8 <HAL_InitTick>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
 8000990:	e002      	b.n	8000998 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000992:	f7ff fe4d 	bl	8000630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	bd80      	pop	{r7, pc}
 800099c:	44020c00 	.word	0x44020c00
 80009a0:	08004b1c 	.word	0x08004b1c
 80009a4:	20000000 	.word	0x20000000

080009a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80009b4:	4b33      	ldr	r3, [pc, #204]	@ (8000a84 <HAL_InitTick+0xdc>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d101      	bne.n	80009c0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80009bc:	2301      	movs	r3, #1
 80009be:	e05c      	b.n	8000a7a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80009c0:	4b31      	ldr	r3, [pc, #196]	@ (8000a88 <HAL_InitTick+0xe0>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f003 0304 	and.w	r3, r3, #4
 80009c8:	2b04      	cmp	r3, #4
 80009ca:	d10c      	bne.n	80009e6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80009cc:	4b2f      	ldr	r3, [pc, #188]	@ (8000a8c <HAL_InitTick+0xe4>)
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a84 <HAL_InitTick+0xdc>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	4619      	mov	r1, r3
 80009d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009da:	fbb3 f3f1 	udiv	r3, r3, r1
 80009de:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	e037      	b.n	8000a56 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80009e6:	f001 fadb 	bl	8001fa0 <HAL_SYSTICK_GetCLKSourceConfig>
 80009ea:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	2b02      	cmp	r3, #2
 80009f0:	d023      	beq.n	8000a3a <HAL_InitTick+0x92>
 80009f2:	68bb      	ldr	r3, [r7, #8]
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d82d      	bhi.n	8000a54 <HAL_InitTick+0xac>
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d003      	beq.n	8000a06 <HAL_InitTick+0x5e>
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d00d      	beq.n	8000a20 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000a04:	e026      	b.n	8000a54 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000a06:	4b21      	ldr	r3, [pc, #132]	@ (8000a8c <HAL_InitTick+0xe4>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000a14:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1c:	60fb      	str	r3, [r7, #12]
        break;
 8000a1e:	e01a      	b.n	8000a56 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a20:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	461a      	mov	r2, r3
 8000a26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a2e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a36:	60fb      	str	r3, [r7, #12]
        break;
 8000a38:	e00d      	b.n	8000a56 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a3a:	4b12      	ldr	r3, [pc, #72]	@ (8000a84 <HAL_InitTick+0xdc>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	461a      	mov	r2, r3
 8000a40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a44:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a50:	60fb      	str	r3, [r7, #12]
        break;
 8000a52:	e000      	b.n	8000a56 <HAL_InitTick+0xae>
        break;
 8000a54:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	f001 fa28 	bl	8001eac <HAL_SYSTICK_Config>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e009      	b.n	8000a7a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a66:	2200      	movs	r2, #0
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6e:	f001 fa03 	bl	8001e78 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a72:	4a07      	ldr	r2, [pc, #28]	@ (8000a90 <HAL_InitTick+0xe8>)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3710      	adds	r7, #16
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000008 	.word	0x20000008
 8000a88:	e000e010 	.word	0xe000e010
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	20000004 	.word	0x20000004

08000a94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a98:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <HAL_IncTick+0x20>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <HAL_IncTick+0x24>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <HAL_IncTick+0x24>)
 8000aa6:	6013      	str	r3, [r2, #0]
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	200000e4 	.word	0x200000e4

08000abc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac0:	4b03      	ldr	r3, [pc, #12]	@ (8000ad0 <HAL_GetTick+0x14>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	200000e4 	.word	0x200000e4

08000ad4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000adc:	f7ff ffee 	bl	8000abc <HAL_GetTick>
 8000ae0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aec:	d005      	beq.n	8000afa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aee:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <HAL_Delay+0x44>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	461a      	mov	r2, r3
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	4413      	add	r3, r2
 8000af8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000afa:	bf00      	nop
 8000afc:	f7ff ffde 	bl	8000abc <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d8f7      	bhi.n	8000afc <HAL_Delay+0x28>
  {
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	bf00      	nop
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000008 	.word	0x20000008

08000b1c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	689b      	ldr	r3, [r3, #8]
 8000b2a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	431a      	orrs	r2, r3
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	609a      	str	r2, [r3, #8]
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr

08000b42 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000b42:	b480      	push	{r7}
 8000b44:	b083      	sub	sp, #12
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
 8000b4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	431a      	orrs	r2, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP1       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP1);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8000b92:	f043 0202 	orr.w	r2, r3, #2
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8000bb0:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <LL_ADC_EnableChannel0_GPIO+0x24>)
 8000bb2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8000bb6:	4a05      	ldr	r2, [pc, #20]	@ (8000bcc <LL_ADC_EnableChannel0_GPIO+0x24>)
 8000bb8:	f043 0301 	orr.w	r3, r3, #1
 8000bbc:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	42028000 	.word	0x42028000

08000bd0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b087      	sub	sp, #28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
 8000bdc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	3360      	adds	r3, #96	@ 0x60
 8000be2:	461a      	mov	r2, r3
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	4413      	add	r3, r2
 8000bea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <LL_ADC_SetOffset+0x44>)
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000bfa:	683a      	ldr	r2, [r7, #0]
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000c08:	bf00      	nop
 8000c0a:	371c      	adds	r7, #28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	03fff000 	.word	0x03fff000

08000c18 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	3360      	adds	r3, #96	@ 0x60
 8000c26:	461a      	mov	r2, r3
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	009b      	lsls	r3, r3, #2
 8000c2c:	4413      	add	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3714      	adds	r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b087      	sub	sp, #28
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	3360      	adds	r3, #96	@ 0x60
 8000c54:	461a      	mov	r2, r3
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	4413      	add	r3, r2
 8000c5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	431a      	orrs	r2, r3
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000c6e:	bf00      	nop
 8000c70:	371c      	adds	r7, #28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b087      	sub	sp, #28
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	60f8      	str	r0, [r7, #12]
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	3360      	adds	r3, #96	@ 0x60
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	4413      	add	r3, r2
 8000c92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000ca4:	bf00      	nop
 8000ca6:	371c      	adds	r7, #28
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b087      	sub	sp, #28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	3360      	adds	r3, #96	@ 0x60
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	4413      	add	r3, r2
 8000cc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000cda:	bf00      	nop
 8000cdc:	371c      	adds	r7, #28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
 8000cee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	695b      	ldr	r3, [r3, #20]
 8000cf4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	615a      	str	r2, [r3, #20]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d101      	bne.n	8000d24 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000d20:	2301      	movs	r3, #1
 8000d22:	e000      	b.n	8000d26 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b087      	sub	sp, #28
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	60f8      	str	r0, [r7, #12]
 8000d3a:	60b9      	str	r1, [r7, #8]
 8000d3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	3330      	adds	r3, #48	@ 0x30
 8000d42:	461a      	mov	r2, r3
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	0a1b      	lsrs	r3, r3, #8
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	f003 030c 	and.w	r3, r3, #12
 8000d4e:	4413      	add	r3, r2
 8000d50:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	f003 031f 	and.w	r3, r3, #31
 8000d5c:	211f      	movs	r1, #31
 8000d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	401a      	ands	r2, r3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	0e9b      	lsrs	r3, r3, #26
 8000d6a:	f003 011f 	and.w	r1, r3, #31
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	f003 031f 	and.w	r3, r3, #31
 8000d74:	fa01 f303 	lsl.w	r3, r1, r3
 8000d78:	431a      	orrs	r2, r3
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000d7e:	bf00      	nop
 8000d80:	371c      	adds	r7, #28
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b087      	sub	sp, #28
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	60f8      	str	r0, [r7, #12]
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	3314      	adds	r3, #20
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	0e5b      	lsrs	r3, r3, #25
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	4413      	add	r3, r2
 8000da8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	0d1b      	lsrs	r3, r3, #20
 8000db2:	f003 031f 	and.w	r3, r3, #31
 8000db6:	2107      	movs	r1, #7
 8000db8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	0d1b      	lsrs	r3, r3, #20
 8000dc4:	f003 031f 	and.w	r3, r3, #31
 8000dc8:	6879      	ldr	r1, [r7, #4]
 8000dca:	fa01 f303 	lsl.w	r3, r1, r3
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000dd4:	bf00      	nop
 8000dd6:	371c      	adds	r7, #28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	401a      	ands	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f003 0318 	and.w	r3, r3, #24
 8000e02:	4908      	ldr	r1, [pc, #32]	@ (8000e24 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000e04:	40d9      	lsrs	r1, r3
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	400b      	ands	r3, r1
 8000e0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000e0e:	431a      	orrs	r2, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e16:	bf00      	nop
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	000fffff 	.word	0x000fffff

08000e28 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000e38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	6093      	str	r3, [r2, #8]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000e5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e60:	d101      	bne.n	8000e66 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000e62:	2301      	movs	r3, #1
 8000e64:	e000      	b.n	8000e68 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000e66:	2300      	movs	r3, #0
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000e84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e88:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000eb0:	d101      	bne.n	8000eb6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e000      	b.n	8000eb8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000eb6:	2300      	movs	r3, #0
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000ed4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ed8:	f043 0201 	orr.w	r2, r3, #1
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	f003 0301 	and.w	r3, r3, #1
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d101      	bne.n	8000f04 <LL_ADC_IsEnabled+0x18>
 8000f00:	2301      	movs	r3, #1
 8000f02:	e000      	b.n	8000f06 <LL_ADC_IsEnabled+0x1a>
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000f22:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f26:	f043 0204 	orr.w	r2, r3, #4
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	b083      	sub	sp, #12
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	f003 0304 	and.w	r3, r3, #4
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d101      	bne.n	8000f52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e000      	b.n	8000f54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f003 0308 	and.w	r3, r3, #8
 8000f70:	2b08      	cmp	r3, #8
 8000f72:	d101      	bne.n	8000f78 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000f74:	2301      	movs	r3, #1
 8000f76:	e000      	b.n	8000f7a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
	...

08000f88 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f90:	2300      	movs	r3, #0
 8000f92:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e131      	b.n	8001206 <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	691b      	ldr	r3, [r3, #16]
 8000fa6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d109      	bne.n	8000fc4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff fb45 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff ff3f 	bl	8000e4c <LL_ADC_IsDeepPowerDownEnabled>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d004      	beq.n	8000fde <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff ff25 	bl	8000e28 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff ff5a 	bl	8000e9c <LL_ADC_IsInternalRegulatorEnabled>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d115      	bne.n	800101a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff3e 	bl	8000e74 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000ff8:	4b85      	ldr	r3, [pc, #532]	@ (8001210 <HAL_ADC_Init+0x288>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	099b      	lsrs	r3, r3, #6
 8000ffe:	4a85      	ldr	r2, [pc, #532]	@ (8001214 <HAL_ADC_Init+0x28c>)
 8001000:	fba2 2303 	umull	r2, r3, r2, r3
 8001004:	099b      	lsrs	r3, r3, #6
 8001006:	3301      	adds	r3, #1
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800100c:	e002      	b.n	8001014 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	3b01      	subs	r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1f9      	bne.n	800100e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff ff3c 	bl	8000e9c <LL_ADC_IsInternalRegulatorEnabled>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d10d      	bne.n	8001046 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102e:	f043 0210 	orr.w	r2, r3, #16
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800103a:	f043 0201 	orr.w	r2, r3, #1
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ff75 	bl	8000f3a <LL_ADC_REG_IsConversionOngoing>
 8001050:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001056:	f003 0310 	and.w	r3, r3, #16
 800105a:	2b00      	cmp	r3, #0
 800105c:	f040 80ca 	bne.w	80011f4 <HAL_ADC_Init+0x26c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	2b00      	cmp	r3, #0
 8001064:	f040 80c6 	bne.w	80011f4 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001070:	f043 0202 	orr.w	r2, r3, #2
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff35 	bl	8000eec <LL_ADC_IsEnabled>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d10b      	bne.n	80010a0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001088:	4863      	ldr	r0, [pc, #396]	@ (8001218 <HAL_ADC_Init+0x290>)
 800108a:	f7ff ff2f 	bl	8000eec <LL_ADC_IsEnabled>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d105      	bne.n	80010a0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	4619      	mov	r1, r3
 800109a:	4860      	ldr	r0, [pc, #384]	@ (800121c <HAL_ADC_Init+0x294>)
 800109c:	f7ff fd3e 	bl	8000b1c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	7e5b      	ldrb	r3, [r3, #25]
 80010a4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010aa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80010b0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80010b6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010be:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010c0:	4313      	orrs	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d106      	bne.n	80010dc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d2:	3b01      	subs	r3, #1
 80010d4:	045b      	lsls	r3, r3, #17
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d009      	beq.n	80010f8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	68da      	ldr	r2, [r3, #12]
 80010fe:	4b48      	ldr	r3, [pc, #288]	@ (8001220 <HAL_ADC_Init+0x298>)
 8001100:	4013      	ands	r3, r2
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	6812      	ldr	r2, [r2, #0]
 8001106:	69b9      	ldr	r1, [r7, #24]
 8001108:	430b      	orrs	r3, r1
 800110a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	430a      	orrs	r2, r1
 8001120:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff ff1a 	bl	8000f60 <LL_ADC_INJ_IsConversionOngoing>
 800112c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d13d      	bne.n	80011b0 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d13a      	bne.n	80011b0 <HAL_ADC_Init+0x228>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7e1b      	ldrb	r3, [r3, #24]
 800113e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001146:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8001148:	4313      	orrs	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001156:	f023 0302 	bic.w	r3, r3, #2
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	69b9      	ldr	r1, [r7, #24]
 8001160:	430b      	orrs	r3, r1
 8001162:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800116a:	2b01      	cmp	r3, #1
 800116c:	d118      	bne.n	80011a0 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001178:	f023 0304 	bic.w	r3, r3, #4
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001184:	4311      	orrs	r1, r2
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800118a:	4311      	orrs	r1, r2
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001190:	430a      	orrs	r2, r1
 8001192:	431a      	orrs	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f042 0201 	orr.w	r2, r2, #1
 800119c:	611a      	str	r2, [r3, #16]
 800119e:	e007      	b.n	80011b0 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	691a      	ldr	r2, [r3, #16]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f022 0201 	bic.w	r2, r2, #1
 80011ae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d10c      	bne.n	80011d2 <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f023 010f 	bic.w	r1, r3, #15
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	1e5a      	subs	r2, r3, #1
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80011d0:	e007      	b.n	80011e2 <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f022 020f 	bic.w	r2, r2, #15
 80011e0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e6:	f023 0303 	bic.w	r3, r3, #3
 80011ea:	f043 0201 	orr.w	r2, r3, #1
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80011f2:	e007      	b.n	8001204 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f8:	f043 0210 	orr.w	r2, r3, #16
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001204:	7ffb      	ldrb	r3, [r7, #31]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3720      	adds	r7, #32
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000000 	.word	0x20000000
 8001214:	053e2d63 	.word	0x053e2d63
 8001218:	42028000 	.word	0x42028000
 800121c:	42028300 	.word	0x42028300
 8001220:	fff04007 	.word	0xfff04007

08001224 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff fe82 	bl	8000f3a <LL_ADC_REG_IsConversionOngoing>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d14f      	bne.n	80012dc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001242:	2b01      	cmp	r3, #1
 8001244:	d101      	bne.n	800124a <HAL_ADC_Start+0x26>
 8001246:	2302      	movs	r3, #2
 8001248:	e04b      	b.n	80012e2 <HAL_ADC_Start+0xbe>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2201      	movs	r2, #1
 800124e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f000 fcf4 	bl	8001c40 <ADC_Enable>
 8001258:	4603      	mov	r3, r0
 800125a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d137      	bne.n	80012d2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001266:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800126a:	f023 0301 	bic.w	r3, r3, #1
 800126e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800127e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001282:	d106      	bne.n	8001292 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001288:	f023 0206 	bic.w	r2, r3, #6
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001290:	e002      	b.n	8001298 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	221c      	movs	r2, #28
 800129e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d007      	beq.n	80012c6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80012be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fe21 	bl	8000f12 <LL_ADC_REG_StartConversion>
 80012d0:	e006      	b.n	80012e0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80012da:	e001      	b.n	80012e0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012dc:	2302      	movs	r3, #2
 80012de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b086      	sub	sp, #24
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
 80012f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	2b08      	cmp	r3, #8
 80012fa:	d102      	bne.n	8001302 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80012fc:	2308      	movs	r3, #8
 80012fe:	617b      	str	r3, [r7, #20]
 8001300:	e010      	b.n	8001324 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	f003 0301 	and.w	r3, r3, #1
 800130c:	2b00      	cmp	r3, #0
 800130e:	d007      	beq.n	8001320 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001314:	f043 0220 	orr.w	r2, r3, #32
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e06f      	b.n	8001400 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001320:	2304      	movs	r3, #4
 8001322:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001324:	f7ff fbca 	bl	8000abc <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800132a:	e021      	b.n	8001370 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001332:	d01d      	beq.n	8001370 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001334:	f7ff fbc2 	bl	8000abc <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	d302      	bcc.n	800134a <HAL_ADC_PollForConversion+0x60>
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d112      	bne.n	8001370 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	4013      	ands	r3, r2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d10b      	bne.n	8001370 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135c:	f043 0204 	orr.w	r2, r3, #4
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e047      	b.n	8001400 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	4013      	ands	r3, r2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0d6      	beq.n	800132c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001382:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff fcbc 	bl	8000d0c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d01c      	beq.n	80013d4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	7e5b      	ldrb	r3, [r3, #25]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d118      	bne.n	80013d4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0308 	and.w	r3, r3, #8
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d111      	bne.n	80013d4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d105      	bne.n	80013d4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013cc:	f043 0201 	orr.w	r2, r3, #1
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d104      	bne.n	80013ec <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2208      	movs	r2, #8
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	e008      	b.n	80013fe <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d103      	bne.n	80013fe <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	220c      	movs	r2, #12
 80013fc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80013fe:	2300      	movs	r3, #0
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b0b6      	sub	sp, #216	@ 0xd8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800142e:	2300      	movs	r3, #0
 8001430:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001434:	2300      	movs	r3, #0
 8001436:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800143e:	2b01      	cmp	r3, #1
 8001440:	d101      	bne.n	8001446 <HAL_ADC_ConfigChannel+0x22>
 8001442:	2302      	movs	r3, #2
 8001444:	e3e6      	b.n	8001c14 <HAL_ADC_ConfigChannel+0x7f0>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2201      	movs	r2, #1
 800144a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff fd71 	bl	8000f3a <LL_ADC_REG_IsConversionOngoing>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	f040 83cb 	bne.w	8001bf6 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d009      	beq.n	800147c <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4ab0      	ldr	r2, [pc, #704]	@ (8001730 <HAL_ADC_ConfigChannel+0x30c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d109      	bne.n	8001486 <HAL_ADC_ConfigChannel+0x62>
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	4aaf      	ldr	r2, [pc, #700]	@ (8001734 <HAL_ADC_ConfigChannel+0x310>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d104      	bne.n	8001486 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fb91 	bl	8000ba8 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6818      	ldr	r0, [r3, #0]
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	6859      	ldr	r1, [r3, #4]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	f7ff fc4d 	bl	8000d32 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fd4c 	bl	8000f3a <LL_ADC_REG_IsConversionOngoing>
 80014a2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fd58 	bl	8000f60 <LL_ADC_INJ_IsConversionOngoing>
 80014b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80014b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f040 81dd 	bne.w	8001878 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80014be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f040 81d8 	bne.w	8001878 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80014d0:	d10f      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6818      	ldr	r0, [r3, #0]
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2200      	movs	r2, #0
 80014dc:	4619      	mov	r1, r3
 80014de:	f7ff fc54 	bl	8000d8a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fbfb 	bl	8000ce6 <LL_ADC_SetSamplingTimeCommonConfig>
 80014f0:	e00e      	b.n	8001510 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6818      	ldr	r0, [r3, #0]
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	6819      	ldr	r1, [r3, #0]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	461a      	mov	r2, r3
 8001500:	f7ff fc43 	bl	8000d8a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fbeb 	bl	8000ce6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	695a      	ldr	r2, [r3, #20]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	08db      	lsrs	r3, r3, #3
 800151c:	f003 0303 	and.w	r3, r3, #3
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	2b04      	cmp	r3, #4
 8001530:	d022      	beq.n	8001578 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6818      	ldr	r0, [r3, #0]
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	6919      	ldr	r1, [r3, #16]
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001542:	f7ff fb45 	bl	8000bd0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6818      	ldr	r0, [r3, #0]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	6919      	ldr	r1, [r3, #16]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	461a      	mov	r2, r3
 8001554:	f7ff fb91 	bl	8000c7a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6818      	ldr	r0, [r3, #0]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001564:	2b01      	cmp	r3, #1
 8001566:	d102      	bne.n	800156e <HAL_ADC_ConfigChannel+0x14a>
 8001568:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800156c:	e000      	b.n	8001570 <HAL_ADC_ConfigChannel+0x14c>
 800156e:	2300      	movs	r3, #0
 8001570:	461a      	mov	r2, r3
 8001572:	f7ff fb9d 	bl	8000cb0 <LL_ADC_SetOffsetSaturation>
 8001576:	e17f      	b.n	8001878 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fb4a 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001584:	4603      	mov	r3, r0
 8001586:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10a      	bne.n	80015a4 <HAL_ADC_ConfigChannel+0x180>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2100      	movs	r1, #0
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fb3f 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 800159a:	4603      	mov	r3, r0
 800159c:	0e9b      	lsrs	r3, r3, #26
 800159e:	f003 021f 	and.w	r2, r3, #31
 80015a2:	e01e      	b.n	80015e2 <HAL_ADC_ConfigChannel+0x1be>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fb34 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80015ba:	fa93 f3a3 	rbit	r3, r3
 80015be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 80015c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 80015ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 80015d2:	2320      	movs	r3, #32
 80015d4:	e004      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 80015d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80015da:	fab3 f383 	clz	r3, r3
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d105      	bne.n	80015fa <HAL_ADC_ConfigChannel+0x1d6>
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	0e9b      	lsrs	r3, r3, #26
 80015f4:	f003 031f 	and.w	r3, r3, #31
 80015f8:	e018      	b.n	800162c <HAL_ADC_ConfigChannel+0x208>
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001602:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001606:	fa93 f3a3 	rbit	r3, r3
 800160a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800160e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001612:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 800161e:	2320      	movs	r3, #32
 8001620:	e004      	b.n	800162c <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8001622:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001626:	fab3 f383 	clz	r3, r3
 800162a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800162c:	429a      	cmp	r2, r3
 800162e:	d106      	bne.n	800163e <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2200      	movs	r2, #0
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fb03 	bl	8000c44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2101      	movs	r1, #1
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fae7 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 800164a:	4603      	mov	r3, r0
 800164c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001650:	2b00      	cmp	r3, #0
 8001652:	d10a      	bne.n	800166a <HAL_ADC_ConfigChannel+0x246>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2101      	movs	r1, #1
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fadc 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001660:	4603      	mov	r3, r0
 8001662:	0e9b      	lsrs	r3, r3, #26
 8001664:	f003 021f 	and.w	r2, r3, #31
 8001668:	e01e      	b.n	80016a8 <HAL_ADC_ConfigChannel+0x284>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2101      	movs	r1, #1
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fad1 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001676:	4603      	mov	r3, r0
 8001678:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001680:	fa93 f3a3 	rbit	r3, r3
 8001684:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001688:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800168c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001690:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001694:	2b00      	cmp	r3, #0
 8001696:	d101      	bne.n	800169c <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8001698:	2320      	movs	r3, #32
 800169a:	e004      	b.n	80016a6 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 800169c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016a0:	fab3 f383 	clz	r3, r3
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d105      	bne.n	80016c0 <HAL_ADC_ConfigChannel+0x29c>
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	0e9b      	lsrs	r3, r3, #26
 80016ba:	f003 031f 	and.w	r3, r3, #31
 80016be:	e018      	b.n	80016f2 <HAL_ADC_ConfigChannel+0x2ce>
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80016cc:	fa93 f3a3 	rbit	r3, r3
 80016d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80016d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80016dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 80016e4:	2320      	movs	r3, #32
 80016e6:	e004      	b.n	80016f2 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 80016e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016ec:	fab3 f383 	clz	r3, r3
 80016f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d106      	bne.n	8001704 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2200      	movs	r2, #0
 80016fc:	2101      	movs	r1, #1
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff faa0 	bl	8000c44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2102      	movs	r1, #2
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fa84 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001710:	4603      	mov	r3, r0
 8001712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10e      	bne.n	8001738 <HAL_ADC_ConfigChannel+0x314>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2102      	movs	r1, #2
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff fa79 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001726:	4603      	mov	r3, r0
 8001728:	0e9b      	lsrs	r3, r3, #26
 800172a:	f003 021f 	and.w	r2, r3, #31
 800172e:	e022      	b.n	8001776 <HAL_ADC_ConfigChannel+0x352>
 8001730:	04300002 	.word	0x04300002
 8001734:	407f0000 	.word	0x407f0000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2102      	movs	r1, #2
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff fa6a 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001744:	4603      	mov	r3, r0
 8001746:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800174e:	fa93 f3a3 	rbit	r3, r3
 8001752:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001756:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800175a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800175e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8001766:	2320      	movs	r3, #32
 8001768:	e004      	b.n	8001774 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800176a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800176e:	fab3 f383 	clz	r3, r3
 8001772:	b2db      	uxtb	r3, r3
 8001774:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800177e:	2b00      	cmp	r3, #0
 8001780:	d105      	bne.n	800178e <HAL_ADC_ConfigChannel+0x36a>
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	0e9b      	lsrs	r3, r3, #26
 8001788:	f003 031f 	and.w	r3, r3, #31
 800178c:	e016      	b.n	80017bc <HAL_ADC_ConfigChannel+0x398>
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001796:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800179a:	fa93 f3a3 	rbit	r3, r3
 800179e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80017a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80017a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80017a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 80017ae:	2320      	movs	r3, #32
 80017b0:	e004      	b.n	80017bc <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 80017b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80017b6:	fab3 f383 	clz	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80017bc:	429a      	cmp	r2, r3
 80017be:	d106      	bne.n	80017ce <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2200      	movs	r2, #0
 80017c6:	2102      	movs	r1, #2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fa3b 	bl	8000c44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2103      	movs	r1, #3
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fa1f 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d10a      	bne.n	80017fa <HAL_ADC_ConfigChannel+0x3d6>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2103      	movs	r1, #3
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fa14 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 80017f0:	4603      	mov	r3, r0
 80017f2:	0e9b      	lsrs	r3, r3, #26
 80017f4:	f003 021f 	and.w	r2, r3, #31
 80017f8:	e017      	b.n	800182a <HAL_ADC_ConfigChannel+0x406>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2103      	movs	r1, #3
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fa09 	bl	8000c18 <LL_ADC_GetOffsetChannel>
 8001806:	4603      	mov	r3, r0
 8001808:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800180a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800180c:	fa93 f3a3 	rbit	r3, r3
 8001810:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001812:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001814:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001816:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800181c:	2320      	movs	r3, #32
 800181e:	e003      	b.n	8001828 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001820:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001822:	fab3 f383 	clz	r3, r3
 8001826:	b2db      	uxtb	r3, r3
 8001828:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001832:	2b00      	cmp	r3, #0
 8001834:	d105      	bne.n	8001842 <HAL_ADC_ConfigChannel+0x41e>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	0e9b      	lsrs	r3, r3, #26
 800183c:	f003 031f 	and.w	r3, r3, #31
 8001840:	e011      	b.n	8001866 <HAL_ADC_ConfigChannel+0x442>
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001848:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800184a:	fa93 f3a3 	rbit	r3, r3
 800184e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001850:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001852:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 800185a:	2320      	movs	r3, #32
 800185c:	e003      	b.n	8001866 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 800185e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001860:	fab3 f383 	clz	r3, r3
 8001864:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001866:	429a      	cmp	r2, r3
 8001868:	d106      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2200      	movs	r2, #0
 8001870:	2103      	movs	r1, #3
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff f9e6 	bl	8000c44 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fb35 	bl	8000eec <LL_ADC_IsEnabled>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	f040 813f 	bne.w	8001b08 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6818      	ldr	r0, [r3, #0]
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	6819      	ldr	r1, [r3, #0]
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	461a      	mov	r2, r3
 8001898:	f7ff faa2 	bl	8000de0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4a8e      	ldr	r2, [pc, #568]	@ (8001adc <HAL_ADC_ConfigChannel+0x6b8>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	f040 8130 	bne.w	8001b08 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10b      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x4ac>
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	0e9b      	lsrs	r3, r3, #26
 80018be:	3301      	adds	r3, #1
 80018c0:	f003 031f 	and.w	r3, r3, #31
 80018c4:	2b09      	cmp	r3, #9
 80018c6:	bf94      	ite	ls
 80018c8:	2301      	movls	r3, #1
 80018ca:	2300      	movhi	r3, #0
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	e019      	b.n	8001904 <HAL_ADC_ConfigChannel+0x4e0>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018d8:	fa93 f3a3 	rbit	r3, r3
 80018dc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80018de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018e0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80018e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d101      	bne.n	80018ec <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 80018e8:	2320      	movs	r3, #32
 80018ea:	e003      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80018ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80018ee:	fab3 f383 	clz	r3, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	3301      	adds	r3, #1
 80018f6:	f003 031f 	and.w	r3, r3, #31
 80018fa:	2b09      	cmp	r3, #9
 80018fc:	bf94      	ite	ls
 80018fe:	2301      	movls	r3, #1
 8001900:	2300      	movhi	r3, #0
 8001902:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001904:	2b00      	cmp	r3, #0
 8001906:	d079      	beq.n	80019fc <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001910:	2b00      	cmp	r3, #0
 8001912:	d107      	bne.n	8001924 <HAL_ADC_ConfigChannel+0x500>
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	0e9b      	lsrs	r3, r3, #26
 800191a:	3301      	adds	r3, #1
 800191c:	069b      	lsls	r3, r3, #26
 800191e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001922:	e015      	b.n	8001950 <HAL_ADC_ConfigChannel+0x52c>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800192c:	fa93 f3a3 	rbit	r3, r3
 8001930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001934:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001938:	2b00      	cmp	r3, #0
 800193a:	d101      	bne.n	8001940 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 800193c:	2320      	movs	r3, #32
 800193e:	e003      	b.n	8001948 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 8001940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001942:	fab3 f383 	clz	r3, r3
 8001946:	b2db      	uxtb	r3, r3
 8001948:	3301      	adds	r3, #1
 800194a:	069b      	lsls	r3, r3, #26
 800194c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001958:	2b00      	cmp	r3, #0
 800195a:	d109      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x54c>
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	0e9b      	lsrs	r3, r3, #26
 8001962:	3301      	adds	r3, #1
 8001964:	f003 031f 	and.w	r3, r3, #31
 8001968:	2101      	movs	r1, #1
 800196a:	fa01 f303 	lsl.w	r3, r1, r3
 800196e:	e017      	b.n	80019a0 <HAL_ADC_ConfigChannel+0x57c>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001978:	fa93 f3a3 	rbit	r3, r3
 800197c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800197e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001980:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8001988:	2320      	movs	r3, #32
 800198a:	e003      	b.n	8001994 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 800198c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800198e:	fab3 f383 	clz	r3, r3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	3301      	adds	r3, #1
 8001996:	f003 031f 	and.w	r3, r3, #31
 800199a:	2101      	movs	r1, #1
 800199c:	fa01 f303 	lsl.w	r3, r1, r3
 80019a0:	ea42 0103 	orr.w	r1, r2, r3
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d10a      	bne.n	80019c6 <HAL_ADC_ConfigChannel+0x5a2>
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	0e9b      	lsrs	r3, r3, #26
 80019b6:	3301      	adds	r3, #1
 80019b8:	f003 021f 	and.w	r2, r3, #31
 80019bc:	4613      	mov	r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	4413      	add	r3, r2
 80019c2:	051b      	lsls	r3, r3, #20
 80019c4:	e018      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x5d4>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019ce:	fa93 f3a3 	rbit	r3, r3
 80019d2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80019d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80019d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 80019de:	2320      	movs	r3, #32
 80019e0:	e003      	b.n	80019ea <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 80019e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019e4:	fab3 f383 	clz	r3, r3
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	3301      	adds	r3, #1
 80019ec:	f003 021f 	and.w	r2, r3, #31
 80019f0:	4613      	mov	r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	4413      	add	r3, r2
 80019f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019f8:	430b      	orrs	r3, r1
 80019fa:	e080      	b.n	8001afe <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d107      	bne.n	8001a18 <HAL_ADC_ConfigChannel+0x5f4>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	0e9b      	lsrs	r3, r3, #26
 8001a0e:	3301      	adds	r3, #1
 8001a10:	069b      	lsls	r3, r3, #26
 8001a12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a16:	e015      	b.n	8001a44 <HAL_ADC_ConfigChannel+0x620>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a20:	fa93 f3a3 	rbit	r3, r3
 8001a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a28:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 8001a30:	2320      	movs	r3, #32
 8001a32:	e003      	b.n	8001a3c <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 8001a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a36:	fab3 f383 	clz	r3, r3
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	069b      	lsls	r3, r3, #26
 8001a40:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d109      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x640>
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	0e9b      	lsrs	r3, r3, #26
 8001a56:	3301      	adds	r3, #1
 8001a58:	f003 031f 	and.w	r3, r3, #31
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a62:	e017      	b.n	8001a94 <HAL_ADC_ConfigChannel+0x670>
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6a:	6a3b      	ldr	r3, [r7, #32]
 8001a6c:	fa93 f3a3 	rbit	r3, r3
 8001a70:	61fb      	str	r3, [r7, #28]
  return result;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8001a7c:	2320      	movs	r3, #32
 8001a7e:	e003      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8001a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a82:	fab3 f383 	clz	r3, r3
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	3301      	adds	r3, #1
 8001a8a:	f003 031f 	and.w	r3, r3, #31
 8001a8e:	2101      	movs	r1, #1
 8001a90:	fa01 f303 	lsl.w	r3, r1, r3
 8001a94:	ea42 0103 	orr.w	r1, r2, r3
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d10d      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x69c>
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	0e9b      	lsrs	r3, r3, #26
 8001aaa:	3301      	adds	r3, #1
 8001aac:	f003 021f 	and.w	r2, r3, #31
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	3b1e      	subs	r3, #30
 8001ab8:	051b      	lsls	r3, r3, #20
 8001aba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001abe:	e01d      	b.n	8001afc <HAL_ADC_ConfigChannel+0x6d8>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	fa93 f3a3 	rbit	r3, r3
 8001acc:	613b      	str	r3, [r7, #16]
  return result;
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d103      	bne.n	8001ae0 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8001ad8:	2320      	movs	r3, #32
 8001ada:	e005      	b.n	8001ae8 <HAL_ADC_ConfigChannel+0x6c4>
 8001adc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	fab3 f383 	clz	r3, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	3301      	adds	r3, #1
 8001aea:	f003 021f 	and.w	r2, r3, #31
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	3b1e      	subs	r3, #30
 8001af6:	051b      	lsls	r3, r3, #20
 8001af8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001afc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b02:	4619      	mov	r1, r3
 8001b04:	f7ff f941 	bl	8000d8a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b43      	ldr	r3, [pc, #268]	@ (8001c1c <HAL_ADC_ConfigChannel+0x7f8>)
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d079      	beq.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b14:	4842      	ldr	r0, [pc, #264]	@ (8001c20 <HAL_ADC_ConfigChannel+0x7fc>)
 8001b16:	f7ff f827 	bl	8000b68 <LL_ADC_GetCommonPathInternalCh>
 8001b1a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a40      	ldr	r2, [pc, #256]	@ (8001c24 <HAL_ADC_ConfigChannel+0x800>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d124      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d11e      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a3b      	ldr	r2, [pc, #236]	@ (8001c28 <HAL_ADC_ConfigChannel+0x804>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d164      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b46:	4619      	mov	r1, r3
 8001b48:	4835      	ldr	r0, [pc, #212]	@ (8001c20 <HAL_ADC_ConfigChannel+0x7fc>)
 8001b4a:	f7fe fffa 	bl	8000b42 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b4e:	4b37      	ldr	r3, [pc, #220]	@ (8001c2c <HAL_ADC_ConfigChannel+0x808>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	099b      	lsrs	r3, r3, #6
 8001b54:	4a36      	ldr	r2, [pc, #216]	@ (8001c30 <HAL_ADC_ConfigChannel+0x80c>)
 8001b56:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5a:	099b      	lsrs	r3, r3, #6
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b62:	e002      	b.n	8001b6a <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1f9      	bne.n	8001b64 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b70:	e04a      	b.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a2f      	ldr	r2, [pc, #188]	@ (8001c34 <HAL_ADC_ConfigChannel+0x810>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d113      	bne.n	8001ba4 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10d      	bne.n	8001ba4 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a26      	ldr	r2, [pc, #152]	@ (8001c28 <HAL_ADC_ConfigChannel+0x804>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d13a      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4820      	ldr	r0, [pc, #128]	@ (8001c20 <HAL_ADC_ConfigChannel+0x7fc>)
 8001b9e:	f7fe ffd0 	bl	8000b42 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ba2:	e031      	b.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a23      	ldr	r2, [pc, #140]	@ (8001c38 <HAL_ADC_ConfigChannel+0x814>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d113      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001bae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10d      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8001c28 <HAL_ADC_ConfigChannel+0x804>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d121      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001bc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4814      	ldr	r0, [pc, #80]	@ (8001c20 <HAL_ADC_ConfigChannel+0x7fc>)
 8001bd0:	f7fe ffb7 	bl	8000b42 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8001bd4:	e018      	b.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a18      	ldr	r2, [pc, #96]	@ (8001c3c <HAL_ADC_ConfigChannel+0x818>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d113      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a10      	ldr	r2, [pc, #64]	@ (8001c28 <HAL_ADC_ConfigChannel+0x804>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d00e      	beq.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7fe ffc8 	bl	8000b84 <LL_ADC_EnableChannelVDDcore>
 8001bf4:	e008      	b.n	8001c08 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfa:	f043 0220 	orr.w	r2, r3, #32
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001c10:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	37d8      	adds	r7, #216	@ 0xd8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	80080000 	.word	0x80080000
 8001c20:	42028300 	.word	0x42028300
 8001c24:	c3210000 	.word	0xc3210000
 8001c28:	42028000 	.word	0x42028000
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	053e2d63 	.word	0x053e2d63
 8001c34:	88600004 	.word	0x88600004
 8001c38:	c7520000 	.word	0xc7520000
 8001c3c:	99200040 	.word	0x99200040

08001c40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff f94b 	bl	8000eec <LL_ADC_IsEnabled>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d166      	bne.n	8001d2a <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	4b34      	ldr	r3, [pc, #208]	@ (8001d34 <ADC_Enable+0xf4>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00d      	beq.n	8001c86 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6e:	f043 0210 	orr.w	r2, r3, #16
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c7a:	f043 0201 	orr.w	r2, r3, #1
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e052      	b.n	8001d2c <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff f91a 	bl	8000ec4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c90:	4829      	ldr	r0, [pc, #164]	@ (8001d38 <ADC_Enable+0xf8>)
 8001c92:	f7fe ff69 	bl	8000b68 <LL_ADC_GetCommonPathInternalCh>
 8001c96:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001c98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d010      	beq.n	8001cc2 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ca0:	4b26      	ldr	r3, [pc, #152]	@ (8001d3c <ADC_Enable+0xfc>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	099b      	lsrs	r3, r3, #6
 8001ca6:	4a26      	ldr	r2, [pc, #152]	@ (8001d40 <ADC_Enable+0x100>)
 8001ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cac:	099b      	lsrs	r3, r3, #6
 8001cae:	3301      	adds	r3, #1
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cb4:	e002      	b.n	8001cbc <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1f9      	bne.n	8001cb6 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001cc2:	f7fe fefb 	bl	8000abc <HAL_GetTick>
 8001cc6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cc8:	e028      	b.n	8001d1c <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff f90c 	bl	8000eec <LL_ADC_IsEnabled>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d104      	bne.n	8001ce4 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff f8f0 	bl	8000ec4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ce4:	f7fe feea 	bl	8000abc <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d914      	bls.n	8001d1c <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d00d      	beq.n	8001d1c <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d04:	f043 0210 	orr.w	r2, r3, #16
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d10:	f043 0201 	orr.w	r2, r3, #1
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e007      	b.n	8001d2c <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d1cf      	bne.n	8001cca <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	8000003f 	.word	0x8000003f
 8001d38:	42028300 	.word	0x42028300
 8001d3c:	20000000 	.word	0x20000000
 8001d40:	053e2d63 	.word	0x053e2d63

08001d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d54:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <__NVIC_SetPriorityGrouping+0x44>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d60:	4013      	ands	r3, r2
 8001d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d76:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <__NVIC_SetPriorityGrouping+0x44>)
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	60d3      	str	r3, [r2, #12]
}
 8001d7c:	bf00      	nop
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d90:	4b04      	ldr	r3, [pc, #16]	@ (8001da4 <__NVIC_GetPriorityGrouping+0x18>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	0a1b      	lsrs	r3, r3, #8
 8001d96:	f003 0307 	and.w	r3, r3, #7
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001db4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	db0a      	blt.n	8001dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	490c      	ldr	r1, [pc, #48]	@ (8001df4 <__NVIC_SetPriority+0x4c>)
 8001dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dc6:	0112      	lsls	r2, r2, #4
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd0:	e00a      	b.n	8001de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4908      	ldr	r1, [pc, #32]	@ (8001df8 <__NVIC_SetPriority+0x50>)
 8001dd8:	88fb      	ldrh	r3, [r7, #6]
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	3b04      	subs	r3, #4
 8001de0:	0112      	lsls	r2, r2, #4
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	440b      	add	r3, r1
 8001de6:	761a      	strb	r2, [r3, #24]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000e100 	.word	0xe000e100
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b089      	sub	sp, #36	@ 0x24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f1c3 0307 	rsb	r3, r3, #7
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	bf28      	it	cs
 8001e1a:	2304      	movcs	r3, #4
 8001e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3304      	adds	r3, #4
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d902      	bls.n	8001e2c <NVIC_EncodePriority+0x30>
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3b03      	subs	r3, #3
 8001e2a:	e000      	b.n	8001e2e <NVIC_EncodePriority+0x32>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	f04f 32ff 	mov.w	r2, #4294967295
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43da      	mvns	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	401a      	ands	r2, r3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e44:	f04f 31ff 	mov.w	r1, #4294967295
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	43d9      	mvns	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	4313      	orrs	r3, r2
         );
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3724      	adds	r7, #36	@ 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ff6a 	bl	8001d44 <__NVIC_SetPriorityGrouping>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e86:	f7ff ff81 	bl	8001d8c <__NVIC_GetPriorityGrouping>
 8001e8a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	68b9      	ldr	r1, [r7, #8]
 8001e90:	6978      	ldr	r0, [r7, #20]
 8001e92:	f7ff ffb3 	bl	8001dfc <NVIC_EncodePriority>
 8001e96:	4602      	mov	r2, r0
 8001e98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff ff82 	bl	8001da8 <__NVIC_SetPriority>
}
 8001ea4:	bf00      	nop
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ebc:	d301      	bcc.n	8001ec2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00d      	b.n	8001ede <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <HAL_SYSTICK_Config+0x40>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001eca:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <HAL_SYSTICK_Config+0x40>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001ed0:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <HAL_SYSTICK_Config+0x40>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a05      	ldr	r2, [pc, #20]	@ (8001eec <HAL_SYSTICK_Config+0x40>)
 8001ed6:	f043 0303 	orr.w	r3, r3, #3
 8001eda:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d844      	bhi.n	8001f88 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001efe:	a201      	add	r2, pc, #4	@ (adr r2, 8001f04 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f04:	08001f27 	.word	0x08001f27
 8001f08:	08001f45 	.word	0x08001f45
 8001f0c:	08001f67 	.word	0x08001f67
 8001f10:	08001f89 	.word	0x08001f89
 8001f14:	08001f19 	.word	0x08001f19
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001f18:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	6013      	str	r3, [r2, #0]
      break;
 8001f24:	e031      	b.n	8001f8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001f26:	4b1c      	ldr	r3, [pc, #112]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f2c:	f023 0304 	bic.w	r3, r3, #4
 8001f30:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001f32:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f34:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f38:	4a18      	ldr	r2, [pc, #96]	@ (8001f9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f3a:	f023 030c 	bic.w	r3, r3, #12
 8001f3e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001f42:	e022      	b.n	8001f8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001f44:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a13      	ldr	r2, [pc, #76]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f4a:	f023 0304 	bic.w	r3, r3, #4
 8001f4e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001f50:	4b12      	ldr	r3, [pc, #72]	@ (8001f9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f52:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f56:	f023 030c 	bic.w	r3, r3, #12
 8001f5a:	4a10      	ldr	r2, [pc, #64]	@ (8001f9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f5c:	f043 0304 	orr.w	r3, r3, #4
 8001f60:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001f64:	e011      	b.n	8001f8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f98 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001f6c:	f023 0304 	bic.w	r3, r3, #4
 8001f70:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001f72:	4b0a      	ldr	r3, [pc, #40]	@ (8001f9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001f78:	f023 030c 	bic.w	r3, r3, #12
 8001f7c:	4a07      	ldr	r2, [pc, #28]	@ (8001f9c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001f7e:	f043 0308 	orr.w	r3, r3, #8
 8001f82:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001f86:	e000      	b.n	8001f8a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001f88:	bf00      	nop
  }
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000e010 	.word	0xe000e010
 8001f9c:	44020c00 	.word	0x44020c00

08001fa0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001fa6:	4b17      	ldr	r3, [pc, #92]	@ (8002004 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0304 	and.w	r3, r3, #4
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d002      	beq.n	8001fb8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	e01e      	b.n	8001ff6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001fb8:	4b13      	ldr	r3, [pc, #76]	@ (8002008 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001fba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	2b08      	cmp	r3, #8
 8001fc8:	d00f      	beq.n	8001fea <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d80f      	bhi.n	8001ff0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	d003      	beq.n	8001fe4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001fdc:	e008      	b.n	8001ff0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
        break;
 8001fe2:	e008      	b.n	8001ff6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	607b      	str	r3, [r7, #4]
        break;
 8001fe8:	e005      	b.n	8001ff6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001fea:	2302      	movs	r3, #2
 8001fec:	607b      	str	r3, [r7, #4]
        break;
 8001fee:	e002      	b.n	8001ff6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	607b      	str	r3, [r7, #4]
        break;
 8001ff4:	bf00      	nop
    }
  }
  return systick_source;
 8001ff6:	687b      	ldr	r3, [r7, #4]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	e000e010 	.word	0xe000e010
 8002008:	44020c00 	.word	0x44020c00

0800200c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800201a:	e142      	b.n	80022a2 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	2101      	movs	r1, #1
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	fa01 f303 	lsl.w	r3, r1, r3
 8002028:	4013      	ands	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 8134 	beq.w	800229c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d003      	beq.n	8002044 <HAL_GPIO_Init+0x38>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b12      	cmp	r3, #18
 8002042:	d125      	bne.n	8002090 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	08da      	lsrs	r2, r3, #3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3208      	adds	r2, #8
 800204c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002050:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	220f      	movs	r2, #15
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4013      	ands	r3, r2
 8002066:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	f003 020f 	and.w	r2, r3, #15
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	4313      	orrs	r3, r2
 8002080:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	08da      	lsrs	r2, r3, #3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	3208      	adds	r2, #8
 800208a:	6979      	ldr	r1, [r7, #20]
 800208c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	2203      	movs	r2, #3
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	4013      	ands	r3, r2
 80020a6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 0203 	and.w	r2, r3, #3
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	697a      	ldr	r2, [r7, #20]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d00b      	beq.n	80020e4 <HAL_GPIO_Init+0xd8>
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d007      	beq.n	80020e4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020d8:	2b11      	cmp	r3, #17
 80020da:	d003      	beq.n	80020e4 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	2b12      	cmp	r3, #18
 80020e2:	d130      	bne.n	8002146 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	2203      	movs	r2, #3
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	697a      	ldr	r2, [r7, #20]
 80020f8:	4013      	ands	r3, r2
 80020fa:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	68da      	ldr	r2, [r3, #12]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	4313      	orrs	r3, r2
 800210c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800211a:	2201      	movs	r2, #1
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43db      	mvns	r3, r3
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	4013      	ands	r3, r2
 8002128:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	091b      	lsrs	r3, r3, #4
 8002130:	f003 0201 	and.w	r2, r3, #1
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4313      	orrs	r3, r2
 800213e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	697a      	ldr	r2, [r7, #20]
 8002144:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	2b03      	cmp	r3, #3
 8002150:	d109      	bne.n	8002166 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800215a:	2b03      	cmp	r3, #3
 800215c:	d11b      	bne.n	8002196 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d017      	beq.n	8002196 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	2203      	movs	r2, #3
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	697a      	ldr	r2, [r7, #20]
 800217a:	4013      	ands	r3, r2
 800217c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	4313      	orrs	r3, r2
 800218e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d07c      	beq.n	800229c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80021a2:	4a47      	ldr	r2, [pc, #284]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	089b      	lsrs	r3, r3, #2
 80021a8:	3318      	adds	r3, #24
 80021aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ae:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	220f      	movs	r2, #15
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	4013      	ands	r3, r2
 80021c4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	0a9a      	lsrs	r2, r3, #10
 80021ca:	4b3e      	ldr	r3, [pc, #248]	@ (80022c4 <HAL_GPIO_Init+0x2b8>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	f002 0203 	and.w	r2, r2, #3
 80021d4:	00d2      	lsls	r2, r2, #3
 80021d6:	4093      	lsls	r3, r2
 80021d8:	697a      	ldr	r2, [r7, #20]
 80021da:	4313      	orrs	r3, r2
 80021dc:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80021de:	4938      	ldr	r1, [pc, #224]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	3318      	adds	r3, #24
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80021ec:	4b34      	ldr	r3, [pc, #208]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	4013      	ands	r3, r2
 80021fa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002210:	4a2b      	ldr	r2, [pc, #172]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002216:	4b2a      	ldr	r3, [pc, #168]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	43db      	mvns	r3, r3
 8002220:	697a      	ldr	r2, [r7, #20]
 8002222:	4013      	ands	r3, r2
 8002224:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d003      	beq.n	800223a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4313      	orrs	r3, r2
 8002238:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800223a:	4a21      	ldr	r2, [pc, #132]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002240:	4b1f      	ldr	r3, [pc, #124]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 8002242:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002246:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	43db      	mvns	r3, r3
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	4013      	ands	r3, r2
 8002250:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002266:	4a16      	ldr	r2, [pc, #88]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800226e:	4b14      	ldr	r3, [pc, #80]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 8002270:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002274:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	43db      	mvns	r3, r3
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	4013      	ands	r3, r2
 800227e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800228c:	697a      	ldr	r2, [r7, #20]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4313      	orrs	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002294:	4a0a      	ldr	r2, [pc, #40]	@ (80022c0 <HAL_GPIO_Init+0x2b4>)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	3301      	adds	r3, #1
 80022a0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	fa22 f303 	lsr.w	r3, r2, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f47f aeb5 	bne.w	800201c <HAL_GPIO_Init+0x10>
  }
}
 80022b2:	bf00      	nop
 80022b4:	bf00      	nop
 80022b6:	371c      	adds	r7, #28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	44022000 	.word	0x44022000
 80022c4:	002f7f7f 	.word	0x002f7f7f

080022c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b088      	sub	sp, #32
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	f000 bc28 	b.w	8002b2c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022dc:	4b94      	ldr	r3, [pc, #592]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80022de:	69db      	ldr	r3, [r3, #28]
 80022e0:	f003 0318 	and.w	r3, r3, #24
 80022e4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80022e6:	4b92      	ldr	r3, [pc, #584]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80022e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0310 	and.w	r3, r3, #16
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d05b      	beq.n	80023b4 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d005      	beq.n	800230e <HAL_RCC_OscConfig+0x46>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	2b18      	cmp	r3, #24
 8002306:	d114      	bne.n	8002332 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d111      	bne.n	8002332 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d102      	bne.n	800231c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	f000 bc08 	b.w	8002b2c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800231c:	4b84      	ldr	r3, [pc, #528]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	041b      	lsls	r3, r3, #16
 800232a:	4981      	ldr	r1, [pc, #516]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800232c:	4313      	orrs	r3, r2
 800232e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8002330:	e040      	b.n	80023b4 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d023      	beq.n	8002382 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800233a:	4b7d      	ldr	r3, [pc, #500]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a7c      	ldr	r2, [pc, #496]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002346:	f7fe fbb9 	bl	8000abc <HAL_GetTick>
 800234a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800234e:	f7fe fbb5 	bl	8000abc <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e3e5      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002360:	4b73      	ldr	r3, [pc, #460]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0f0      	beq.n	800234e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800236c:	4b70      	ldr	r3, [pc, #448]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	041b      	lsls	r3, r3, #16
 800237a:	496d      	ldr	r1, [pc, #436]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800237c:	4313      	orrs	r3, r2
 800237e:	618b      	str	r3, [r1, #24]
 8002380:	e018      	b.n	80023b4 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002382:	4b6b      	ldr	r3, [pc, #428]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a6a      	ldr	r2, [pc, #424]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800238c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238e:	f7fe fb95 	bl	8000abc <HAL_GetTick>
 8002392:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002394:	e008      	b.n	80023a8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002396:	f7fe fb91 	bl	8000abc <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d901      	bls.n	80023a8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e3c1      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80023a8:	4b61      	ldr	r3, [pc, #388]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1f0      	bne.n	8002396 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 80a0 	beq.w	8002502 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	2b10      	cmp	r3, #16
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_OscConfig+0x10c>
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	2b18      	cmp	r3, #24
 80023cc:	d109      	bne.n	80023e2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2b03      	cmp	r3, #3
 80023d2:	d106      	bne.n	80023e2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f040 8092 	bne.w	8002502 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e3a4      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ea:	d106      	bne.n	80023fa <HAL_RCC_OscConfig+0x132>
 80023ec:	4b50      	ldr	r3, [pc, #320]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a4f      	ldr	r2, [pc, #316]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e058      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d112      	bne.n	8002428 <HAL_RCC_OscConfig+0x160>
 8002402:	4b4b      	ldr	r3, [pc, #300]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a4a      	ldr	r2, [pc, #296]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	4b48      	ldr	r3, [pc, #288]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a47      	ldr	r2, [pc, #284]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002414:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	4b45      	ldr	r3, [pc, #276]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a44      	ldr	r2, [pc, #272]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002420:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	e041      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002430:	d112      	bne.n	8002458 <HAL_RCC_OscConfig+0x190>
 8002432:	4b3f      	ldr	r3, [pc, #252]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a3e      	ldr	r2, [pc, #248]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002438:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	4b3c      	ldr	r3, [pc, #240]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a3b      	ldr	r2, [pc, #236]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002444:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a38      	ldr	r2, [pc, #224]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e029      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002460:	d112      	bne.n	8002488 <HAL_RCC_OscConfig+0x1c0>
 8002462:	4b33      	ldr	r3, [pc, #204]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a32      	ldr	r2, [pc, #200]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002468:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800246c:	6013      	str	r3, [r2, #0]
 800246e:	4b30      	ldr	r3, [pc, #192]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a2f      	ldr	r2, [pc, #188]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002474:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	4b2d      	ldr	r3, [pc, #180]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a2c      	ldr	r2, [pc, #176]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002484:	6013      	str	r3, [r2, #0]
 8002486:	e011      	b.n	80024ac <HAL_RCC_OscConfig+0x1e4>
 8002488:	4b29      	ldr	r3, [pc, #164]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a28      	ldr	r2, [pc, #160]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800248e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b26      	ldr	r3, [pc, #152]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a25      	ldr	r2, [pc, #148]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 800249a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b23      	ldr	r3, [pc, #140]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a22      	ldr	r2, [pc, #136]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024a6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80024aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7fe fb02 	bl	8000abc <HAL_GetTick>
 80024b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80024bc:	f7fe fafe 	bl	8000abc <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b64      	cmp	r3, #100	@ 0x64
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e32e      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ce:	4b18      	ldr	r3, [pc, #96]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0x1f4>
 80024da:	e012      	b.n	8002502 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024dc:	f7fe faee 	bl	8000abc <HAL_GetTick>
 80024e0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80024e4:	f7fe faea 	bl	8000abc <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b64      	cmp	r3, #100	@ 0x64
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e31a      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <HAL_RCC_OscConfig+0x268>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1f0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 809a 	beq.w	8002644 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d005      	beq.n	8002522 <HAL_RCC_OscConfig+0x25a>
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	2b18      	cmp	r3, #24
 800251a:	d149      	bne.n	80025b0 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d146      	bne.n	80025b0 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d104      	bne.n	8002534 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e2fe      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
 800252e:	bf00      	nop
 8002530:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11c      	bne.n	8002574 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800253a:	4b9a      	ldr	r3, [pc, #616]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0218 	and.w	r2, r3, #24
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	429a      	cmp	r2, r3
 8002548:	d014      	beq.n	8002574 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800254a:	4b96      	ldr	r3, [pc, #600]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f023 0218 	bic.w	r2, r3, #24
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	4993      	ldr	r1, [pc, #588]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002558:	4313      	orrs	r3, r2
 800255a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800255c:	f000 fdd0 	bl	8003100 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002560:	4b91      	ldr	r3, [pc, #580]	@ (80027a8 <HAL_RCC_OscConfig+0x4e0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe fa1f 	bl	80009a8 <HAL_InitTick>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e2db      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7fe faa2 	bl	8000abc <HAL_GetTick>
 8002578:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800257c:	f7fe fa9e 	bl	8000abc <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e2ce      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800258e:	4b85      	ldr	r3, [pc, #532]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800259a:	4b82      	ldr	r3, [pc, #520]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	041b      	lsls	r3, r3, #16
 80025a8:	497e      	ldr	r1, [pc, #504]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80025ae:	e049      	b.n	8002644 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d02c      	beq.n	8002612 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80025b8:	4b7a      	ldr	r3, [pc, #488]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f023 0218 	bic.w	r2, r3, #24
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	4977      	ldr	r1, [pc, #476]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80025ca:	4b76      	ldr	r3, [pc, #472]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a75      	ldr	r2, [pc, #468]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d6:	f7fe fa71 	bl	8000abc <HAL_GetTick>
 80025da:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80025de:	f7fe fa6d 	bl	8000abc <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e29d      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f0:	4b6c      	ldr	r3, [pc, #432]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80025fc:	4b69      	ldr	r3, [pc, #420]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	041b      	lsls	r3, r3, #16
 800260a:	4966      	ldr	r1, [pc, #408]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800260c:	4313      	orrs	r3, r2
 800260e:	610b      	str	r3, [r1, #16]
 8002610:	e018      	b.n	8002644 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002612:	4b64      	ldr	r3, [pc, #400]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a63      	ldr	r2, [pc, #396]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7fe fa4d 	bl	8000abc <HAL_GetTick>
 8002622:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002626:	f7fe fa49 	bl	8000abc <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e279      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002638:	4b5a      	ldr	r3, [pc, #360]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f0      	bne.n	8002626 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d03c      	beq.n	80026ca <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01c      	beq.n	8002692 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002658:	4b52      	ldr	r3, [pc, #328]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800265a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800265e:	4a51      	ldr	r2, [pc, #324]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002660:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002664:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002668:	f7fe fa28 	bl	8000abc <HAL_GetTick>
 800266c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002670:	f7fe fa24 	bl	8000abc <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e254      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002682:	4b48      	ldr	r3, [pc, #288]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002684:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0ef      	beq.n	8002670 <HAL_RCC_OscConfig+0x3a8>
 8002690:	e01b      	b.n	80026ca <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002692:	4b44      	ldr	r3, [pc, #272]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002698:	4a42      	ldr	r2, [pc, #264]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800269a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800269e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a2:	f7fe fa0b 	bl	8000abc <HAL_GetTick>
 80026a6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80026a8:	e008      	b.n	80026bc <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80026aa:	f7fe fa07 	bl	8000abc <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d901      	bls.n	80026bc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e237      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80026bc:	4b39      	ldr	r3, [pc, #228]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 80026be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80026c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1ef      	bne.n	80026aa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 80d2 	beq.w	800287c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026d8:	4b34      	ldr	r3, [pc, #208]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 80026da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d118      	bne.n	8002716 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80026e4:	4b31      	ldr	r3, [pc, #196]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	4a30      	ldr	r2, [pc, #192]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 80026ea:	f043 0301 	orr.w	r3, r3, #1
 80026ee:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f0:	f7fe f9e4 	bl	8000abc <HAL_GetTick>
 80026f4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f8:	f7fe f9e0 	bl	8000abc <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e210      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800270a:	4b28      	ldr	r3, [pc, #160]	@ (80027ac <HAL_RCC_OscConfig+0x4e4>)
 800270c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d108      	bne.n	8002730 <HAL_RCC_OscConfig+0x468>
 800271e:	4b21      	ldr	r3, [pc, #132]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002724:	4a1f      	ldr	r2, [pc, #124]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800272e:	e074      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d118      	bne.n	800276a <HAL_RCC_OscConfig+0x4a2>
 8002738:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800273a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800273e:	4a19      	ldr	r2, [pc, #100]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002740:	f023 0301 	bic.w	r3, r3, #1
 8002744:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002748:	4b16      	ldr	r3, [pc, #88]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800274a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800274e:	4a15      	ldr	r2, [pc, #84]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002750:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002754:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800275a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800275e:	4a11      	ldr	r2, [pc, #68]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002760:	f023 0304 	bic.w	r3, r3, #4
 8002764:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002768:	e057      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b05      	cmp	r3, #5
 8002770:	d11e      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4e8>
 8002772:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002778:	4a0a      	ldr	r2, [pc, #40]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800277a:	f043 0304 	orr.w	r3, r3, #4
 800277e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002782:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002788:	4a06      	ldr	r2, [pc, #24]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800278a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800278e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002792:	4b04      	ldr	r3, [pc, #16]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 8002794:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002798:	4a02      	ldr	r2, [pc, #8]	@ (80027a4 <HAL_RCC_OscConfig+0x4dc>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027a2:	e03a      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 80027a4:	44020c00 	.word	0x44020c00
 80027a8:	20000004 	.word	0x20000004
 80027ac:	44020800 	.word	0x44020800
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b85      	cmp	r3, #133	@ 0x85
 80027b6:	d118      	bne.n	80027ea <HAL_RCC_OscConfig+0x522>
 80027b8:	4ba2      	ldr	r3, [pc, #648]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027be:	4aa1      	ldr	r2, [pc, #644]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027c0:	f043 0304 	orr.w	r3, r3, #4
 80027c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027c8:	4b9e      	ldr	r3, [pc, #632]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027ce:	4a9d      	ldr	r2, [pc, #628]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027d8:	4b9a      	ldr	r3, [pc, #616]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027de:	4a99      	ldr	r2, [pc, #612]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027e8:	e017      	b.n	800281a <HAL_RCC_OscConfig+0x552>
 80027ea:	4b96      	ldr	r3, [pc, #600]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027f0:	4a94      	ldr	r2, [pc, #592]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027f2:	f023 0301 	bic.w	r3, r3, #1
 80027f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027fa:	4b92      	ldr	r3, [pc, #584]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80027fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002800:	4a90      	ldr	r2, [pc, #576]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002802:	f023 0304 	bic.w	r3, r3, #4
 8002806:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800280a:	4b8e      	ldr	r3, [pc, #568]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800280c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002810:	4a8c      	ldr	r2, [pc, #560]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002816:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d016      	beq.n	8002850 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002822:	f7fe f94b 	bl	8000abc <HAL_GetTick>
 8002826:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002828:	e00a      	b.n	8002840 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282a:	f7fe f947 	bl	8000abc <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002838:	4293      	cmp	r3, r2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e175      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002840:	4b80      	ldr	r3, [pc, #512]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0ed      	beq.n	800282a <HAL_RCC_OscConfig+0x562>
 800284e:	e015      	b.n	800287c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002850:	f7fe f934 	bl	8000abc <HAL_GetTick>
 8002854:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002856:	e00a      	b.n	800286e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002858:	f7fe f930 	bl	8000abc <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002866:	4293      	cmp	r3, r2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e15e      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800286e:	4b75      	ldr	r3, [pc, #468]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002870:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ed      	bne.n	8002858 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b00      	cmp	r3, #0
 8002886:	d036      	beq.n	80028f6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288c:	2b00      	cmp	r3, #0
 800288e:	d019      	beq.n	80028c4 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002890:	4b6c      	ldr	r3, [pc, #432]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a6b      	ldr	r2, [pc, #428]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002896:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800289a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7fe f90e 	bl	8000abc <HAL_GetTick>
 80028a0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80028a4:	f7fe f90a 	bl	8000abc <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e13a      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80028b6:	4b63      	ldr	r3, [pc, #396]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x5dc>
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a5e      	ldr	r2, [pc, #376]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7fe f8f4 	bl	8000abc <HAL_GetTick>
 80028d4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80028d8:	f7fe f8f0 	bl	8000abc <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e120      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80028ea:	4b56      	ldr	r3, [pc, #344]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 8115 	beq.w	8002b2a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	2b18      	cmp	r3, #24
 8002904:	f000 80af 	beq.w	8002a66 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290c:	2b02      	cmp	r3, #2
 800290e:	f040 8086 	bne.w	8002a1e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002912:	4b4c      	ldr	r3, [pc, #304]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a4b      	ldr	r2, [pc, #300]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002918:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800291c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291e:	f7fe f8cd 	bl	8000abc <HAL_GetTick>
 8002922:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002926:	f7fe f8c9 	bl	8000abc <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e0f9      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002938:	4b42      	ldr	r3, [pc, #264]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1f0      	bne.n	8002926 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002944:	4b3f      	ldr	r3, [pc, #252]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800294c:	f023 0303 	bic.w	r3, r3, #3
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002958:	0212      	lsls	r2, r2, #8
 800295a:	430a      	orrs	r2, r1
 800295c:	4939      	ldr	r1, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800295e:	4313      	orrs	r3, r2
 8002960:	628b      	str	r3, [r1, #40]	@ 0x28
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002966:	3b01      	subs	r3, #1
 8002968:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002970:	3b01      	subs	r3, #1
 8002972:	025b      	lsls	r3, r3, #9
 8002974:	b29b      	uxth	r3, r3
 8002976:	431a      	orrs	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297c:	3b01      	subs	r3, #1
 800297e:	041b      	lsls	r3, r3, #16
 8002980:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002984:	431a      	orrs	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298a:	3b01      	subs	r3, #1
 800298c:	061b      	lsls	r3, r3, #24
 800298e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002992:	492c      	ldr	r1, [pc, #176]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002994:	4313      	orrs	r3, r2
 8002996:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002998:	4b2a      	ldr	r3, [pc, #168]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800299a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299c:	4a29      	ldr	r2, [pc, #164]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 800299e:	f023 0310 	bic.w	r3, r3, #16
 80029a2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a8:	4a26      	ldr	r2, [pc, #152]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80029ae:	4b25      	ldr	r3, [pc, #148]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b2:	4a24      	ldr	r2, [pc, #144]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029b4:	f043 0310 	orr.w	r3, r3, #16
 80029b8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80029ba:	4b22      	ldr	r3, [pc, #136]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029be:	f023 020c 	bic.w	r2, r3, #12
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	491f      	ldr	r1, [pc, #124]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80029cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d0:	f023 0220 	bic.w	r2, r3, #32
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029d8:	491a      	ldr	r1, [pc, #104]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029de:	4b19      	ldr	r3, [pc, #100]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	4a18      	ldr	r2, [pc, #96]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80029ea:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 80029f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f6:	f7fe f861 	bl	8000abc <HAL_GetTick>
 80029fa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80029fe:	f7fe f85d 	bl	8000abc <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e08d      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002a10:	4b0c      	ldr	r3, [pc, #48]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x736>
 8002a1c:	e085      	b.n	8002b2a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a08      	ldr	r2, [pc, #32]	@ (8002a44 <HAL_RCC_OscConfig+0x77c>)
 8002a24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2a:	f7fe f847 	bl	8000abc <HAL_GetTick>
 8002a2e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002a32:	f7fe f843 	bl	8000abc <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d903      	bls.n	8002a48 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e073      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
 8002a44:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002a48:	4b3a      	ldr	r3, [pc, #232]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ee      	bne.n	8002a32 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002a54:	4b37      	ldr	r3, [pc, #220]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a58:	4a36      	ldr	r2, [pc, #216]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a5a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002a5e:	f023 0303 	bic.w	r3, r3, #3
 8002a62:	6293      	str	r3, [r2, #40]	@ 0x28
 8002a64:	e061      	b.n	8002b2a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002a66:	4b33      	ldr	r3, [pc, #204]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a6c:	4b31      	ldr	r3, [pc, #196]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a70:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d031      	beq.n	8002ade <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	f003 0203 	and.w	r2, r3, #3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d12a      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	0a1b      	lsrs	r3, r3, #8
 8002a8c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d122      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d11a      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	0a5b      	lsrs	r3, r3, #9
 8002aac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ab4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d111      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	0c1b      	lsrs	r3, r3, #16
 8002abe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d108      	bne.n	8002ade <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	0e1b      	lsrs	r3, r3, #24
 8002ad0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e024      	b.n	8002b2c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ae2:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae6:	08db      	lsrs	r3, r3, #3
 8002ae8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d01a      	beq.n	8002b2a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002af4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af8:	4a0e      	ldr	r2, [pc, #56]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002afa:	f023 0310 	bic.w	r3, r3, #16
 8002afe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b00:	f7fd ffdc 	bl	8000abc <HAL_GetTick>
 8002b04:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002b06:	bf00      	nop
 8002b08:	f7fd ffd8 	bl	8000abc <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d0f9      	beq.n	8002b08 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	4a06      	ldr	r2, [pc, #24]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002b1e:	4b05      	ldr	r3, [pc, #20]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	4a04      	ldr	r2, [pc, #16]	@ (8002b34 <HAL_RCC_OscConfig+0x86c>)
 8002b24:	f043 0310 	orr.w	r3, r3, #16
 8002b28:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	44020c00 	.word	0x44020c00

08002b38 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e19e      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b4c:	4b83      	ldr	r3, [pc, #524]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d910      	bls.n	8002b7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5a:	4b80      	ldr	r3, [pc, #512]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 020f 	bic.w	r2, r3, #15
 8002b62:	497e      	ldr	r1, [pc, #504]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d5c <HAL_RCC_ClockConfig+0x224>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d001      	beq.n	8002b7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e186      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d012      	beq.n	8002bae <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	695a      	ldr	r2, [r3, #20]
 8002b8c:	4b74      	ldr	r3, [pc, #464]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d909      	bls.n	8002bae <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002b9a:	4b71      	ldr	r3, [pc, #452]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	496d      	ldr	r1, [pc, #436]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0308 	and.w	r3, r3, #8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d012      	beq.n	8002be0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691a      	ldr	r2, [r3, #16]
 8002bbe:	4b68      	ldr	r3, [pc, #416]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	091b      	lsrs	r3, r3, #4
 8002bc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d909      	bls.n	8002be0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002bcc:	4b64      	ldr	r3, [pc, #400]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	4961      	ldr	r1, [pc, #388]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d010      	beq.n	8002c0e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68da      	ldr	r2, [r3, #12]
 8002bf0:	4b5b      	ldr	r3, [pc, #364]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d908      	bls.n	8002c0e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002bfc:	4b58      	ldr	r3, [pc, #352]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4955      	ldr	r1, [pc, #340]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d010      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	4b50      	ldr	r3, [pc, #320]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d908      	bls.n	8002c3c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002c2a:	4b4d      	ldr	r3, [pc, #308]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	f023 020f 	bic.w	r2, r3, #15
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	494a      	ldr	r1, [pc, #296]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8093 	beq.w	8002d70 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d107      	bne.n	8002c62 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002c52:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d121      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e113      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d107      	bne.n	8002c7a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d115      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e107      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d107      	bne.n	8002c92 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002c82:	4b37      	ldr	r3, [pc, #220]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d109      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e0fb      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c92:	4b33      	ldr	r3, [pc, #204]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e0f3      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f023 0203 	bic.w	r2, r3, #3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	492c      	ldr	r1, [pc, #176]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cb4:	f7fd ff02 	bl	8000abc <HAL_GetTick>
 8002cb8:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2b03      	cmp	r3, #3
 8002cc0:	d112      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc4:	f7fd fefa 	bl	8000abc <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e0d7      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cda:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002cdc:	69db      	ldr	r3, [r3, #28]
 8002cde:	f003 0318 	and.w	r3, r3, #24
 8002ce2:	2b18      	cmp	r3, #24
 8002ce4:	d1ee      	bne.n	8002cc4 <HAL_RCC_ClockConfig+0x18c>
 8002ce6:	e043      	b.n	8002d70 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d112      	bne.n	8002d16 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf2:	f7fd fee3 	bl	8000abc <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e0c0      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d08:	4b15      	ldr	r3, [pc, #84]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	f003 0318 	and.w	r3, r3, #24
 8002d10:	2b10      	cmp	r3, #16
 8002d12:	d1ee      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0x1ba>
 8002d14:	e02c      	b.n	8002d70 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d122      	bne.n	8002d64 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d1e:	e00a      	b.n	8002d36 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d20:	f7fd fecc 	bl	8000abc <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e0a9      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002d36:	4b0a      	ldr	r3, [pc, #40]	@ (8002d60 <HAL_RCC_ClockConfig+0x228>)
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	f003 0318 	and.w	r3, r3, #24
 8002d3e:	2b08      	cmp	r3, #8
 8002d40:	d1ee      	bne.n	8002d20 <HAL_RCC_ClockConfig+0x1e8>
 8002d42:	e015      	b.n	8002d70 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002d44:	f7fd feba 	bl	8000abc <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d906      	bls.n	8002d64 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e097      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
 8002d5a:	bf00      	nop
 8002d5c:	40022000 	.word	0x40022000
 8002d60:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d64:	4b4b      	ldr	r3, [pc, #300]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	f003 0318 	and.w	r3, r3, #24
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e9      	bne.n	8002d44 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d010      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	4b44      	ldr	r3, [pc, #272]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d208      	bcs.n	8002d9e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002d8c:	4b41      	ldr	r3, [pc, #260]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	f023 020f 	bic.w	r2, r3, #15
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	493e      	ldr	r1, [pc, #248]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d210      	bcs.n	8002dce <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dac:	4b3a      	ldr	r3, [pc, #232]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f023 020f 	bic.w	r2, r3, #15
 8002db4:	4938      	ldr	r1, [pc, #224]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dbc:	4b36      	ldr	r3, [pc, #216]	@ (8002e98 <HAL_RCC_ClockConfig+0x360>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 030f 	and.w	r3, r3, #15
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d001      	beq.n	8002dce <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e05d      	b.n	8002e8a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0304 	and.w	r3, r3, #4
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d010      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	4b2d      	ldr	r3, [pc, #180]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d208      	bcs.n	8002dfc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002dea:	4b2a      	ldr	r3, [pc, #168]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	4927      	ldr	r1, [pc, #156]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d012      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	4b21      	ldr	r3, [pc, #132]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	091b      	lsrs	r3, r3, #4
 8002e12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d209      	bcs.n	8002e2e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	011b      	lsls	r3, r3, #4
 8002e28:	491a      	ldr	r1, [pc, #104]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d012      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695a      	ldr	r2, [r3, #20]
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	0a1b      	lsrs	r3, r3, #8
 8002e44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d209      	bcs.n	8002e60 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002e4c:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	695b      	ldr	r3, [r3, #20]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	490e      	ldr	r1, [pc, #56]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002e60:	f000 f822 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8002e64:	4602      	mov	r2, r0
 8002e66:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <HAL_RCC_ClockConfig+0x35c>)
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	490b      	ldr	r1, [pc, #44]	@ (8002e9c <HAL_RCC_ClockConfig+0x364>)
 8002e70:	5ccb      	ldrb	r3, [r1, r3]
 8002e72:	fa22 f303 	lsr.w	r3, r2, r3
 8002e76:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea0 <HAL_RCC_ClockConfig+0x368>)
 8002e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea4 <HAL_RCC_ClockConfig+0x36c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fd fd92 	bl	80009a8 <HAL_InitTick>
 8002e84:	4603      	mov	r3, r0
 8002e86:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002e88:	7afb      	ldrb	r3, [r7, #11]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	44020c00 	.word	0x44020c00
 8002e98:	40022000 	.word	0x40022000
 8002e9c:	08004b1c 	.word	0x08004b1c
 8002ea0:	20000000 	.word	0x20000000
 8002ea4:	20000004 	.word	0x20000004

08002ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b089      	sub	sp, #36	@ 0x24
 8002eac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002eae:	4b8c      	ldr	r3, [pc, #560]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f003 0318 	and.w	r3, r3, #24
 8002eb6:	2b08      	cmp	r3, #8
 8002eb8:	d102      	bne.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002eba:	4b8a      	ldr	r3, [pc, #552]	@ (80030e4 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	e107      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ec0:	4b87      	ldr	r3, [pc, #540]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	f003 0318 	and.w	r3, r3, #24
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d112      	bne.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002ecc:	4b84      	ldr	r3, [pc, #528]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0320 	and.w	r3, r3, #32
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d009      	beq.n	8002eec <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002ed8:	4b81      	ldr	r3, [pc, #516]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	08db      	lsrs	r3, r3, #3
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	4a81      	ldr	r2, [pc, #516]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 8002ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	e0f1      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002eec:	4b7e      	ldr	r3, [pc, #504]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 8002eee:	61fb      	str	r3, [r7, #28]
 8002ef0:	e0ee      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef2:	4b7b      	ldr	r3, [pc, #492]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f003 0318 	and.w	r3, r3, #24
 8002efa:	2b10      	cmp	r3, #16
 8002efc:	d102      	bne.n	8002f04 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002efe:	4b7b      	ldr	r3, [pc, #492]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x244>)
 8002f00:	61fb      	str	r3, [r7, #28]
 8002f02:	e0e5      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f04:	4b76      	ldr	r3, [pc, #472]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	f003 0318 	and.w	r3, r3, #24
 8002f0c:	2b18      	cmp	r3, #24
 8002f0e:	f040 80dd 	bne.w	80030cc <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002f12:	4b73      	ldr	r3, [pc, #460]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f16:	f003 0303 	and.w	r3, r3, #3
 8002f1a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002f1c:	4b70      	ldr	r3, [pc, #448]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	0a1b      	lsrs	r3, r3, #8
 8002f22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f26:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002f28:	4b6d      	ldr	r3, [pc, #436]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	091b      	lsrs	r3, r3, #4
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f34:	4b6a      	ldr	r3, [pc, #424]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002f38:	08db      	lsrs	r3, r3, #3
 8002f3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	fb02 f303 	mul.w	r3, r2, r3
 8002f44:	ee07 3a90 	vmov	s15, r3
 8002f48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f4c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80b7 	beq.w	80030c6 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d003      	beq.n	8002f66 <HAL_RCC_GetSysClockFreq+0xbe>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d056      	beq.n	8003012 <HAL_RCC_GetSysClockFreq+0x16a>
 8002f64:	e077      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002f66:	4b5e      	ldr	r3, [pc, #376]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0320 	and.w	r3, r3, #32
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d02d      	beq.n	8002fce <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002f72:	4b5b      	ldr	r3, [pc, #364]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	08db      	lsrs	r3, r3, #3
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	4a5a      	ldr	r2, [pc, #360]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 8002f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f82:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	ee07 3a90 	vmov	s15, r3
 8002f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	ee07 3a90 	vmov	s15, r3
 8002f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f9c:	4b50      	ldr	r3, [pc, #320]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa4:	ee07 3a90 	vmov	s15, r3
 8002fa8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fac:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fb0:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 8002fb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc8:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002fcc:	e065      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	ee07 3a90 	vmov	s15, r3
 8002fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fd8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80030f4 <HAL_RCC_GetSysClockFreq+0x24c>
 8002fdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8002fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fe8:	ee07 3a90 	vmov	s15, r3
 8002fec:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ff0:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ff4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 8002ff8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002ffc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003000:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003004:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003010:	e043      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	ee07 3a90 	vmov	s15, r3
 8003018:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800301c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80030f8 <HAL_RCC_GetSysClockFreq+0x250>
 8003020:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003024:	4b2e      	ldr	r3, [pc, #184]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 8003026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800302c:	ee07 3a90 	vmov	s15, r3
 8003030:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003034:	ed97 6a02 	vldr	s12, [r7, #8]
 8003038:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 800303c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003040:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003044:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003048:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800304c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003050:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003054:	e021      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	ee07 3a90 	vmov	s15, r3
 800305c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003060:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x254>
 8003064:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003068:	4b1d      	ldr	r3, [pc, #116]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 800306a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800306c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003070:	ee07 3a90 	vmov	s15, r3
 8003074:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003078:	ed97 6a02 	vldr	s12, [r7, #8]
 800307c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80030f0 <HAL_RCC_GetSysClockFreq+0x248>
 8003080:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003084:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800308c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003094:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003098:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800309a:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0x238>)
 800309c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800309e:	0a5b      	lsrs	r3, r3, #9
 80030a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030a4:	3301      	adds	r3, #1
 80030a6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	ee07 3a90 	vmov	s15, r3
 80030ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030b2:	edd7 6a06 	vldr	s13, [r7, #24]
 80030b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030be:	ee17 3a90 	vmov	r3, s15
 80030c2:	61fb      	str	r3, [r7, #28]
 80030c4:	e004      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	e001      	b.n	80030d0 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80030cc:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <HAL_RCC_GetSysClockFreq+0x240>)
 80030ce:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80030d0:	69fb      	ldr	r3, [r7, #28]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3724      	adds	r7, #36	@ 0x24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	44020c00 	.word	0x44020c00
 80030e4:	003d0900 	.word	0x003d0900
 80030e8:	03d09000 	.word	0x03d09000
 80030ec:	017d7840 	.word	0x017d7840
 80030f0:	46000000 	.word	0x46000000
 80030f4:	4c742400 	.word	0x4c742400
 80030f8:	4bbebc20 	.word	0x4bbebc20
 80030fc:	4a742400 	.word	0x4a742400

08003100 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003104:	f7ff fed0 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8003108:	4602      	mov	r2, r0
 800310a:	4b08      	ldr	r3, [pc, #32]	@ (800312c <HAL_RCC_GetHCLKFreq+0x2c>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800310e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8003112:	4907      	ldr	r1, [pc, #28]	@ (8003130 <HAL_RCC_GetHCLKFreq+0x30>)
 8003114:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8003116:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800311a:	fa22 f303 	lsr.w	r3, r2, r3
 800311e:	4a05      	ldr	r2, [pc, #20]	@ (8003134 <HAL_RCC_GetHCLKFreq+0x34>)
 8003120:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8003122:	4b04      	ldr	r3, [pc, #16]	@ (8003134 <HAL_RCC_GetHCLKFreq+0x34>)
 8003124:	681b      	ldr	r3, [r3, #0]
}
 8003126:	4618      	mov	r0, r3
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	44020c00 	.word	0x44020c00
 8003130:	08004b1c 	.word	0x08004b1c
 8003134:	20000000 	.word	0x20000000

08003138 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800313c:	b0aa      	sub	sp, #168	@ 0xa8
 800313e:	af00      	add	r7, sp, #0
 8003140:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003144:	2300      	movs	r3, #0
 8003146:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800314a:	2300      	movs	r3, #0
 800314c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003150:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003158:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800315c:	2500      	movs	r5, #0
 800315e:	ea54 0305 	orrs.w	r3, r4, r5
 8003162:	d00b      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003164:	4bb8      	ldr	r3, [pc, #736]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003166:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800316a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800316e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003174:	4ab4      	ldr	r2, [pc, #720]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003176:	430b      	orrs	r3, r1
 8003178:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800317c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003184:	f002 0801 	and.w	r8, r2, #1
 8003188:	f04f 0900 	mov.w	r9, #0
 800318c:	ea58 0309 	orrs.w	r3, r8, r9
 8003190:	d038      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8003192:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003198:	2b05      	cmp	r3, #5
 800319a:	d819      	bhi.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800319c:	a201      	add	r2, pc, #4	@ (adr r2, 80031a4 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	080031d9 	.word	0x080031d9
 80031a8:	080031bd 	.word	0x080031bd
 80031ac:	080031d1 	.word	0x080031d1
 80031b0:	080031d9 	.word	0x080031d9
 80031b4:	080031d9 	.word	0x080031d9
 80031b8:	080031d9 	.word	0x080031d9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031c0:	3308      	adds	r3, #8
 80031c2:	4618      	mov	r0, r3
 80031c4:	f000 fddc 	bl	8003d80 <RCCEx_PLL2_Config>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80031ce:	e004      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80031d6:	e000      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80031d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031da:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10c      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80031e2:	4b99      	ldr	r3, [pc, #612]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80031e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80031e8:	f023 0107 	bic.w	r1, r3, #7
 80031ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f2:	4a95      	ldr	r2, [pc, #596]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80031f4:	430b      	orrs	r3, r1
 80031f6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80031fa:	e003      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031fc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003200:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003204:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320c:	f002 0a02 	and.w	sl, r2, #2
 8003210:	f04f 0b00 	mov.w	fp, #0
 8003214:	ea5a 030b 	orrs.w	r3, sl, fp
 8003218:	d03c      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800321a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800321e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003220:	2b28      	cmp	r3, #40	@ 0x28
 8003222:	d01b      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003224:	2b28      	cmp	r3, #40	@ 0x28
 8003226:	d815      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003228:	2b20      	cmp	r3, #32
 800322a:	d019      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800322c:	2b20      	cmp	r3, #32
 800322e:	d811      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003230:	2b18      	cmp	r3, #24
 8003232:	d017      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003234:	2b18      	cmp	r3, #24
 8003236:	d80d      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003238:	2b00      	cmp	r3, #0
 800323a:	d015      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800323c:	2b08      	cmp	r3, #8
 800323e:	d109      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003240:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003244:	3308      	adds	r3, #8
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fd9a 	bl	8003d80 <RCCEx_PLL2_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8003252:	e00a      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800325a:	e006      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800325c:	bf00      	nop
 800325e:	e004      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003260:	bf00      	nop
 8003262:	e002      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003264:	bf00      	nop
 8003266:	e000      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10c      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003272:	4b75      	ldr	r3, [pc, #468]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003274:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003278:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800327c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003282:	4a71      	ldr	r2, [pc, #452]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003284:	430b      	orrs	r3, r1
 8003286:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800328a:	e003      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003290:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003294:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329c:	f002 0304 	and.w	r3, r2, #4
 80032a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032a4:	2300      	movs	r3, #0
 80032a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80032aa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80032ae:	460b      	mov	r3, r1
 80032b0:	4313      	orrs	r3, r2
 80032b2:	d040      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80032b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ba:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80032be:	d01e      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80032c0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80032c4:	d817      	bhi.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80032c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032ca:	d01a      	beq.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80032cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032d0:	d811      	bhi.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80032d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80032d4:	d017      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80032d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80032d8:	d80d      	bhi.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d015      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80032de:	2b40      	cmp	r3, #64	@ 0x40
 80032e0:	d109      	bne.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032e6:	3308      	adds	r3, #8
 80032e8:	4618      	mov	r0, r3
 80032ea:	f000 fd49 	bl	8003d80 <RCCEx_PLL2_Config>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 80032f4:	e00a      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80032fc:	e006      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80032fe:	bf00      	nop
 8003300:	e004      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003302:	bf00      	nop
 8003304:	e002      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003306:	bf00      	nop
 8003308:	e000      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800330a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800330c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10c      	bne.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003314:	4b4c      	ldr	r3, [pc, #304]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003316:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800331a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800331e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003324:	4a48      	ldr	r2, [pc, #288]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003326:	430b      	orrs	r3, r1
 8003328:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800332c:	e003      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800332e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003332:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003336:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800333a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003346:	2300      	movs	r3, #0
 8003348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800334c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003350:	460b      	mov	r3, r1
 8003352:	4313      	orrs	r3, r2
 8003354:	d043      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003356:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800335a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003360:	d021      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003362:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003366:	d81a      	bhi.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003368:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800336c:	d01d      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x272>
 800336e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003372:	d814      	bhi.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003374:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003378:	d019      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x276>
 800337a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800337e:	d80e      	bhi.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d016      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003388:	d109      	bne.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800338a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800338e:	3308      	adds	r3, #8
 8003390:	4618      	mov	r0, r3
 8003392:	f000 fcf5 	bl	8003d80 <RCCEx_PLL2_Config>
 8003396:	4603      	mov	r3, r0
 8003398:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800339c:	e00a      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80033a4:	e006      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80033a6:	bf00      	nop
 80033a8:	e004      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80033aa:	bf00      	nop
 80033ac:	e002      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80033ae:	bf00      	nop
 80033b0:	e000      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80033b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033b4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10c      	bne.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80033bc:	4b22      	ldr	r3, [pc, #136]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033c2:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80033c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033ce:	430b      	orrs	r3, r1
 80033d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033d4:	e003      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033da:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80033ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033ec:	2300      	movs	r3, #0
 80033ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80033f0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80033f4:	460b      	mov	r3, r1
 80033f6:	4313      	orrs	r3, r2
 80033f8:	d03e      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80033fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003400:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003404:	d01b      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003406:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800340a:	d814      	bhi.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800340c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003410:	d017      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003412:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003416:	d80e      	bhi.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003418:	2b00      	cmp	r3, #0
 800341a:	d017      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x314>
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003420:	d109      	bne.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003422:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003426:	3308      	adds	r3, #8
 8003428:	4618      	mov	r0, r3
 800342a:	f000 fca9 	bl	8003d80 <RCCEx_PLL2_Config>
 800342e:	4603      	mov	r3, r0
 8003430:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003434:	e00b      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800343c:	e007      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 800343e:	bf00      	nop
 8003440:	e005      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003442:	bf00      	nop
 8003444:	e003      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003446:	bf00      	nop
 8003448:	44020c00 	.word	0x44020c00
        break;
 800344c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800344e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10c      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003456:	4ba5      	ldr	r3, [pc, #660]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003458:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800345c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003460:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003466:	4aa1      	ldr	r2, [pc, #644]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003468:	430b      	orrs	r3, r1
 800346a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800346e:	e003      	b.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003470:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003474:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003478:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003480:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003484:	673b      	str	r3, [r7, #112]	@ 0x70
 8003486:	2300      	movs	r3, #0
 8003488:	677b      	str	r3, [r7, #116]	@ 0x74
 800348a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800348e:	460b      	mov	r3, r1
 8003490:	4313      	orrs	r3, r2
 8003492:	d03b      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003494:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800349a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800349e:	d01b      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80034a0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80034a4:	d814      	bhi.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80034a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034aa:	d017      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80034ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034b0:	d80e      	bhi.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d014      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80034b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034ba:	d109      	bne.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034c0:	3308      	adds	r3, #8
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 fc5c 	bl	8003d80 <RCCEx_PLL2_Config>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80034ce:	e008      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80034d6:	e004      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80034d8:	bf00      	nop
 80034da:	e002      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80034dc:	bf00      	nop
 80034de:	e000      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80034e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034e2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10c      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80034ea:	4b80      	ldr	r3, [pc, #512]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80034ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80034f0:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80034f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034fa:	4a7c      	ldr	r2, [pc, #496]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80034fc:	430b      	orrs	r3, r1
 80034fe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003502:	e003      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003504:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003508:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800350c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003514:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003518:	66bb      	str	r3, [r7, #104]	@ 0x68
 800351a:	2300      	movs	r3, #0
 800351c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800351e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003522:	460b      	mov	r3, r1
 8003524:	4313      	orrs	r3, r2
 8003526:	d033      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003528:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800352c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800352e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003532:	d015      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003534:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003538:	d80e      	bhi.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800353a:	2b00      	cmp	r3, #0
 800353c:	d012      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800353e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003542:	d109      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003544:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003548:	3308      	adds	r3, #8
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fc18 	bl	8003d80 <RCCEx_PLL2_Config>
 8003550:	4603      	mov	r3, r0
 8003552:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003556:	e006      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800355e:	e002      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003560:	bf00      	nop
 8003562:	e000      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003566:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10c      	bne.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800356e:	4b5f      	ldr	r3, [pc, #380]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003570:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003574:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003578:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800357c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357e:	4a5b      	ldr	r2, [pc, #364]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003580:	430b      	orrs	r3, r1
 8003582:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003586:	e003      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003588:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800358c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003590:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003598:	2100      	movs	r1, #0
 800359a:	6639      	str	r1, [r7, #96]	@ 0x60
 800359c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80035a2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80035a6:	460b      	mov	r3, r1
 80035a8:	4313      	orrs	r3, r2
 80035aa:	d033      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 80035ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035b6:	d015      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80035b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035bc:	d80e      	bhi.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d012      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80035c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035c6:	d109      	bne.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035cc:	3308      	adds	r3, #8
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 fbd6 	bl	8003d80 <RCCEx_PLL2_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 80035da:	e006      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80035e2:	e002      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80035e4:	bf00      	nop
 80035e6:	e000      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 80035e8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80035ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10c      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 80035f2:	4b3e      	ldr	r3, [pc, #248]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80035f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035f8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80035fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003602:	4a3a      	ldr	r2, [pc, #232]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003604:	430b      	orrs	r3, r1
 8003606:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800360a:	e003      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003610:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003614:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	2100      	movs	r1, #0
 800361e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003624:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003626:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800362a:	460b      	mov	r3, r1
 800362c:	4313      	orrs	r3, r2
 800362e:	d00e      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003630:	4b2e      	ldr	r3, [pc, #184]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	4a2d      	ldr	r2, [pc, #180]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003636:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800363a:	61d3      	str	r3, [r2, #28]
 800363c:	4b2b      	ldr	r3, [pc, #172]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800363e:	69d9      	ldr	r1, [r3, #28]
 8003640:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003648:	4a28      	ldr	r2, [pc, #160]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800364a:	430b      	orrs	r3, r1
 800364c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800364e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003656:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800365a:	653b      	str	r3, [r7, #80]	@ 0x50
 800365c:	2300      	movs	r3, #0
 800365e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003660:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003664:	460b      	mov	r3, r1
 8003666:	4313      	orrs	r3, r2
 8003668:	d046      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800366a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800366e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003670:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003674:	d021      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003676:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800367a:	d81a      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 800367c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003680:	d01d      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003686:	d814      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003688:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800368c:	d019      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 800368e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003692:	d80e      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003694:	2b00      	cmp	r3, #0
 8003696:	d016      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800369c:	d109      	bne.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800369e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036a2:	3308      	adds	r3, #8
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fb6b 	bl	8003d80 <RCCEx_PLL2_Config>
 80036aa:	4603      	mov	r3, r0
 80036ac:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80036b0:	e00a      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80036b8:	e006      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80036ba:	bf00      	nop
 80036bc:	e004      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80036be:	bf00      	nop
 80036c0:	e002      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80036c2:	bf00      	nop
 80036c4:	e000      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 80036c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036c8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10f      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80036d0:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80036d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80036d6:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80036da:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e0:	4a02      	ldr	r2, [pc, #8]	@ (80036ec <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80036e2:	430b      	orrs	r3, r1
 80036e4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80036e8:	e006      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80036ea:	bf00      	nop
 80036ec:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036f4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80036f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003704:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003706:	2300      	movs	r3, #0
 8003708:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800370a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800370e:	460b      	mov	r3, r1
 8003710:	4313      	orrs	r3, r2
 8003712:	d043      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800371e:	d021      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003720:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003724:	d81a      	bhi.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003726:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800372a:	d01d      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x630>
 800372c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003730:	d814      	bhi.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003732:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003736:	d019      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003738:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800373c:	d80e      	bhi.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x624>
 800373e:	2b00      	cmp	r3, #0
 8003740:	d016      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003746:	d109      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003748:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800374c:	3308      	adds	r3, #8
 800374e:	4618      	mov	r0, r3
 8003750:	f000 fb16 	bl	8003d80 <RCCEx_PLL2_Config>
 8003754:	4603      	mov	r3, r0
 8003756:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800375a:	e00a      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003762:	e006      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003764:	bf00      	nop
 8003766:	e004      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003768:	bf00      	nop
 800376a:	e002      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800376c:	bf00      	nop
 800376e:	e000      	b.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003770:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003772:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10c      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800377a:	4bb6      	ldr	r3, [pc, #728]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800377c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003780:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003784:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378a:	4ab2      	ldr	r2, [pc, #712]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800378c:	430b      	orrs	r3, r1
 800378e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003792:	e003      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003794:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003798:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800379c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80037a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80037aa:	2300      	movs	r3, #0
 80037ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ae:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80037b2:	460b      	mov	r3, r1
 80037b4:	4313      	orrs	r3, r2
 80037b6:	d030      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80037b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037be:	2b05      	cmp	r3, #5
 80037c0:	d80f      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	d211      	bcs.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d911      	bls.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d109      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037d2:	3308      	adds	r3, #8
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 fad3 	bl	8003d80 <RCCEx_PLL2_Config>
 80037da:	4603      	mov	r3, r0
 80037dc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80037e0:	e006      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80037e8:	e002      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80037ea:	bf00      	nop
 80037ec:	e000      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 80037ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037f0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10c      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80037f8:	4b96      	ldr	r3, [pc, #600]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80037fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037fe:	f023 0107 	bic.w	r1, r3, #7
 8003802:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003806:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003808:	4a92      	ldr	r2, [pc, #584]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800380a:	430b      	orrs	r3, r1
 800380c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003810:	e003      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003812:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003816:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800381a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800381e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003822:	2100      	movs	r1, #0
 8003824:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800382a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800382c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003830:	460b      	mov	r3, r1
 8003832:	4313      	orrs	r3, r2
 8003834:	d022      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003836:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800383a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003840:	2b08      	cmp	r3, #8
 8003842:	d005      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800384a:	e002      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 800384c:	bf00      	nop
 800384e:	e000      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003850:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003852:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10c      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800385a:	4b7e      	ldr	r3, [pc, #504]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800385c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003860:	f023 0108 	bic.w	r1, r3, #8
 8003864:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800386a:	4a7a      	ldr	r2, [pc, #488]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800386c:	430b      	orrs	r3, r1
 800386e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003872:	e003      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003874:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003878:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800387c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003888:	633b      	str	r3, [r7, #48]	@ 0x30
 800388a:	2300      	movs	r3, #0
 800388c:	637b      	str	r3, [r7, #52]	@ 0x34
 800388e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003892:	460b      	mov	r3, r1
 8003894:	4313      	orrs	r3, r2
 8003896:	f000 80b0 	beq.w	80039fa <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800389a:	4b6f      	ldr	r3, [pc, #444]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 800389c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389e:	4a6e      	ldr	r2, [pc, #440]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80038a0:	f043 0301 	orr.w	r3, r3, #1
 80038a4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038a6:	f7fd f909 	bl	8000abc <HAL_GetTick>
 80038aa:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80038ae:	e00b      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b0:	f7fd f904 	bl	8000abc <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d903      	bls.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80038c6:	e005      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80038c8:	4b63      	ldr	r3, [pc, #396]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0ed      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 80038d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f040 808a 	bne.w	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038de:	4b5d      	ldr	r3, [pc, #372]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80038e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80038ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d022      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x802>
 80038f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038fa:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80038fe:	429a      	cmp	r2, r3
 8003900:	d01b      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003902:	4b54      	ldr	r3, [pc, #336]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003904:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003908:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800390c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003910:	4b50      	ldr	r3, [pc, #320]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003912:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003916:	4a4f      	ldr	r2, [pc, #316]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800391c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003920:	4b4c      	ldr	r3, [pc, #304]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003922:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003926:	4a4b      	ldr	r2, [pc, #300]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800392c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003930:	4a48      	ldr	r2, [pc, #288]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003932:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003936:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800393a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d019      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003946:	f7fd f8b9 	bl	8000abc <HAL_GetTick>
 800394a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800394e:	e00d      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003950:	f7fd f8b4 	bl	8000abc <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003960:	4293      	cmp	r3, r2
 8003962:	d903      	bls.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 800396a:	e006      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800396c:	4b39      	ldr	r3, [pc, #228]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800396e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0ea      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 800397a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d132      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003982:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003986:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003988:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003990:	d10f      	bne.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003992:	4b30      	ldr	r3, [pc, #192]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800399a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800399e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039a0:	091b      	lsrs	r3, r3, #4
 80039a2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80039a6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80039aa:	4a2a      	ldr	r2, [pc, #168]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039ac:	430b      	orrs	r3, r1
 80039ae:	61d3      	str	r3, [r2, #28]
 80039b0:	e005      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x886>
 80039b2:	4b28      	ldr	r3, [pc, #160]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	4a27      	ldr	r2, [pc, #156]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80039bc:	61d3      	str	r3, [r2, #28]
 80039be:	4b25      	ldr	r3, [pc, #148]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039c4:	4a23      	ldr	r2, [pc, #140]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039ce:	4b21      	ldr	r3, [pc, #132]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039d0:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80039d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039de:	4a1d      	ldr	r2, [pc, #116]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80039e0:	430b      	orrs	r3, r1
 80039e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80039e6:	e008      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039e8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039ec:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80039f0:	e003      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039f6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80039fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a02:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003a06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a08:	2300      	movs	r3, #0
 8003a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a0c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003a10:	460b      	mov	r3, r1
 8003a12:	4313      	orrs	r3, r2
 8003a14:	d038      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003a16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1c:	2b30      	cmp	r3, #48	@ 0x30
 8003a1e:	d014      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003a20:	2b30      	cmp	r3, #48	@ 0x30
 8003a22:	d80e      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003a24:	2b20      	cmp	r3, #32
 8003a26:	d012      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003a28:	2b20      	cmp	r3, #32
 8003a2a:	d80a      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d015      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003a30:	2b10      	cmp	r3, #16
 8003a32:	d106      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a34:	4b07      	ldr	r3, [pc, #28]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	4a06      	ldr	r2, [pc, #24]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a3e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003a40:	e00d      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a48:	e009      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003a4a:	bf00      	nop
 8003a4c:	e007      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003a4e:	bf00      	nop
 8003a50:	e005      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x926>
 8003a52:	bf00      	nop
 8003a54:	44020c00 	.word	0x44020c00
 8003a58:	44020800 	.word	0x44020800
        break;
 8003a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a5e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10c      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003a66:	4bb5      	ldr	r3, [pc, #724]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a6c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003a70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a76:	49b1      	ldr	r1, [pc, #708]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003a7e:	e003      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a80:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a84:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003a88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a90:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003a94:	623b      	str	r3, [r7, #32]
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a9a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	d03c      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003aa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d81d      	bhi.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003aae:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8003ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab4:	08003ac9 	.word	0x08003ac9
 8003ab8:	08003ad7 	.word	0x08003ad7
 8003abc:	08003aeb 	.word	0x08003aeb
 8003ac0:	08003af3 	.word	0x08003af3
 8003ac4:	08003af3 	.word	0x08003af3
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ac8:	4b9c      	ldr	r3, [pc, #624]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003acc:	4a9b      	ldr	r2, [pc, #620]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ace:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003ad4:	e00e      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ad6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ada:	3308      	adds	r3, #8
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 f94f 	bl	8003d80 <RCCEx_PLL2_Config>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003ae8:	e004      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003af0:	e000      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8003af2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003af4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10c      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003afc:	4b8f      	ldr	r3, [pc, #572]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b02:	f023 0207 	bic.w	r2, r3, #7
 8003b06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b0c:	498b      	ldr	r1, [pc, #556]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003b14:	e003      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b16:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b1a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003b1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b26:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003b2a:	61bb      	str	r3, [r7, #24]
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	61fb      	str	r3, [r7, #28]
 8003b30:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003b34:	460b      	mov	r3, r1
 8003b36:	4313      	orrs	r3, r2
 8003b38:	d03c      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003b3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d01f      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003b44:	2b20      	cmp	r3, #32
 8003b46:	d819      	bhi.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003b48:	2b18      	cmp	r3, #24
 8003b4a:	d01d      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003b4c:	2b18      	cmp	r3, #24
 8003b4e:	d815      	bhi.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d002      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d007      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003b58:	e010      	b.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b5a:	4b78      	ldr	r3, [pc, #480]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5e:	4a77      	ldr	r2, [pc, #476]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b64:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003b66:	e010      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b6c:	3308      	adds	r3, #8
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 f906 	bl	8003d80 <RCCEx_PLL2_Config>
 8003b74:	4603      	mov	r3, r0
 8003b76:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003b7a:	e006      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b82:	e002      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003b84:	bf00      	nop
 8003b86:	e000      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b8a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10c      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003b92:	4b6a      	ldr	r3, [pc, #424]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b98:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003b9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba2:	4966      	ldr	r1, [pc, #408]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003baa:	e003      	b.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003bb0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003bc0:	613b      	str	r3, [r7, #16]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	d03e      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003bd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bda:	d020      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003bdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003be0:	d819      	bhi.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003be2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003be4:	d01d      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8003be6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003be8:	d815      	bhi.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d002      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003bee:	2b40      	cmp	r3, #64	@ 0x40
 8003bf0:	d007      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8003bf2:	e010      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf4:	4b51      	ldr	r3, [pc, #324]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf8:	4a50      	ldr	r2, [pc, #320]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bfe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003c00:	e010      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c06:	3308      	adds	r3, #8
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 f8b9 	bl	8003d80 <RCCEx_PLL2_Config>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003c14:	e006      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c1c:	e002      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003c1e:	bf00      	nop
 8003c20:	e000      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c24:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10c      	bne.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003c2c:	4b43      	ldr	r3, [pc, #268]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c32:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003c36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c3c:	493f      	ldr	r1, [pc, #252]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003c44:	e003      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c46:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c4a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	2100      	movs	r1, #0
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003c64:	460b      	mov	r3, r1
 8003c66:	4313      	orrs	r3, r2
 8003c68:	d038      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003c6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c74:	d00e      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 8003c76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c7a:	d815      	bhi.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d017      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003c80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c84:	d110      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c86:	4b2d      	ldr	r3, [pc, #180]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003c8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c90:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003c92:	e00e      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c98:	3308      	adds	r3, #8
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f870 	bl	8003d80 <RCCEx_PLL2_Config>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003ca6:	e004      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003cae:	e000      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8003cb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cb2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10c      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8003cba:	4b20      	ldr	r3, [pc, #128]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003cbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cca:	491c      	ldr	r1, [pc, #112]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003cd2:	e003      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cd8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003cdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	6039      	str	r1, [r7, #0]
 8003ce8:	f003 0310 	and.w	r3, r3, #16
 8003cec:	607b      	str	r3, [r7, #4]
 8003cee:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	d039      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003cf8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cfe:	2b30      	cmp	r3, #48	@ 0x30
 8003d00:	d01e      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003d02:	2b30      	cmp	r3, #48	@ 0x30
 8003d04:	d815      	bhi.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8003d06:	2b10      	cmp	r3, #16
 8003d08:	d002      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003d0a:	2b20      	cmp	r3, #32
 8003d0c:	d007      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003d0e:	e010      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d10:	4b0a      	ldr	r3, [pc, #40]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d14:	4a09      	ldr	r2, [pc, #36]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d1a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003d1c:	e011      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d22:	3308      	adds	r3, #8
 8003d24:	4618      	mov	r0, r3
 8003d26:	f000 f82b 	bl	8003d80 <RCCEx_PLL2_Config>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003d30:	e007      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d38:	e003      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003d3a:	bf00      	nop
 8003d3c:	44020c00 	.word	0x44020c00
        break;
 8003d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d42:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10c      	bne.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d7c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d50:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d5a:	4908      	ldr	r1, [pc, #32]	@ (8003d7c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003d62:	e003      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d64:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d68:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8003d6c:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	37a8      	adds	r7, #168	@ 0xa8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d7a:	bf00      	nop
 8003d7c:	44020c00 	.word	0x44020c00

08003d80 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8003d88:	4b48      	ldr	r3, [pc, #288]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a47      	ldr	r2, [pc, #284]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003d8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d92:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003d94:	f7fc fe92 	bl	8000abc <HAL_GetTick>
 8003d98:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d9a:	e008      	b.n	8003dae <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003d9c:	f7fc fe8e 	bl	8000abc <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e07a      	b.n	8003ea4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003dae:	4b3f      	ldr	r3, [pc, #252]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8003dba:	4b3c      	ldr	r3, [pc, #240]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbe:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003dc2:	f023 0303 	bic.w	r3, r3, #3
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6811      	ldr	r1, [r2, #0]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6852      	ldr	r2, [r2, #4]
 8003dce:	0212      	lsls	r2, r2, #8
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	4936      	ldr	r1, [pc, #216]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	025b      	lsls	r3, r3, #9
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	431a      	orrs	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	3b01      	subs	r3, #1
 8003df4:	041b      	lsls	r3, r3, #16
 8003df6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	3b01      	subs	r3, #1
 8003e02:	061b      	lsls	r3, r3, #24
 8003e04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003e08:	4928      	ldr	r1, [pc, #160]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8003e0e:	4b27      	ldr	r3, [pc, #156]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e12:	f023 020c 	bic.w	r2, r3, #12
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	4924      	ldr	r1, [pc, #144]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8003e20:	4b22      	ldr	r3, [pc, #136]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e24:	f023 0220 	bic.w	r2, r3, #32
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	491f      	ldr	r1, [pc, #124]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8003e32:	4b1e      	ldr	r3, [pc, #120]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	491c      	ldr	r1, [pc, #112]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8003e40:	4b1a      	ldr	r3, [pc, #104]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e44:	4a19      	ldr	r2, [pc, #100]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e46:	f023 0310 	bic.w	r3, r3, #16
 8003e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8003e4c:	4b17      	ldr	r3, [pc, #92]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e54:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6a12      	ldr	r2, [r2, #32]
 8003e5c:	00d2      	lsls	r2, r2, #3
 8003e5e:	4913      	ldr	r1, [pc, #76]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8003e64:	4b11      	ldr	r3, [pc, #68]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e68:	4a10      	ldr	r2, [pc, #64]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e6a:	f043 0310 	orr.w	r3, r3, #16
 8003e6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8003e70:	4b0e      	ldr	r3, [pc, #56]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a0d      	ldr	r2, [pc, #52]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e76:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e7a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003e7c:	f7fc fe1e 	bl	8000abc <HAL_GetTick>
 8003e80:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e82:	e008      	b.n	8003e96 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003e84:	f7fc fe1a 	bl	8000abc <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e006      	b.n	8003ea4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e96:	4b05      	ldr	r3, [pc, #20]	@ (8003eac <RCCEx_PLL2_Config+0x12c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0

}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	44020c00 	.word	0x44020c00

08003eb0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e049      	b.n	8003f56 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d106      	bne.n	8003edc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fc fc14 	bl	8000704 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3304      	adds	r3, #4
 8003eec:	4619      	mov	r1, r3
 8003eee:	4610      	mov	r0, r2
 8003ef0:	f000 fa18 	bl	8004324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d109      	bne.n	8003f84 <HAL_TIM_PWM_Start+0x24>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	bf14      	ite	ne
 8003f7c:	2301      	movne	r3, #1
 8003f7e:	2300      	moveq	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	e03c      	b.n	8003ffe <HAL_TIM_PWM_Start+0x9e>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d109      	bne.n	8003f9e <HAL_TIM_PWM_Start+0x3e>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	bf14      	ite	ne
 8003f96:	2301      	movne	r3, #1
 8003f98:	2300      	moveq	r3, #0
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	e02f      	b.n	8003ffe <HAL_TIM_PWM_Start+0x9e>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d109      	bne.n	8003fb8 <HAL_TIM_PWM_Start+0x58>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	bf14      	ite	ne
 8003fb0:	2301      	movne	r3, #1
 8003fb2:	2300      	moveq	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	e022      	b.n	8003ffe <HAL_TIM_PWM_Start+0x9e>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2b0c      	cmp	r3, #12
 8003fbc:	d109      	bne.n	8003fd2 <HAL_TIM_PWM_Start+0x72>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	bf14      	ite	ne
 8003fca:	2301      	movne	r3, #1
 8003fcc:	2300      	moveq	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	e015      	b.n	8003ffe <HAL_TIM_PWM_Start+0x9e>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b10      	cmp	r3, #16
 8003fd6:	d109      	bne.n	8003fec <HAL_TIM_PWM_Start+0x8c>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	e008      	b.n	8003ffe <HAL_TIM_PWM_Start+0x9e>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	bf14      	ite	ne
 8003ff8:	2301      	movne	r3, #1
 8003ffa:	2300      	moveq	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e06f      	b.n	80040e6 <HAL_TIM_PWM_Start+0x186>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d104      	bne.n	8004016 <HAL_TIM_PWM_Start+0xb6>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004014:	e023      	b.n	800405e <HAL_TIM_PWM_Start+0xfe>
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b04      	cmp	r3, #4
 800401a:	d104      	bne.n	8004026 <HAL_TIM_PWM_Start+0xc6>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004024:	e01b      	b.n	800405e <HAL_TIM_PWM_Start+0xfe>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b08      	cmp	r3, #8
 800402a:	d104      	bne.n	8004036 <HAL_TIM_PWM_Start+0xd6>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004034:	e013      	b.n	800405e <HAL_TIM_PWM_Start+0xfe>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b0c      	cmp	r3, #12
 800403a:	d104      	bne.n	8004046 <HAL_TIM_PWM_Start+0xe6>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004044:	e00b      	b.n	800405e <HAL_TIM_PWM_Start+0xfe>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b10      	cmp	r3, #16
 800404a:	d104      	bne.n	8004056 <HAL_TIM_PWM_Start+0xf6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004054:	e003      	b.n	800405e <HAL_TIM_PWM_Start+0xfe>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2202      	movs	r2, #2
 800405a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2201      	movs	r2, #1
 8004064:	6839      	ldr	r1, [r7, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f000 fc0c 	bl	8004884 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1f      	ldr	r2, [pc, #124]	@ (80040f0 <HAL_TIM_PWM_Start+0x190>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d107      	bne.n	8004086 <HAL_TIM_PWM_Start+0x126>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004084:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a19      	ldr	r2, [pc, #100]	@ (80040f0 <HAL_TIM_PWM_Start+0x190>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d009      	beq.n	80040a4 <HAL_TIM_PWM_Start+0x144>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004098:	d004      	beq.n	80040a4 <HAL_TIM_PWM_Start+0x144>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a15      	ldr	r2, [pc, #84]	@ (80040f4 <HAL_TIM_PWM_Start+0x194>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d115      	bne.n	80040d0 <HAL_TIM_PWM_Start+0x170>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	4b13      	ldr	r3, [pc, #76]	@ (80040f8 <HAL_TIM_PWM_Start+0x198>)
 80040ac:	4013      	ands	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b06      	cmp	r3, #6
 80040b4:	d015      	beq.n	80040e2 <HAL_TIM_PWM_Start+0x182>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040bc:	d011      	beq.n	80040e2 <HAL_TIM_PWM_Start+0x182>
    {
      __HAL_TIM_ENABLE(htim);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0201 	orr.w	r2, r2, #1
 80040cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ce:	e008      	b.n	80040e2 <HAL_TIM_PWM_Start+0x182>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	e000      	b.n	80040e4 <HAL_TIM_PWM_Start+0x184>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	40000400 	.word	0x40000400
 80040f8:	00010007 	.word	0x00010007

080040fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004108:	2300      	movs	r3, #0
 800410a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004112:	2b01      	cmp	r3, #1
 8004114:	d101      	bne.n	800411a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004116:	2302      	movs	r3, #2
 8004118:	e0ff      	b.n	800431a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b14      	cmp	r3, #20
 8004126:	f200 80f0 	bhi.w	800430a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800412a:	a201      	add	r2, pc, #4	@ (adr r2, 8004130 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800412c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004130:	08004185 	.word	0x08004185
 8004134:	0800430b 	.word	0x0800430b
 8004138:	0800430b 	.word	0x0800430b
 800413c:	0800430b 	.word	0x0800430b
 8004140:	080041c5 	.word	0x080041c5
 8004144:	0800430b 	.word	0x0800430b
 8004148:	0800430b 	.word	0x0800430b
 800414c:	0800430b 	.word	0x0800430b
 8004150:	08004207 	.word	0x08004207
 8004154:	0800430b 	.word	0x0800430b
 8004158:	0800430b 	.word	0x0800430b
 800415c:	0800430b 	.word	0x0800430b
 8004160:	08004247 	.word	0x08004247
 8004164:	0800430b 	.word	0x0800430b
 8004168:	0800430b 	.word	0x0800430b
 800416c:	0800430b 	.word	0x0800430b
 8004170:	08004289 	.word	0x08004289
 8004174:	0800430b 	.word	0x0800430b
 8004178:	0800430b 	.word	0x0800430b
 800417c:	0800430b 	.word	0x0800430b
 8004180:	080042c9 	.word	0x080042c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68b9      	ldr	r1, [r7, #8]
 800418a:	4618      	mov	r0, r3
 800418c:	f000 f930 	bl	80043f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699a      	ldr	r2, [r3, #24]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0208 	orr.w	r2, r2, #8
 800419e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699a      	ldr	r2, [r3, #24]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 0204 	bic.w	r2, r2, #4
 80041ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6999      	ldr	r1, [r3, #24]
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	691a      	ldr	r2, [r3, #16]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	619a      	str	r2, [r3, #24]
      break;
 80041c2:	e0a5      	b.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68b9      	ldr	r1, [r7, #8]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 f978 	bl	80044c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699a      	ldr	r2, [r3, #24]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	699a      	ldr	r2, [r3, #24]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6999      	ldr	r1, [r3, #24]
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	021a      	lsls	r2, r3, #8
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	430a      	orrs	r2, r1
 8004202:	619a      	str	r2, [r3, #24]
      break;
 8004204:	e084      	b.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68b9      	ldr	r1, [r7, #8]
 800420c:	4618      	mov	r0, r3
 800420e:	f000 f9c5 	bl	800459c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	69da      	ldr	r2, [r3, #28]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f042 0208 	orr.w	r2, r2, #8
 8004220:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	69da      	ldr	r2, [r3, #28]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0204 	bic.w	r2, r2, #4
 8004230:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69d9      	ldr	r1, [r3, #28]
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	61da      	str	r2, [r3, #28]
      break;
 8004244:	e064      	b.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68b9      	ldr	r1, [r7, #8]
 800424c:	4618      	mov	r0, r3
 800424e:	f000 fa11 	bl	8004674 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	69da      	ldr	r2, [r3, #28]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004260:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	69da      	ldr	r2, [r3, #28]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004270:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	69d9      	ldr	r1, [r3, #28]
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	021a      	lsls	r2, r3, #8
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	61da      	str	r2, [r3, #28]
      break;
 8004286:	e043      	b.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68b9      	ldr	r1, [r7, #8]
 800428e:	4618      	mov	r0, r3
 8004290:	f000 fa5e 	bl	8004750 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0208 	orr.w	r2, r2, #8
 80042a2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0204 	bic.w	r2, r2, #4
 80042b2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	691a      	ldr	r2, [r3, #16]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80042c6:	e023      	b.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68b9      	ldr	r1, [r7, #8]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fa8a 	bl	80047e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	021a      	lsls	r2, r3, #8
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004308:	e002      	b.n	8004310 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	75fb      	strb	r3, [r7, #23]
      break;
 800430e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004318:	7dfb      	ldrb	r3, [r7, #23]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop

08004324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a2c      	ldr	r2, [pc, #176]	@ (80043e8 <TIM_Base_SetConfig+0xc4>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d007      	beq.n	800434c <TIM_Base_SetConfig+0x28>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004342:	d003      	beq.n	800434c <TIM_Base_SetConfig+0x28>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a29      	ldr	r2, [pc, #164]	@ (80043ec <TIM_Base_SetConfig+0xc8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d108      	bne.n	800435e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004352:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	4313      	orrs	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a21      	ldr	r2, [pc, #132]	@ (80043e8 <TIM_Base_SetConfig+0xc4>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d007      	beq.n	8004376 <TIM_Base_SetConfig+0x52>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800436c:	d003      	beq.n	8004376 <TIM_Base_SetConfig+0x52>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a1e      	ldr	r2, [pc, #120]	@ (80043ec <TIM_Base_SetConfig+0xc8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d108      	bne.n	8004388 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800437c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	4313      	orrs	r3, r2
 8004386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	4313      	orrs	r3, r2
 8004394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a0e      	ldr	r2, [pc, #56]	@ (80043e8 <TIM_Base_SetConfig+0xc4>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d103      	bne.n	80043bc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	691a      	ldr	r2, [r3, #16]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d105      	bne.n	80043da <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	f023 0201 	bic.w	r2, r3, #1
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	611a      	str	r2, [r3, #16]
  }
}
 80043da:	bf00      	nop
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	40012c00 	.word	0x40012c00
 80043ec:	40000400 	.word	0x40000400

080043f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	f023 0201 	bic.w	r2, r3, #1
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800441e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f023 0303 	bic.w	r3, r3, #3
 800442a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	4313      	orrs	r3, r2
 8004434:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f023 0302 	bic.w	r3, r3, #2
 800443c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a1c      	ldr	r2, [pc, #112]	@ (80044bc <TIM_OC1_SetConfig+0xcc>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d10c      	bne.n	800446a <TIM_OC1_SetConfig+0x7a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f023 0308 	bic.w	r3, r3, #8
 8004456:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f023 0304 	bic.w	r3, r3, #4
 8004468:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a13      	ldr	r2, [pc, #76]	@ (80044bc <TIM_OC1_SetConfig+0xcc>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d111      	bne.n	8004496 <TIM_OC1_SetConfig+0xa6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	4313      	orrs	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	4313      	orrs	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	621a      	str	r2, [r3, #32]
}
 80044b0:	bf00      	nop
 80044b2:	371c      	adds	r7, #28
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	40012c00 	.word	0x40012c00

080044c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	f023 0210 	bic.w	r2, r3, #16
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	4313      	orrs	r3, r2
 8004506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	f023 0320 	bic.w	r3, r3, #32
 800450e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a1e      	ldr	r2, [pc, #120]	@ (8004598 <TIM_OC2_SetConfig+0xd8>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d10d      	bne.n	8004540 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800452a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	4313      	orrs	r3, r2
 8004536:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800453e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a15      	ldr	r2, [pc, #84]	@ (8004598 <TIM_OC2_SetConfig+0xd8>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d113      	bne.n	8004570 <TIM_OC2_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800454e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	621a      	str	r2, [r3, #32]
}
 800458a:	bf00      	nop
 800458c:	371c      	adds	r7, #28
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	40012c00 	.word	0x40012c00

0800459c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800459c:	b480      	push	{r7}
 800459e:	b087      	sub	sp, #28
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a1b      	ldr	r3, [r3, #32]
 80045aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f023 0303 	bic.w	r3, r3, #3
 80045d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	4313      	orrs	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004670 <TIM_OC3_SetConfig+0xd4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d10d      	bne.n	800461a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	4313      	orrs	r3, r2
 8004610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a14      	ldr	r2, [pc, #80]	@ (8004670 <TIM_OC3_SetConfig+0xd4>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d113      	bne.n	800464a <TIM_OC3_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	011b      	lsls	r3, r3, #4
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4313      	orrs	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	621a      	str	r2, [r3, #32]
}
 8004664:	bf00      	nop
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	40012c00 	.word	0x40012c00

08004674 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	021b      	lsls	r3, r3, #8
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	031b      	lsls	r3, r3, #12
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a1e      	ldr	r2, [pc, #120]	@ (800474c <TIM_OC4_SetConfig+0xd8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d10d      	bne.n	80046f4 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80046de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	031b      	lsls	r3, r3, #12
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a15      	ldr	r2, [pc, #84]	@ (800474c <TIM_OC4_SetConfig+0xd8>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d113      	bne.n	8004724 <TIM_OC4_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004702:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800470a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	019b      	lsls	r3, r3, #6
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	019b      	lsls	r3, r3, #6
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	697a      	ldr	r2, [r7, #20]
 800473c:	621a      	str	r2, [r3, #32]
}
 800473e:	bf00      	nop
 8004740:	371c      	adds	r7, #28
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	40012c00 	.word	0x40012c00

08004750 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004750:	b480      	push	{r7}
 8004752:	b087      	sub	sp, #28
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004794:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	041b      	lsls	r3, r3, #16
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a0f      	ldr	r2, [pc, #60]	@ (80047e4 <TIM_OC5_SetConfig+0x94>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d109      	bne.n	80047be <TIM_OC5_SetConfig+0x6e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	021b      	lsls	r3, r3, #8
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	697a      	ldr	r2, [r7, #20]
 80047c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	621a      	str	r2, [r3, #32]
}
 80047d8:	bf00      	nop
 80047da:	371c      	adds	r7, #28
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	40012c00 	.word	0x40012c00

080047e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b087      	sub	sp, #28
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800480e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800481a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	021b      	lsls	r3, r3, #8
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	4313      	orrs	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800482e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	051b      	lsls	r3, r3, #20
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4313      	orrs	r3, r2
 800483a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a10      	ldr	r2, [pc, #64]	@ (8004880 <TIM_OC6_SetConfig+0x98>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d109      	bne.n	8004858 <TIM_OC6_SetConfig+0x70>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800484a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	029b      	lsls	r3, r3, #10
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	621a      	str	r2, [r3, #32]
}
 8004872:	bf00      	nop
 8004874:	371c      	adds	r7, #28
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40012c00 	.word	0x40012c00

08004884 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f003 031f 	and.w	r3, r3, #31
 8004896:	2201      	movs	r2, #1
 8004898:	fa02 f303 	lsl.w	r3, r2, r3
 800489c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6a1a      	ldr	r2, [r3, #32]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	43db      	mvns	r3, r3
 80048a6:	401a      	ands	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6a1a      	ldr	r2, [r3, #32]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f003 031f 	and.w	r3, r3, #31
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	fa01 f303 	lsl.w	r3, r1, r3
 80048bc:	431a      	orrs	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	621a      	str	r2, [r3, #32]
}
 80048c2:	bf00      	nop
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
	...

080048d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e4:	2302      	movs	r3, #2
 80048e6:	e051      	b.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a22      	ldr	r2, [pc, #136]	@ (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d108      	bne.n	8004924 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004918:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4313      	orrs	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800492a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800492e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	4313      	orrs	r3, r2
 8004938:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a14      	ldr	r2, [pc, #80]	@ (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d009      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004954:	d004      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a10      	ldr	r2, [pc, #64]	@ (800499c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d10c      	bne.n	800497a <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004966:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	4313      	orrs	r3, r2
 8004970:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	40012c00 	.word	0x40012c00
 800499c:	40000400 	.word	0x40000400

080049a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e06e      	b.n	8004a9a <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4313      	orrs	r3, r2
 80049de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	041b      	lsls	r3, r3, #16
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a17      	ldr	r2, [pc, #92]	@ (8004aa8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d11c      	bne.n	8004a88 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a58:	051b      	lsls	r3, r3, #20
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	6a1b      	ldr	r3, [r3, #32]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	40012c00 	.word	0x40012c00

08004aac <memset>:
 8004aac:	4402      	add	r2, r0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d100      	bne.n	8004ab6 <memset+0xa>
 8004ab4:	4770      	bx	lr
 8004ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8004aba:	e7f9      	b.n	8004ab0 <memset+0x4>

08004abc <__libc_init_array>:
 8004abc:	b570      	push	{r4, r5, r6, lr}
 8004abe:	4d0d      	ldr	r5, [pc, #52]	@ (8004af4 <__libc_init_array+0x38>)
 8004ac0:	2600      	movs	r6, #0
 8004ac2:	4c0d      	ldr	r4, [pc, #52]	@ (8004af8 <__libc_init_array+0x3c>)
 8004ac4:	1b64      	subs	r4, r4, r5
 8004ac6:	10a4      	asrs	r4, r4, #2
 8004ac8:	42a6      	cmp	r6, r4
 8004aca:	d109      	bne.n	8004ae0 <__libc_init_array+0x24>
 8004acc:	4d0b      	ldr	r5, [pc, #44]	@ (8004afc <__libc_init_array+0x40>)
 8004ace:	2600      	movs	r6, #0
 8004ad0:	4c0b      	ldr	r4, [pc, #44]	@ (8004b00 <__libc_init_array+0x44>)
 8004ad2:	f000 f817 	bl	8004b04 <_init>
 8004ad6:	1b64      	subs	r4, r4, r5
 8004ad8:	10a4      	asrs	r4, r4, #2
 8004ada:	42a6      	cmp	r6, r4
 8004adc:	d105      	bne.n	8004aea <__libc_init_array+0x2e>
 8004ade:	bd70      	pop	{r4, r5, r6, pc}
 8004ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae4:	3601      	adds	r6, #1
 8004ae6:	4798      	blx	r3
 8004ae8:	e7ee      	b.n	8004ac8 <__libc_init_array+0xc>
 8004aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aee:	3601      	adds	r6, #1
 8004af0:	4798      	blx	r3
 8004af2:	e7f2      	b.n	8004ada <__libc_init_array+0x1e>
 8004af4:	08004b2c 	.word	0x08004b2c
 8004af8:	08004b2c 	.word	0x08004b2c
 8004afc:	08004b2c 	.word	0x08004b2c
 8004b00:	08004b30 	.word	0x08004b30

08004b04 <_init>:
 8004b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b06:	bf00      	nop
 8004b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b0a:	bc08      	pop	{r3}
 8004b0c:	469e      	mov	lr, r3
 8004b0e:	4770      	bx	lr

08004b10 <_fini>:
 8004b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b12:	bf00      	nop
 8004b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b16:	bc08      	pop	{r3}
 8004b18:	469e      	mov	lr, r3
 8004b1a:	4770      	bx	lr
