add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/Clk_S
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/Rst_N

add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/DataIn_shyloc
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/DataIn_NewValid
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/DataOut
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/DataOut_NewValid
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/Ready_Ext
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/ForceStop
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/AwaitingConfig
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/Ready
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/FIFO_Full
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/EOP
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/Finished
add wave -position end  sim:/system_3shyloc_tb/gen_SHyLoC(1)/ShyLoc_top_inst/Error


add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/clock
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/reset
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_data
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_OR
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_IR
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_data
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_OR
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_IR
add wave -position end  sim:/system_3shyloc_tb/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Connected

add wave -position end  sim:/system_3shyloc_tb/DUT/rst_n
add wave -position end  sim:/system_3shyloc_tb/DUT/clk
add wave -position end  sim:/system_3shyloc_tb/DUT/rx_cmd_out
add wave -position end  sim:/system_3shyloc_tb/DUT/rx_cmd_valid
add wave -position end  sim:/system_3shyloc_tb/DUT/rx_cmd_ready
add wave -position end  sim:/system_3shyloc_tb/DUT/rx_data_out
add wave -position end  sim:/system_3shyloc_tb/DUT/rx_data_valid
add wave -position end  sim:/system_3shyloc_tb/DUT/rx_data_ready
add wave -position end  sim:/system_3shyloc_tb/DUT/ccsds_datain
add wave -position end  sim:/system_3shyloc_tb/DUT/w_update
add wave -position end  sim:/system_3shyloc_tb/DUT/asym_FIFO_full
add wave -position end  sim:/system_3shyloc_tb/DUT/ccsds_ready_ext
add wave -position end  sim:/system_3shyloc_tb/DUT/raw_ccsds_data
add wave -position end  sim:/system_3shyloc_tb/DUT/ccsds_datanewValid
add wave -position end  sim:/system_3shyloc_tb/DUT/spw_error
add wave -position end  sim:/system_3shyloc_tb/DUT/router_connected
