// Seed: 4016993111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_14(
      .id_0(id_11)
  );
  wire id_15, id_16, id_17;
  wire id_18;
  wire \id_19 ;
  assign id_17 = \id_19 ;
  wire id_20, id_21 = id_15, id_22;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  nand primCall (id_16, id_15, id_6, id_17, id_8, id_7, id_11, id_1, id_14, id_18, id_9, id_13);
  module_0 modCall_1 (
      id_16,
      id_17,
      id_6,
      id_2,
      id_8,
      id_14,
      id_6,
      id_11,
      id_6,
      id_11,
      id_11,
      id_16,
      id_16
  );
endmodule
