# compile vhdl design source files
vhdl xil_defaultlib  "../../../ROMake8_0.srcs/sources_1/new/Byte_Me.vhd"
vhdl xil_defaultlib  "../../../ROMake8_0.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd"
vhdl xil_defaultlib  "../../../ROMake8_0.srcs/sim_1/new/tb_ROMe.vhd"

# Do not sort compile order
nosort
