cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 67 */;
	enum dpu_lm cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 52 */;
	const struct dpu_lm_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 51 */;
	struct dpu_hw_blk_ops cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 475 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 456 */;
	struct dpu_hw_ctl_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 455 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 455 */;
	struct dpu_hw_intf_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 426 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 36 */;
	struct dpu_hw_blk_reg_map *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 34 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 33 */;
	enum dpu_sspp_multirect_index cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 322 */;
	struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 32 */;
	enum dpu_ctl cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 31 */;
	struct dpu_ctl_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 31 */;
	struct dpu_hw_stage_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 292 */;
	struct dpu_hw_ctl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 278 */;
	ktime_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 228 */;
	enum dpu_intf cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 204 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 204 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 170 */;
	enum dpu_sspp cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c 116 */;
}
