==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 292.664 MB.
INFO: [HLS 200-10] Analyzing design file 'src/gemm.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.55 seconds; current allocated memory: 294.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 521 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,547 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,481 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,495 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,524 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/gemm_opt_0f87ed52e3236b9b117eb316e1581bc4/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< lprd_2> at src/gemm.c:13:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp2> at src/gemm.c:22:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lp5> at src/gemm.c:30:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lpwr_2> at src/gemm.c:36:17 
INFO: [HLS 214-291] Loop 'lp3' is marked as complete unroll implied by the pipeline pragma (src/gemm.c:23:18)
INFO: [HLS 214-186] Unrolling loop 'lp3' (src/gemm.c:23:18) in function 'gemm' completely with a factor of 64 (src/gemm.c:4:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buff_A' due to pipeline pragma (src/gemm.c:7:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buff_B' due to pipeline pragma (src/gemm.c:8:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_A': Complete partitioning on dimension 2. (src/gemm.c:7:11)
INFO: [HLS 214-248] Applying array_partition to 'buff_B': Complete partitioning on dimension 1. (src/gemm.c:8:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 9.5 seconds; current allocated memory: 296.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 296.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 299.938 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 327.145 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lprd_1'(src/gemm.c:12:13) and 'lprd_2'(src/gemm.c:13:17) in function 'gemm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp1'(src/gemm.c:21:10) and 'lp2'(src/gemm.c:22:14) in function 'gemm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp4'(src/gemm.c:29:10) and 'lp5'(src/gemm.c:30:14) in function 'gemm' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lpwr_1'(src/gemm.c:35:13) and 'lpwr_2'(src/gemm.c:36:17) in function 'gemm' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lprd_1' (src/gemm.c:12:13) in function 'gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (src/gemm.c:21:10) in function 'gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp4' (src/gemm.c:29:10) in function 'gemm'.
INFO: [XFORM 203-541] Flattening a loop nest 'lpwr_1' (src/gemm.c:35:13) in function 'gemm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 361.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_1_lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_1_lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 368.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 368.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 265, loop 'lp1_lp2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 371.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 371.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp4_lp5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'lp4_lp5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 373.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 373.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1_lpwr_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1_lpwr_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 373.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 373.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 373.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_Pipeline_lprd_1_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemm_Pipeline_lprd_1_lprd_2' pipeline 'lprd_1_lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_Pipeline_lprd_1_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 377.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemm_Pipeline_lp1_lp2' pipeline 'lp1_lp2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'gemm_Pipeline_lp1_lp2' is 45742 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_Pipeline_lp1_lp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 403.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_Pipeline_lp4_lp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemm_Pipeline_lp4_lp5' pipeline 'lp4_lp5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_Pipeline_lp4_lp5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 416.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_Pipeline_lpwr_1_lpwr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gemm_Pipeline_lpwr_1_lpwr_2' pipeline 'lpwr_1_lpwr_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_Pipeline_lpwr_1_lpwr_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 416.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/D_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm'.
INFO: [RTMG 210-278] Implementing memory 'gemm_buff_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'gemm_buff_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 423.242 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 429.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 438.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.9 seconds. CPU system time: 1.16 seconds. Elapsed time: 19.69 seconds; current allocated memory: 146.191 MB.
INFO: [HLS 200-1510] Running: close_project 
