# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module adder_doble --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/ajor/Documents/GitHub/cocotb_prac/venv/lib/python3.10/site-packages/cocotb/libs -L/home/ajor/Documents/GitHub/cocotb_prac/venv/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs --timescale 1ns/1ps /home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder_doble.sv /home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder.sv /home/ajor/Documents/GitHub/cocotb_prac/venv/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       268 26095130  1714153044   686292210  1714153044   686292210 "/home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder.sv"
S       479 26095131  1714153044   686292210  1714153044   686292210 "/home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder_doble.sv"
S  15299616 13261951  1714153774   751302766  1714153774   751302766 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 13262006  1714153774   847301068  1714153774   847301068 "/usr/local/share/verilator/include/verilated_std.sv"
T      5024 26348192  1714159506    77281108  1714159506    77281108 "sim_build/Vtop.cpp"
T      3468 26348185  1714159506    77281108  1714159506    77281108 "sim_build/Vtop.h"
T      2236 26352237  1714159506    77281108  1714159506    77281108 "sim_build/Vtop.mk"
T       669 26348184  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__Dpi.cpp"
T       520 26348183  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__Dpi.h"
T      4449 26348181  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__Syms.cpp"
T      1396 26348182  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__Syms.h"
T       290 26352234  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      2710 26352235  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__Trace__0.cpp"
T      7760 26352233  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__Trace__0__Slow.cpp"
T      1809 26352227  1714159506    77281108  1714159506    77281108 "sim_build/Vtop___024root.h"
T      1376 26352231  1714159506    77281108  1714159506    77281108 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 26352229  1714159506    77281108  1714159506    77281108 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      8530 26352232  1714159506    77281108  1714159506    77281108 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      7194 26352230  1714159506    77281108  1714159506    77281108 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       826 26352228  1714159506    77281108  1714159506    77281108 "sim_build/Vtop___024root__Slow.cpp"
T       711 26352179  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__pch.h"
T       914 26352238  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__ver.d"
T         0        0  1714159506    77281108  1714159506    77281108 "sim_build/Vtop__verFiles.dat"
T      1758 26352236  1714159506    77281108  1714159506    77281108 "sim_build/Vtop_classes.mk"
