module LabL1;
	reg flag, a, b, c;
	wire z;
	yMux1 multi(z, a, b, c);
	initial begin
	flag = $value$plusargs("a=%b",a);
	flag = $value$plusargs("b=%b",b);
	flag = $value$plusargs("c=%b",c);
	#1 $display("a=%b b=%b c=%b z=%b", a, b, c, z);
	$finish;
end
endmodule
