
F4_4dig_display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000414  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005d8  080005e0  000105e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005d8  080005d8  000105e0  2**0
                  CONTENTS
  4 .ARM          00000000  080005d8  080005d8  000105e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005d8  080005e0  000105e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005d8  080005d8  000105d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080005dc  080005dc  000105dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000105e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080005e0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080005e0  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000105e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000574  00000000  00000000  00010610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001aa  00000000  00000000  00010b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00010d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000058  00000000  00000000  00010da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017fc6  00000000  00000000  00010df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000750  00000000  00000000  00028dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ae7c  00000000  00000000  0002950e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b438a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000110  00000000  00000000  000b43dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080005c0 	.word	0x080005c0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080005c0 	.word	0x080005c0

08000204 <gpio_read_pin>:
#define I2C1_SCL_PIN 8
#define I2C1_SDA_PIN 9
#define I2C1_SCL_BIT (1U << I2C1_SCL_PIN)
#define I2C1_SDA_BIT (1U << I2C1_SDA_PIN)

static uint8_t gpio_read_pin(GPIO_TypeDef* port, uint8_t pin) {
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
    return (port->IDR & (1U << pin)) ? 1 : 0;
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	691a      	ldr	r2, [r3, #16]
 8000214:	78fb      	ldrb	r3, [r7, #3]
 8000216:	2101      	movs	r1, #1
 8000218:	fa01 f303 	lsl.w	r3, r1, r3
 800021c:	4013      	ands	r3, r2
 800021e:	2b00      	cmp	r3, #0
 8000220:	bf14      	ite	ne
 8000222:	2301      	movne	r3, #1
 8000224:	2300      	moveq	r3, #0
 8000226:	b2db      	uxtb	r3, r3
}
 8000228:	4618      	mov	r0, r3
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000232:	4770      	bx	lr

08000234 <I2C1_Unstick>:

/* Разблокировка шины.
 */
static void I2C1_Unstick(void) {
 8000234:	b580      	push	{r7, lr}
 8000236:	b086      	sub	sp, #24
 8000238:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800023a:	4b40      	ldr	r3, [pc, #256]	; (800033c <I2C1_Unstick+0x108>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a3f      	ldr	r2, [pc, #252]	; (800033c <I2C1_Unstick+0x108>)
 8000240:	f043 0302 	orr.w	r3, r3, #2
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
    // 1. Сохраняем текущие настройки.
    uint32_t moder_backup = GPIOB->MODER;
 8000246:	4b3e      	ldr	r3, [pc, #248]	; (8000340 <I2C1_Unstick+0x10c>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	613b      	str	r3, [r7, #16]
    uint32_t otyper_backup = GPIOB->OTYPER;
 800024c:	4b3c      	ldr	r3, [pc, #240]	; (8000340 <I2C1_Unstick+0x10c>)
 800024e:	685b      	ldr	r3, [r3, #4]
 8000250:	60fb      	str	r3, [r7, #12]
    // 2. GPIO Output Open-Drain
    // PB8 (SCL)
    GPIOB->MODER &= ~(3U << (2*I2C1_SCL_PIN));
 8000252:	4b3b      	ldr	r3, [pc, #236]	; (8000340 <I2C1_Unstick+0x10c>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a3a      	ldr	r2, [pc, #232]	; (8000340 <I2C1_Unstick+0x10c>)
 8000258:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800025c:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (1U << (2*I2C1_SCL_PIN));
 800025e:	4b38      	ldr	r3, [pc, #224]	; (8000340 <I2C1_Unstick+0x10c>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a37      	ldr	r2, [pc, #220]	; (8000340 <I2C1_Unstick+0x10c>)
 8000264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000268:	6013      	str	r3, [r2, #0]
    // PB9 (SDA)
    GPIOB->MODER &= ~(3U << (2*I2C1_SDA_PIN));
 800026a:	4b35      	ldr	r3, [pc, #212]	; (8000340 <I2C1_Unstick+0x10c>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a34      	ldr	r2, [pc, #208]	; (8000340 <I2C1_Unstick+0x10c>)
 8000270:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000274:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (1U << (2*I2C1_SDA_PIN));
 8000276:	4b32      	ldr	r3, [pc, #200]	; (8000340 <I2C1_Unstick+0x10c>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4a31      	ldr	r2, [pc, #196]	; (8000340 <I2C1_Unstick+0x10c>)
 800027c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000280:	6013      	str	r3, [r2, #0]
    // Open-Drain
    GPIOB->OTYPER |= (I2C1_SCL_BIT | I2C1_SDA_BIT);
 8000282:	4b2f      	ldr	r3, [pc, #188]	; (8000340 <I2C1_Unstick+0x10c>)
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	4a2e      	ldr	r2, [pc, #184]	; (8000340 <I2C1_Unstick+0x10c>)
 8000288:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800028c:	6053      	str	r3, [r2, #4]
    // 3. Проверяем текущее состояние шины
    // Если обе линии уже HIGH  разблокировка не нужна
    if (gpio_read_pin(GPIOB, I2C1_SCL_PIN) && gpio_read_pin(GPIOB, I2C1_SDA_PIN)) {
 800028e:	2108      	movs	r1, #8
 8000290:	482b      	ldr	r0, [pc, #172]	; (8000340 <I2C1_Unstick+0x10c>)
 8000292:	f7ff ffb7 	bl	8000204 <gpio_read_pin>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d00d      	beq.n	80002b8 <I2C1_Unstick+0x84>
 800029c:	2109      	movs	r1, #9
 800029e:	4828      	ldr	r0, [pc, #160]	; (8000340 <I2C1_Unstick+0x10c>)
 80002a0:	f7ff ffb0 	bl	8000204 <gpio_read_pin>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d006      	beq.n	80002b8 <I2C1_Unstick+0x84>
        // Восстанавливаем настройки
        GPIOB->MODER = moder_backup;
 80002aa:	4a25      	ldr	r2, [pc, #148]	; (8000340 <I2C1_Unstick+0x10c>)
 80002ac:	693b      	ldr	r3, [r7, #16]
 80002ae:	6013      	str	r3, [r2, #0]
        GPIOB->OTYPER = otyper_backup;
 80002b0:	4a23      	ldr	r2, [pc, #140]	; (8000340 <I2C1_Unstick+0x10c>)
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	6053      	str	r3, [r2, #4]
        return;
 80002b6:	e03d      	b.n	8000334 <I2C1_Unstick+0x100>
    }

    // 5. Формируем 9 тактовых импульсов на SCL (стандартная процедура разблокировки)
    for (uint8_t i = 0; i < 9; i++) {
 80002b8:	2300      	movs	r3, #0
 80002ba:	75fb      	strb	r3, [r7, #23]
 80002bc:	e01c      	b.n	80002f8 <I2C1_Unstick+0xc4>
        GPIOB->BSRR = I2C1_SCL_BIT;          // SCL = HIGH
 80002be:	4b20      	ldr	r3, [pc, #128]	; (8000340 <I2C1_Unstick+0x10c>)
 80002c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002c4:	619a      	str	r2, [r3, #24]
        for (volatile uint32_t d = 0; d < 100; d++);
 80002c6:	2300      	movs	r3, #0
 80002c8:	60bb      	str	r3, [r7, #8]
 80002ca:	e002      	b.n	80002d2 <I2C1_Unstick+0x9e>
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	3301      	adds	r3, #1
 80002d0:	60bb      	str	r3, [r7, #8]
 80002d2:	68bb      	ldr	r3, [r7, #8]
 80002d4:	2b63      	cmp	r3, #99	; 0x63
 80002d6:	d9f9      	bls.n	80002cc <I2C1_Unstick+0x98>
        GPIOB->BSRR = I2C1_SCL_BIT << 16;    // SCL = LOW
 80002d8:	4b19      	ldr	r3, [pc, #100]	; (8000340 <I2C1_Unstick+0x10c>)
 80002da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80002de:	619a      	str	r2, [r3, #24]
        for (volatile uint32_t d = 0; d < 100; d++);
 80002e0:	2300      	movs	r3, #0
 80002e2:	607b      	str	r3, [r7, #4]
 80002e4:	e002      	b.n	80002ec <I2C1_Unstick+0xb8>
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	3301      	adds	r3, #1
 80002ea:	607b      	str	r3, [r7, #4]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2b63      	cmp	r3, #99	; 0x63
 80002f0:	d9f9      	bls.n	80002e6 <I2C1_Unstick+0xb2>
    for (uint8_t i = 0; i < 9; i++) {
 80002f2:	7dfb      	ldrb	r3, [r7, #23]
 80002f4:	3301      	adds	r3, #1
 80002f6:	75fb      	strb	r3, [r7, #23]
 80002f8:	7dfb      	ldrb	r3, [r7, #23]
 80002fa:	2b08      	cmp	r3, #8
 80002fc:	d9df      	bls.n	80002be <I2C1_Unstick+0x8a>
    }

    // 6. Формируем STOP условие
    GPIOB->BSRR = I2C1_SDA_BIT << 16;  // SDA = LOW
 80002fe:	4b10      	ldr	r3, [pc, #64]	; (8000340 <I2C1_Unstick+0x10c>)
 8000300:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000304:	619a      	str	r2, [r3, #24]
    GPIOB->BSRR = I2C1_SCL_BIT;        // SCL = HIGH
 8000306:	4b0e      	ldr	r3, [pc, #56]	; (8000340 <I2C1_Unstick+0x10c>)
 8000308:	f44f 7280 	mov.w	r2, #256	; 0x100
 800030c:	619a      	str	r2, [r3, #24]
    for (volatile uint32_t d = 0; d < 100; d++);
 800030e:	2300      	movs	r3, #0
 8000310:	603b      	str	r3, [r7, #0]
 8000312:	e002      	b.n	800031a <I2C1_Unstick+0xe6>
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	3301      	adds	r3, #1
 8000318:	603b      	str	r3, [r7, #0]
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	2b63      	cmp	r3, #99	; 0x63
 800031e:	d9f9      	bls.n	8000314 <I2C1_Unstick+0xe0>
    GPIOB->BSRR = I2C1_SDA_BIT;        // SDA = HIGH
 8000320:	4b07      	ldr	r3, [pc, #28]	; (8000340 <I2C1_Unstick+0x10c>)
 8000322:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000326:	619a      	str	r2, [r3, #24]

    // 7. Восстанавливаем настройки GPIO
    GPIOB->MODER = moder_backup;
 8000328:	4a05      	ldr	r2, [pc, #20]	; (8000340 <I2C1_Unstick+0x10c>)
 800032a:	693b      	ldr	r3, [r7, #16]
 800032c:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER = otyper_backup;
 800032e:	4a04      	ldr	r2, [pc, #16]	; (8000340 <I2C1_Unstick+0x10c>)
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	6053      	str	r3, [r2, #4]
}
 8000334:	3718      	adds	r7, #24
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	40023800 	.word	0x40023800
 8000340:	40020400 	.word	0x40020400

08000344 <_I2C1_Init>:

/* I2C GPIO MODE & AFR register set.
 * PB8 = SCL, PB9 = SDA.
 */
void _I2C1_Init(void) {
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000348:	4b2f      	ldr	r3, [pc, #188]	; (8000408 <_I2C1_Init+0xc4>)
 800034a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034c:	4a2e      	ldr	r2, [pc, #184]	; (8000408 <_I2C1_Init+0xc4>)
 800034e:	f043 0302 	orr.w	r3, r3, #2
 8000352:	6313      	str	r3, [r2, #48]	; 0x30
    // PB8, PB9 → Alternate Function (AF4)
    GPIOB->MODER &= ~(3U << 16); GPIOB->MODER |= (2U << 16); // PB8
 8000354:	4b2d      	ldr	r3, [pc, #180]	; (800040c <_I2C1_Init+0xc8>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a2c      	ldr	r2, [pc, #176]	; (800040c <_I2C1_Init+0xc8>)
 800035a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800035e:	6013      	str	r3, [r2, #0]
 8000360:	4b2a      	ldr	r3, [pc, #168]	; (800040c <_I2C1_Init+0xc8>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4a29      	ldr	r2, [pc, #164]	; (800040c <_I2C1_Init+0xc8>)
 8000366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800036a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(3U << 18); GPIOB->MODER |= (2U << 18); // PB9
 800036c:	4b27      	ldr	r3, [pc, #156]	; (800040c <_I2C1_Init+0xc8>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a26      	ldr	r2, [pc, #152]	; (800040c <_I2C1_Init+0xc8>)
 8000372:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8000376:	6013      	str	r3, [r2, #0]
 8000378:	4b24      	ldr	r3, [pc, #144]	; (800040c <_I2C1_Init+0xc8>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a23      	ldr	r2, [pc, #140]	; (800040c <_I2C1_Init+0xc8>)
 800037e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000382:	6013      	str	r3, [r2, #0]
    // open-drain
    GPIOB->OTYPER |= (1U << 8) | (1U << 9);
 8000384:	4b21      	ldr	r3, [pc, #132]	; (800040c <_I2C1_Init+0xc8>)
 8000386:	685b      	ldr	r3, [r3, #4]
 8000388:	4a20      	ldr	r2, [pc, #128]	; (800040c <_I2C1_Init+0xc8>)
 800038a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800038e:	6053      	str	r3, [r2, #4]
    // pull-up
    GPIOB->PUPDR &= ~(3U << 16);
 8000390:	4b1e      	ldr	r3, [pc, #120]	; (800040c <_I2C1_Init+0xc8>)
 8000392:	68db      	ldr	r3, [r3, #12]
 8000394:	4a1d      	ldr	r2, [pc, #116]	; (800040c <_I2C1_Init+0xc8>)
 8000396:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800039a:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1U << 16);
 800039c:	4b1b      	ldr	r3, [pc, #108]	; (800040c <_I2C1_Init+0xc8>)
 800039e:	68db      	ldr	r3, [r3, #12]
 80003a0:	4a1a      	ldr	r2, [pc, #104]	; (800040c <_I2C1_Init+0xc8>)
 80003a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003a6:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR &= ~(3U << 18);
 80003a8:	4b18      	ldr	r3, [pc, #96]	; (800040c <_I2C1_Init+0xc8>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	4a17      	ldr	r2, [pc, #92]	; (800040c <_I2C1_Init+0xc8>)
 80003ae:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80003b2:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1U << 18);
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <_I2C1_Init+0xc8>)
 80003b6:	68db      	ldr	r3, [r3, #12]
 80003b8:	4a14      	ldr	r2, [pc, #80]	; (800040c <_I2C1_Init+0xc8>)
 80003ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003be:	60d3      	str	r3, [r2, #12]
    // AF4 for PB8, PB9
    GPIOB->AFR[1] &= ~(0xF << 0); GPIOB->AFR[1] |= (4U << 0); // PB8
 80003c0:	4b12      	ldr	r3, [pc, #72]	; (800040c <_I2C1_Init+0xc8>)
 80003c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003c4:	4a11      	ldr	r2, [pc, #68]	; (800040c <_I2C1_Init+0xc8>)
 80003c6:	f023 030f 	bic.w	r3, r3, #15
 80003ca:	6253      	str	r3, [r2, #36]	; 0x24
 80003cc:	4b0f      	ldr	r3, [pc, #60]	; (800040c <_I2C1_Init+0xc8>)
 80003ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003d0:	4a0e      	ldr	r2, [pc, #56]	; (800040c <_I2C1_Init+0xc8>)
 80003d2:	f043 0304 	orr.w	r3, r3, #4
 80003d6:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[1] &= ~(0xF << 4); GPIOB->AFR[1] |= (4U << 4); // PB9
 80003d8:	4b0c      	ldr	r3, [pc, #48]	; (800040c <_I2C1_Init+0xc8>)
 80003da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003dc:	4a0b      	ldr	r2, [pc, #44]	; (800040c <_I2C1_Init+0xc8>)
 80003de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80003e2:	6253      	str	r3, [r2, #36]	; 0x24
 80003e4:	4b09      	ldr	r3, [pc, #36]	; (800040c <_I2C1_Init+0xc8>)
 80003e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003e8:	4a08      	ldr	r2, [pc, #32]	; (800040c <_I2C1_Init+0xc8>)
 80003ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003ee:	6253      	str	r3, [r2, #36]	; 0x24
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80003f0:	4b05      	ldr	r3, [pc, #20]	; (8000408 <_I2C1_Init+0xc4>)
 80003f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003f4:	4a04      	ldr	r2, [pc, #16]	; (8000408 <_I2C1_Init+0xc4>)
 80003f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003fa:	6413      	str	r3, [r2, #64]	; 0x40
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	40023800 	.word	0x40023800
 800040c:	40020400 	.word	0x40020400

08000410 <I2C1_Setup>:

/* I2C setup.
 */
void I2C1_Setup() {
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
  _I2C1_Init();
 8000416:	f7ff ff95 	bl	8000344 <_I2C1_Init>
  // reset
  I2C1->CR1 = I2C_CR1_SWRST;
 800041a:	4b13      	ldr	r3, [pc, #76]	; (8000468 <I2C1_Setup+0x58>)
 800041c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000420:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 0; i < 1000; i++);
 8000422:	2300      	movs	r3, #0
 8000424:	607b      	str	r3, [r7, #4]
 8000426:	e002      	b.n	800042e <I2C1_Setup+0x1e>
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3301      	adds	r3, #1
 800042c:	607b      	str	r3, [r7, #4]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000434:	d3f8      	bcc.n	8000428 <I2C1_Setup+0x18>
  I2C1->CR1 &= ~I2C_CR1_SWRST;
 8000436:	4b0c      	ldr	r3, [pc, #48]	; (8000468 <I2C1_Setup+0x58>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <I2C1_Setup+0x58>)
 800043c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000440:	6013      	str	r3, [r2, #0]
  // CR2 bits 0-5: APB frequency = 16
  I2C1->CR2 = (1U << 4);
 8000442:	4b09      	ldr	r3, [pc, #36]	; (8000468 <I2C1_Setup+0x58>)
 8000444:	2210      	movs	r2, #16
 8000446:	605a      	str	r2, [r3, #4]
  // Configure the clock control registers
  I2C1->CCR = I2C_100KHZ;
 8000448:	4b07      	ldr	r3, [pc, #28]	; (8000468 <I2C1_Setup+0x58>)
 800044a:	2250      	movs	r2, #80	; 0x50
 800044c:	61da      	str	r2, [r3, #28]
  I2C1->TRISE = I2C_TRISE;
 800044e:	4b06      	ldr	r3, [pc, #24]	; (8000468 <I2C1_Setup+0x58>)
 8000450:	2205      	movs	r2, #5
 8000452:	621a      	str	r2, [r3, #32]
  I2C1->CR1 |= I2C_CR1_PE;
 8000454:	4b04      	ldr	r3, [pc, #16]	; (8000468 <I2C1_Setup+0x58>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a03      	ldr	r2, [pc, #12]	; (8000468 <I2C1_Setup+0x58>)
 800045a:	f043 0301 	orr.w	r3, r3, #1
 800045e:	6013      	str	r3, [r2, #0]
}
 8000460:	bf00      	nop
 8000462:	3708      	adds	r7, #8
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40005400 	.word	0x40005400

0800046c <I2C1_transmit>:
	I2C1->CR1 |= I2C_CR1_STOP;
}
*/

// ===== ОТПРАВКА ДАННЫХ (с фиктивным адресом) =====
void I2C1_transmit(void) {
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
    // 1. START
    I2C1->CR1 |= I2C_CR1_START;
 8000472:	4b27      	ldr	r3, [pc, #156]	; (8000510 <I2C1_transmit+0xa4>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a26      	ldr	r2, [pc, #152]	; (8000510 <I2C1_transmit+0xa4>)
 8000478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800047c:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & I2C_SR1_SB)) {}
 800047e:	bf00      	nop
 8000480:	4b23      	ldr	r3, [pc, #140]	; (8000510 <I2C1_transmit+0xa4>)
 8000482:	695b      	ldr	r3, [r3, #20]
 8000484:	f003 0301 	and.w	r3, r3, #1
 8000488:	2b00      	cmp	r3, #0
 800048a:	d0f9      	beq.n	8000480 <I2C1_transmit+0x14>

    // 2. Фиктивный адрес (0x00) + W=0
	I2C1->DR = 0x00;
 800048c:	4b20      	ldr	r3, [pc, #128]	; (8000510 <I2C1_transmit+0xa4>)
 800048e:	2200      	movs	r2, #0
 8000490:	611a      	str	r2, [r3, #16]
	//while (!(I2C1->SR1 & I2C_SR1_ADDR)) {}
	(void)I2C1->SR2;  // Сброс ADDR
 8000492:	4b1f      	ldr	r3, [pc, #124]	; (8000510 <I2C1_transmit+0xa4>)
 8000494:	699b      	ldr	r3, [r3, #24]

	// 3. Команда 0x40 → 0x02 (LSB first)
	I2C1->DR = 0x02;
 8000496:	4b1e      	ldr	r3, [pc, #120]	; (8000510 <I2C1_transmit+0xa4>)
 8000498:	2202      	movs	r2, #2
 800049a:	611a      	str	r2, [r3, #16]
	while (!(I2C1->SR1 & I2C_SR1_TXE)) {}
 800049c:	bf00      	nop
 800049e:	4b1c      	ldr	r3, [pc, #112]	; (8000510 <I2C1_transmit+0xa4>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d0f9      	beq.n	800049e <I2C1_transmit+0x32>

	// 4. Команда 0xC0 → 0x03 (LSB first)
	I2C1->DR = 0x03;
 80004aa:	4b19      	ldr	r3, [pc, #100]	; (8000510 <I2C1_transmit+0xa4>)
 80004ac:	2203      	movs	r2, #3
 80004ae:	611a      	str	r2, [r3, #16]
	while (!(I2C1->SR1 & I2C_SR1_TXE)) {}
 80004b0:	bf00      	nop
 80004b2:	4b17      	ldr	r3, [pc, #92]	; (8000510 <I2C1_transmit+0xa4>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d0f9      	beq.n	80004b2 <I2C1_transmit+0x46>

	// 5. Данные (4 цифры)
	for (uint8_t i = 0; i < 4; i++) {
 80004be:	2300      	movs	r3, #0
 80004c0:	71fb      	strb	r3, [r7, #7]
 80004c2:	e00c      	b.n	80004de <I2C1_transmit+0x72>
		I2C1->DR = 0xFF;
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <I2C1_transmit+0xa4>)
 80004c6:	22ff      	movs	r2, #255	; 0xff
 80004c8:	611a      	str	r2, [r3, #16]
		while (!(I2C1->SR1 & I2C_SR1_TXE)) {}
 80004ca:	bf00      	nop
 80004cc:	4b10      	ldr	r3, [pc, #64]	; (8000510 <I2C1_transmit+0xa4>)
 80004ce:	695b      	ldr	r3, [r3, #20]
 80004d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d0f9      	beq.n	80004cc <I2C1_transmit+0x60>
	for (uint8_t i = 0; i < 4; i++) {
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	3301      	adds	r3, #1
 80004dc:	71fb      	strb	r3, [r7, #7]
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	2b03      	cmp	r3, #3
 80004e2:	d9ef      	bls.n	80004c4 <I2C1_transmit+0x58>
	}

	// 6. Команда 0x88 → 0x11 (LSB first)
	I2C1->DR = 0x11;
 80004e4:	4b0a      	ldr	r3, [pc, #40]	; (8000510 <I2C1_transmit+0xa4>)
 80004e6:	2211      	movs	r2, #17
 80004e8:	611a      	str	r2, [r3, #16]
	while (!(I2C1->SR1 & I2C_SR1_BTF)) {}
 80004ea:	bf00      	nop
 80004ec:	4b08      	ldr	r3, [pc, #32]	; (8000510 <I2C1_transmit+0xa4>)
 80004ee:	695b      	ldr	r3, [r3, #20]
 80004f0:	f003 0304 	and.w	r3, r3, #4
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d0f9      	beq.n	80004ec <I2C1_transmit+0x80>

	// 7. STOP
	I2C1->CR1 |= I2C_CR1_STOP;
 80004f8:	4b05      	ldr	r3, [pc, #20]	; (8000510 <I2C1_transmit+0xa4>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a04      	ldr	r2, [pc, #16]	; (8000510 <I2C1_transmit+0xa4>)
 80004fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000502:	6013      	str	r3, [r2, #0]
}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr
 8000510:	40005400 	.word	0x40005400

08000514 <main>:

int main(void) {
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	I2C1_Unstick();
 8000518:	f7ff fe8c 	bl	8000234 <I2C1_Unstick>
	I2C1_Setup();
 800051c:	f7ff ff78 	bl	8000410 <I2C1_Setup>
	I2C1_transmit();
 8000520:	f7ff ffa4 	bl	800046c <I2C1_transmit>
	while (1) {}
 8000524:	e7fe      	b.n	8000524 <main+0x10>
	...

08000528 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000528:	f8df d030 	ldr.w	sp, [pc, #48]	; 800055c <LoopFillZerobss+0xe>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800052c:	480c      	ldr	r0, [pc, #48]	; (8000560 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800052e:	490d      	ldr	r1, [pc, #52]	; (8000564 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000530:	4a0d      	ldr	r2, [pc, #52]	; (8000568 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000534:	e002      	b.n	800053c <LoopCopyDataInit>

08000536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053a:	3304      	adds	r3, #4

0800053c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800053c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800053e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000540:	d3f9      	bcc.n	8000536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000542:	4a0a      	ldr	r2, [pc, #40]	; (800056c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000544:	4c0a      	ldr	r4, [pc, #40]	; (8000570 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000548:	e001      	b.n	800054e <LoopFillZerobss>

0800054a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800054c:	3204      	adds	r2, #4

0800054e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800054e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000550:	d3fb      	bcc.n	800054a <FillZerobss>

/* Call the clock system initialization function.*/
//  bl  SystemInit
/* Call static constructors */
    bl __libc_init_array
 8000552:	f000 f811 	bl	8000578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000556:	f7ff ffdd 	bl	8000514 <main>
  bx  lr    
 800055a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800055c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000564:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000568:	080005e0 	.word	0x080005e0
  ldr r2, =_sbss
 800056c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000570:	2000001c 	.word	0x2000001c

08000574 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000574:	e7fe      	b.n	8000574 <ADC_IRQHandler>
	...

08000578 <__libc_init_array>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	4d0d      	ldr	r5, [pc, #52]	; (80005b0 <__libc_init_array+0x38>)
 800057c:	4c0d      	ldr	r4, [pc, #52]	; (80005b4 <__libc_init_array+0x3c>)
 800057e:	1b64      	subs	r4, r4, r5
 8000580:	10a4      	asrs	r4, r4, #2
 8000582:	2600      	movs	r6, #0
 8000584:	42a6      	cmp	r6, r4
 8000586:	d109      	bne.n	800059c <__libc_init_array+0x24>
 8000588:	4d0b      	ldr	r5, [pc, #44]	; (80005b8 <__libc_init_array+0x40>)
 800058a:	4c0c      	ldr	r4, [pc, #48]	; (80005bc <__libc_init_array+0x44>)
 800058c:	f000 f818 	bl	80005c0 <_init>
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	10a4      	asrs	r4, r4, #2
 8000594:	2600      	movs	r6, #0
 8000596:	42a6      	cmp	r6, r4
 8000598:	d105      	bne.n	80005a6 <__libc_init_array+0x2e>
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f855 3b04 	ldr.w	r3, [r5], #4
 80005a0:	4798      	blx	r3
 80005a2:	3601      	adds	r6, #1
 80005a4:	e7ee      	b.n	8000584 <__libc_init_array+0xc>
 80005a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80005aa:	4798      	blx	r3
 80005ac:	3601      	adds	r6, #1
 80005ae:	e7f2      	b.n	8000596 <__libc_init_array+0x1e>
 80005b0:	080005d8 	.word	0x080005d8
 80005b4:	080005d8 	.word	0x080005d8
 80005b8:	080005d8 	.word	0x080005d8
 80005bc:	080005dc 	.word	0x080005dc

080005c0 <_init>:
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	bf00      	nop
 80005c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005c6:	bc08      	pop	{r3}
 80005c8:	469e      	mov	lr, r3
 80005ca:	4770      	bx	lr

080005cc <_fini>:
 80005cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ce:	bf00      	nop
 80005d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005d2:	bc08      	pop	{r3}
 80005d4:	469e      	mov	lr, r3
 80005d6:	4770      	bx	lr
