{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650568071346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650568071352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:07:51 2022 " "Processing started: Thu Apr 21 21:07:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650568071352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568071352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok " "Command: quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568071353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650568071746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650568071746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CE-Behavioral " "Found design unit 1: CE-Behavioral" {  } { { "CE.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079482 ""} { "Info" "ISGN_ENTITY_NAME" "1 CE " "Found entity 1: CE" {  } { { "CE.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-Behavioral " "Found design unit 1: MUX3-Behavioral" {  } { { "MUX3.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079484 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_MODULE-Behavioral " "Found design unit 1: TOP_MODULE-Behavioral" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079486 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_MODULE " "Found entity 1: TOP_MODULE" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-Behavioral " "Found design unit 1: MUX2-Behavioral" {  } { { "MUX2.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079488 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhd" "" { Text "C:/Code/RLES_cordic_impl/MUX2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SHIFTER-Behavioral " "Found design unit 1: BIT_SHIFTER-Behavioral" {  } { { "BIT_SHIFTER.vhd" "" { Text "C:/Code/RLES_cordic_impl/BIT_SHIFTER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079489 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SHIFTER " "Found entity 1: BIT_SHIFTER" {  } { { "BIT_SHIFTER.vhd" "" { Text "C:/Code/RLES_cordic_impl/BIT_SHIFTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderip-SYN " "Found design unit 1: adderip-SYN" {  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079491 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderip " "Found entity 1: adderip" {  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifterip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifterip-SYN " "Found design unit 1: shifterip-SYN" {  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079493 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifterIP " "Found entity 1: shifterIP" {  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079494 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce_end.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce_end.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CE_end-Behavioral " "Found design unit 1: CE_end-Behavioral" {  } { { "CE_end.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE_end.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079496 ""} { "Info" "ISGN_ENTITY_NAME" "1 CE_end " "Found entity 1: CE_end" {  } { { "CE_end.vhd" "" { Text "C:/Code/RLES_cordic_impl/CE_end.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiip-SYN " "Found design unit 1: multiip-SYN" {  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079498 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiIP " "Found entity 1: multiIP" {  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_model-behavioral " "Found design unit 1: tb_top_model-behavioral" {  } { { "tb_top_model.vhd" "" { Text "C:/Code/RLES_cordic_impl/tb_top_model.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079499 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_model " "Found entity 1: tb_top_model" {  } { { "tb_top_model.vhd" "" { Text "C:/Code/RLES_cordic_impl/tb_top_model.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_module " "Elaborating entity \"TOP_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650568079639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_add_sub_out_4_sig TOP_module.vhd(112) " "Verilog HDL or VHDL warning at TOP_module.vhd(112): object \"cs_add_sub_out_4_sig\" assigned a value but never read" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650568079642 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE0 TOP_module.vhd(123) " "VHDL Signal Declaration warning at TOP_module.vhd(123): used explicit default value for signal \"cs_shift_dist_sig_CE0\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079642 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE1 TOP_module.vhd(124) " "VHDL Signal Declaration warning at TOP_module.vhd(124): used explicit default value for signal \"cs_shift_dist_sig_CE1\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE2 TOP_module.vhd(125) " "VHDL Signal Declaration warning at TOP_module.vhd(125): used explicit default value for signal \"cs_shift_dist_sig_CE2\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE3 TOP_module.vhd(126) " "VHDL Signal Declaration warning at TOP_module.vhd(126): used explicit default value for signal \"cs_shift_dist_sig_CE3\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE4 TOP_module.vhd(127) " "VHDL Signal Declaration warning at TOP_module.vhd(127): used explicit default value for signal \"cs_shift_dist_sig_CE4\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 127 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE5 TOP_module.vhd(128) " "VHDL Signal Declaration warning at TOP_module.vhd(128): used explicit default value for signal \"cs_shift_dist_sig_CE5\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE6 TOP_module.vhd(129) " "VHDL Signal Declaration warning at TOP_module.vhd(129): used explicit default value for signal \"cs_shift_dist_sig_CE6\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE7 TOP_module.vhd(130) " "VHDL Signal Declaration warning at TOP_module.vhd(130): used explicit default value for signal \"cs_shift_dist_sig_CE7\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE8 TOP_module.vhd(131) " "VHDL Signal Declaration warning at TOP_module.vhd(131): used explicit default value for signal \"cs_shift_dist_sig_CE8\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE9 TOP_module.vhd(132) " "VHDL Signal Declaration warning at TOP_module.vhd(132): used explicit default value for signal \"cs_shift_dist_sig_CE9\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE10 TOP_module.vhd(133) " "VHDL Signal Declaration warning at TOP_module.vhd(133): used explicit default value for signal \"cs_shift_dist_sig_CE10\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const0_sig TOP_module.vhd(136) " "VHDL Signal Declaration warning at TOP_module.vhd(136): used explicit default value for signal \"const0_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const1_sig TOP_module.vhd(137) " "VHDL Signal Declaration warning at TOP_module.vhd(137): used explicit default value for signal \"const1_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const2_sig TOP_module.vhd(138) " "VHDL Signal Declaration warning at TOP_module.vhd(138): used explicit default value for signal \"const2_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const3_sig TOP_module.vhd(139) " "VHDL Signal Declaration warning at TOP_module.vhd(139): used explicit default value for signal \"const3_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const4_sig TOP_module.vhd(140) " "VHDL Signal Declaration warning at TOP_module.vhd(140): used explicit default value for signal \"const4_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const5_sig TOP_module.vhd(141) " "VHDL Signal Declaration warning at TOP_module.vhd(141): used explicit default value for signal \"const5_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const6_sig TOP_module.vhd(142) " "VHDL Signal Declaration warning at TOP_module.vhd(142): used explicit default value for signal \"const6_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const7_sig TOP_module.vhd(143) " "VHDL Signal Declaration warning at TOP_module.vhd(143): used explicit default value for signal \"const7_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const8_sig TOP_module.vhd(144) " "VHDL Signal Declaration warning at TOP_module.vhd(144): used explicit default value for signal \"const8_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const9_sig TOP_module.vhd(145) " "VHDL Signal Declaration warning at TOP_module.vhd(145): used explicit default value for signal \"const9_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_k_sig TOP_module.vhd(148) " "VHDL Signal Declaration warning at TOP_module.vhd(148): used explicit default value for signal \"const_k_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079643 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_zero TOP_module.vhd(163) " "VHDL Signal Declaration warning at TOP_module.vhd(163): used explicit default value for signal \"x_zero\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079644 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_zero TOP_module.vhd(164) " "VHDL Signal Declaration warning at TOP_module.vhd(164): used explicit default value for signal \"y_zero\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 164 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650568079644 "|TOP_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm0\"" {  } { { "TOP_module.vhd" "fsm0" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079644 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_0 FSM.vhd(93) " "VHDL Process Statement warning at FSM.vhd(93): signal \"Z_in_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_1 FSM.vhd(99) " "VHDL Process Statement warning at FSM.vhd(99): signal \"Z_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_2 FSM.vhd(105) " "VHDL Process Statement warning at FSM.vhd(105): signal \"Z_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_3 FSM.vhd(111) " "VHDL Process Statement warning at FSM.vhd(111): signal \"Z_in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_4 FSM.vhd(117) " "VHDL Process Statement warning at FSM.vhd(117): signal \"Z_in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_5 FSM.vhd(123) " "VHDL Process Statement warning at FSM.vhd(123): signal \"Z_in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_6 FSM.vhd(129) " "VHDL Process Statement warning at FSM.vhd(129): signal \"Z_in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_7 FSM.vhd(135) " "VHDL Process Statement warning at FSM.vhd(135): signal \"Z_in_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079645 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_8 FSM.vhd(141) " "VHDL Process Statement warning at FSM.vhd(141): signal \"Z_in_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_9 FSM.vhd(147) " "VHDL Process Statement warning at FSM.vhd(147): signal \"Z_in_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(153) " "VHDL Process Statement warning at FSM.vhd(153): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(159) " "VHDL Process Statement warning at FSM.vhd(159): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_0 FSM.vhd(179) " "VHDL Process Statement warning at FSM.vhd(179): signal \"Z_in_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_1 FSM.vhd(185) " "VHDL Process Statement warning at FSM.vhd(185): signal \"Z_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_2 FSM.vhd(191) " "VHDL Process Statement warning at FSM.vhd(191): signal \"Z_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_3 FSM.vhd(197) " "VHDL Process Statement warning at FSM.vhd(197): signal \"Z_in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_4 FSM.vhd(203) " "VHDL Process Statement warning at FSM.vhd(203): signal \"Z_in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_5 FSM.vhd(209) " "VHDL Process Statement warning at FSM.vhd(209): signal \"Z_in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_6 FSM.vhd(215) " "VHDL Process Statement warning at FSM.vhd(215): signal \"Z_in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_7 FSM.vhd(221) " "VHDL Process Statement warning at FSM.vhd(221): signal \"Z_in_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_8 FSM.vhd(227) " "VHDL Process Statement warning at FSM.vhd(227): signal \"Z_in_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_9 FSM.vhd(233) " "VHDL Process Statement warning at FSM.vhd(233): signal \"Z_in_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(239) " "VHDL Process Statement warning at FSM.vhd(239): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(245) " "VHDL Process Statement warning at FSM.vhd(245): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_0 FSM.vhd(265) " "VHDL Process Statement warning at FSM.vhd(265): signal \"Z_in_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_1 FSM.vhd(271) " "VHDL Process Statement warning at FSM.vhd(271): signal \"Z_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_2 FSM.vhd(277) " "VHDL Process Statement warning at FSM.vhd(277): signal \"Z_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_3 FSM.vhd(283) " "VHDL Process Statement warning at FSM.vhd(283): signal \"Z_in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_4 FSM.vhd(289) " "VHDL Process Statement warning at FSM.vhd(289): signal \"Z_in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079646 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_5 FSM.vhd(295) " "VHDL Process Statement warning at FSM.vhd(295): signal \"Z_in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_6 FSM.vhd(301) " "VHDL Process Statement warning at FSM.vhd(301): signal \"Z_in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_7 FSM.vhd(307) " "VHDL Process Statement warning at FSM.vhd(307): signal \"Z_in_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_8 FSM.vhd(313) " "VHDL Process Statement warning at FSM.vhd(313): signal \"Z_in_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_9 FSM.vhd(319) " "VHDL Process Statement warning at FSM.vhd(319): signal \"Z_in_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(325) " "VHDL Process Statement warning at FSM.vhd(325): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in_10 FSM.vhd(331) " "VHDL Process Statement warning at FSM.vhd(331): signal \"Z_in_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Code/RLES_cordic_impl/FSM.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 "|TOP_module|FSM:fsm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CE CE:ce0 " "Elaborating entity \"CE\" for hierarchy \"CE:ce0\"" {  } { { "TOP_module.vhd" "ce0" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 CE:ce0\|MUX3:MUX3_1 " "Elaborating entity \"MUX3\" for hierarchy \"CE:ce0\|MUX3:MUX3_1\"" {  } { { "CE.vhd" "MUX3_1" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 CE:ce0\|MUX2:MUX2_2 " "Elaborating entity \"MUX2\" for hierarchy \"CE:ce0\|MUX2:MUX2_2\"" {  } { { "CE.vhd" "MUX2_2" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderip CE:ce0\|adderip:add " "Elaborating entity \"adderip\" for hierarchy \"CE:ce0\|adderip:add\"" {  } { { "CE.vhd" "add" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adderip.vhd" "LPM_ADD_SUB_component" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079692 ""}  } { { "adderip.vhd" "" { Text "C:/Code/RLES_cordic_impl/adderip.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650568079692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5hg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5hg " "Found entity 1: add_sub_5hg" {  } { { "db/add_sub_5hg.tdf" "" { Text "C:/Code/RLES_cordic_impl/db/add_sub_5hg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5hg CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5hg:auto_generated " "Elaborating entity \"add_sub_5hg\" for hierarchy \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5hg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterIP CE:ce0\|shifterIP:bitshifter " "Elaborating entity \"shifterIP\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\"" {  } { { "CE.vhd" "bitshifter" { Text "C:/Code/RLES_cordic_impl/CE.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shifterIP.vhd" "LPM_CLSHIFT_component" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079754 ""}  } { { "shifterIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/shifterIP.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650568079754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_buc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_buc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_buc " "Found entity 1: lpm_clshift_buc" {  } { { "db/lpm_clshift_buc.tdf" "" { Text "C:/Code/RLES_cordic_impl/db/lpm_clshift_buc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568079765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568079765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_buc CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_buc:auto_generated " "Elaborating entity \"lpm_clshift_buc\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_buc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CE_end CE_end:ce10_end " "Elaborating entity \"CE_end\" for hierarchy \"CE_end:ce10_end\"" {  } { { "TOP_module.vhd" "ce10_end" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiIP CE_end:ce10_end\|multiIP:multi1 " "Elaborating entity \"multiIP\" for hierarchy \"CE_end:ce10_end\|multiIP:multi1\"" {  } { { "CE_end.vhd" "multi1" { Text "C:/Code/RLES_cordic_impl/CE_end.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\"" {  } { { "multiIP.vhd" "lpm_mult_component" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\"" {  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568079981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 12 " "Parameter \"lpm_widthp\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650568079981 ""}  } { { "multiIP.vhd" "" { Text "C:/Code/RLES_cordic_impl/multiIP.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650568079981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b8n " "Found entity 1: mult_b8n" {  } { { "db/mult_b8n.tdf" "" { Text "C:/Code/RLES_cordic_impl/db/mult_b8n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650568080023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568080023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_b8n CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\|mult_b8n:auto_generated " "Elaborating entity \"mult_b8n\" for hierarchy \"CE_end:ce10_end\|multiIP:multi1\|lpm_mult:lpm_mult_component\|mult_b8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568080023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650568080925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650568081568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650568081568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1098 " "Implemented 1098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650568081651 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650568081651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1057 " "Implemented 1057 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650568081651 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650568081651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650568081651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650568081669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:08:01 2022 " "Processing ended: Thu Apr 21 21:08:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650568081669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650568081669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650568081669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650568081669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650568082961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650568082968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:08:02 2022 " "Processing started: Thu Apr 21 21:08:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650568082968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650568082968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Peters_kok -c Peters_kok " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650568082969 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650568083086 ""}
{ "Info" "0" "" "Project  = Peters_kok" {  } {  } 0 0 "Project  = Peters_kok" 0 0 "Fitter" 0 0 1650568083087 ""}
{ "Info" "0" "" "Revision = Peters_kok" {  } {  } 0 0 "Revision = Peters_kok" 0 0 "Fitter" 0 0 1650568083088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650568083152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650568083153 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Peters_kok EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Peters_kok" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1650568083265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650568083304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650568083304 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650568083407 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650568083412 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650568083544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650568083544 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650568083544 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650568083544 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650568083547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650568083547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650568083547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650568083547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650568083547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650568083547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650568083549 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650568083768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Peters_kok.sdc " "Synopsys Design Constraints File file not found: 'Peters_kok.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650568083967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650568083967 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650568083975 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1650568083976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650568083976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650568084046 ""}  } { { "TOP_module.vhd" "" { Text "C:/Code/RLES_cordic_impl/TOP_module.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 0 { 0 ""} 0 1918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650568084046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650568084282 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650568084283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650568084283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650568084285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650568084287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650568084289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650568084326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier output " "Packed 24 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650568084327 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650568084327 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 12 24 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 12 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650568084332 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650568084332 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650568084332 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650568084333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650568084333 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650568084333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650568084372 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650568084376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650568084797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650568084939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650568084953 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650568087180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650568087180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650568087417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Code/RLES_cordic_impl/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650568087977 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650568087977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650568088797 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650568088797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650568088800 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650568088911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650568088920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650568089087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650568089087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650568089214 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650568089584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Code/RLES_cordic_impl/output_files/Peters_kok.fit.smsg " "Generated suppressed messages file C:/Code/RLES_cordic_impl/output_files/Peters_kok.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650568089861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650568090137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:08:10 2022 " "Processing ended: Thu Apr 21 21:08:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650568090137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650568090137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650568090137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650568090137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650568091272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650568091280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:08:11 2022 " "Processing started: Thu Apr 21 21:08:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650568091280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650568091280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Peters_kok -c Peters_kok " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650568091280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650568091573 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650568091834 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650568091849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650568091980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:08:11 2022 " "Processing ended: Thu Apr 21 21:08:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650568091980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650568091980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650568091980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650568091980 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650568092656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650568093276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650568093283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:08:12 2022 " "Processing started: Thu Apr 21 21:08:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650568093283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650568093283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Peters_kok -c Peters_kok " "Command: quartus_sta Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650568093283 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650568093404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650568093579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650568093579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568093624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568093624 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Peters_kok.sdc " "Synopsys Design Constraints File file not found: 'Peters_kok.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650568093788 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568093789 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650568093791 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650568093791 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650568093796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650568093796 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650568093797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650568093803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650568093856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650568093856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.477 " "Worst-case setup slack is -5.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.477           -1511.286 clk  " "   -5.477           -1511.286 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568093858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.372 " "Worst-case hold slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 clk  " "    0.372               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568093863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650568093868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650568093871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -477.000 clk  " "   -3.000            -477.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568093875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568093875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650568093913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650568093931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650568094258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650568094301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650568094313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650568094313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.750 " "Worst-case setup slack is -4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.750           -1298.809 clk  " "   -4.750           -1298.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568094316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568094321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650568094325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650568094328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -477.000 clk  " "   -3.000            -477.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568094331 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650568094361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650568094434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650568094438 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650568094438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.684 " "Worst-case setup slack is -2.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684            -668.325 clk  " "   -2.684            -668.325 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568094441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk  " "    0.194               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568094447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650568094450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650568094454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -509.368 clk  " "   -3.000            -509.368 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650568094458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650568094458 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650568094804 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650568094805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650568094851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:08:14 2022 " "Processing ended: Thu Apr 21 21:08:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650568094851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650568094851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650568094851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650568094851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650568095889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650568095896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 21:08:15 2022 " "Processing started: Thu Apr 21 21:08:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650568095896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650568095896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Peters_kok -c Peters_kok " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650568095896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650568096348 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_6_1200mv_85c_slow.vho C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_6_1200mv_85c_slow.vho in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568096554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_6_1200mv_0c_slow.vho C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_6_1200mv_0c_slow.vho in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568096654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_min_1200mv_0c_fast.vho C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_min_1200mv_0c_fast.vho in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568096749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok.vho C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok.vho in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568096845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_6_1200mv_85c_vhd_slow.sdo C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568096919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_6_1200mv_0c_vhd_slow.sdo C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568096993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_min_1200mv_0c_vhd_fast.sdo C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568097066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Peters_kok_vhd.sdo C:/Code/RLES_cordic_impl/simulation/modelsim/ simulation " "Generated file Peters_kok_vhd.sdo in folder \"C:/Code/RLES_cordic_impl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650568097142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650568097177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 21:08:17 2022 " "Processing ended: Thu Apr 21 21:08:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650568097177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650568097177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650568097177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650568097177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650568097841 ""}
