Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id DEECB57006
	for <lists+qemu-devel@lfdr.de>; Wed, 26 Jun 2019 19:52:34 +0200 (CEST)
Received: from localhost ([::1]:43982 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hgC5x-0000S0-Ei
	for lists+qemu-devel@lfdr.de; Wed, 26 Jun 2019 13:52:33 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:34032)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <philmd@redhat.com>) id 1hgC3S-0007UN-MV
 for qemu-devel@nongnu.org; Wed, 26 Jun 2019 13:50:01 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <philmd@redhat.com>) id 1hgC3P-0001VV-Hb
 for qemu-devel@nongnu.org; Wed, 26 Jun 2019 13:49:57 -0400
Received: from mail-wr1-f65.google.com ([209.85.221.65]:39306)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <philmd@redhat.com>) id 1hgC3O-0001To-85
 for qemu-devel@nongnu.org; Wed, 26 Jun 2019 13:49:54 -0400
Received: by mail-wr1-f65.google.com with SMTP id x4so3746916wrt.6
 for <qemu-devel@nongnu.org>; Wed, 26 Jun 2019 10:49:54 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
 :date:user-agent:mime-version:in-reply-to:content-language
 :content-transfer-encoding;
 bh=82CPrk0y6g1f6SLKvK0kJAtyycA8SgJYB+/HScrsXSw=;
 b=bzr9+HeZ/nwvRZoFtZEzv9IQw7BZLmaDpDppb2giFDMrxjtdL/yOMvWV4WUfgVzIDt
 kss9HfBs2k9yqIuG0kzW04fYaA7jVKJOwMix5nij46pcEgkHcrsRi9CsAQpSdej9Uqhv
 qee74BQHLALD8EB7ESzSkFlLM57qL/koJADhUk8h8xQyBzmDbTDiRuA0jkVdpP+fGU+Q
 g5KGzQNgjHVGhf+wVeSylb5zKO2hEWc8VzfDbvHk6Di61kdZT4cEygc3DU9k8lhRq4VF
 pe4vg/NlmFYzPA3vAMY5rm6k+A32oCeBoU1POr4kSRFFVOCgbu5ZUh1UFhi+rfm6Pm67
 wp7Q==
X-Gm-Message-State: APjAAAU2lZex85JEtz/8tAlC8M/K7Iu3m+BGN88jo2qGGDguxjWdXjBr
 5unA1zcDk7aE3acCdVG7Eag9iA==
X-Google-Smtp-Source: APXvYqydFAntwGDtC9tl7l6FTt+oEep4E0fWgOsaFWNko6cXC+5ow37w6kf55lgbQqhOdViI2bZw3A==
X-Received: by 2002:adf:fb84:: with SMTP id a4mr4902565wrr.41.1561571393113;
 Wed, 26 Jun 2019 10:49:53 -0700 (PDT)
Received: from [192.168.1.38] (183.red-88-21-202.staticip.rima-tde.net.
 [88.21.202.183])
 by smtp.gmail.com with ESMTPSA id 11sm3210900wmb.26.2019.06.26.10.49.51
 (version=TLS1_3 cipher=AEAD-AES128-GCM-SHA256 bits=128/128);
 Wed, 26 Jun 2019 10:49:52 -0700 (PDT)
To: Laurent Vivier <laurent@vivier.eu>, Jason Wang <jasowang@redhat.com>
References: <20190619221933.1981-1-laurent@vivier.eu>
 <20190619221933.1981-4-laurent@vivier.eu>
 <f302ca04-e517-f72a-0067-2ab85ef238f0@vivier.eu>
 <e9ccdbf4-3703-b6a2-7f58-0739a4cfe7bd@redhat.com>
 <81f9a447-8305-9de5-8a81-3e29299dfa2a@vivier.eu>
 <95e2e7c1-962d-3ac7-baba-467f0f6c4041@redhat.com>
 <b2e3db53-7948-62f7-88c8-8fb87ac68db8@vivier.eu>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Openpgp: id=89C1E78F601EE86C867495CBA2A3FD6EDEADC0DE;
 url=http://pgp.mit.edu/pks/lookup?op=get&search=0xA2A3FD6EDEADC0DE
Message-ID: <263b81cd-5e8b-5b9e-f080-e44c23ee2e42@redhat.com>
Date: Wed, 26 Jun 2019 19:49:51 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.7.0
MIME-Version: 1.0
In-Reply-To: <b2e3db53-7948-62f7-88c8-8fb87ac68db8@vivier.eu>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.85.221.65
Subject: Re: [Qemu-devel] [PATCH v8 03/10] dp8393x: manage big endian bus
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Kevin Wolf <kwolf@redhat.com>, Fam Zheng <fam@euphon.net>,
 qemu-block@nongnu.org, Thomas Huth <huth@tuxfamily.org>,
 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>, qemu-devel@nongnu.org,
 "Dr . David Alan Gilbert" <dgilbert@redhat.com>,
 =?UTF-8?Q?Herv=c3=a9_Poussineau?= <hpoussin@reactos.org>,
 Gerd Hoffmann <kraxel@redhat.com>,
 Aleksandar Markovic <amarkovic@wavecomp.com>,
 =?UTF-8?Q?Marc-Andr=c3=a9_Lureau?= <marcandre.lureau@redhat.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Max Reitz <mreitz@redhat.com>,
 Aurelien Jarno <aurelien@aurel32.net>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <f4bug@amsat.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On 6/26/19 12:11 PM, Laurent Vivier wrote:
> Le 26/06/2019 à 10:57, Philippe Mathieu-Daudé a écrit :
>> On 6/25/19 7:09 PM, Laurent Vivier wrote:
>>> Le 25/06/2019 à 17:57, Philippe Mathieu-Daudé a écrit :
>>>> On 6/24/19 10:07 PM, Laurent Vivier wrote:
>>>>> Hi,
>>>>>
>>>>> Jason, Can I have an Acked-by from you (as network devices maintainer)?
>>>>
>>>> Hmm something seems odd here indeed...
>>>>
>>>> What a stable model! This file has no logical modification since its
>>>> introduction, a65f56eeba "Implement sonic netcard (MIPS Jazz)"
>>>>
>>>> Here we had:
>>>>
>>>> static void dp8393x_writeb(void *opaque, hwaddr addr, uint32_t val)
>>>> {
>>>>     uint16_t old_val = dp8393x_readw(opaque, addr & ~0x1);
>>>>
>>>>     switch (addr & 3) {
>>>>     case 0:
>>>>         val = val | (old_val & 0xff00);
>>>>         break;
>>>>     case 1:
>>>>         val = (val << 8) | (old_val & 0x00ff);
>>>>         break;
>>>>     }
>>>>     dp8393x_writew(opaque, addr & ~0x1, val);
>>>> }
>>>>
>>>> So we had 16-bit endian shifting there.
>>>>
>>>> And few lines below:
>>>>
>>>>     /* XXX: Check byte ordering */
>>>>     ...
>>>>     /* Calculate the ethernet checksum */
>>>>     #ifdef SONIC_CALCULATE_RXCRC
>>>>         checksum = cpu_to_le32(crc32(0, buf, rx_len));
>>>>     #else
>>>>         checksum = 0;
>>>>     #endif
>>>>
>>>> After various housekeeping, we get:
>>>>
>>>> 84689cbb97 "net/dp8393x: do not use old_mmio accesses"
>>>>
>>>> The MIPS Jazz is known to run in both endianess, but I haven't checked
>>>> if at that time both were available.
>>>>
>>>> Have you tried this patch?
>>>>
>>>> -- >8 --
>>>> diff --git a/hw/net/dp8393x.c b/hw/net/dp8393x.c
>>>> index bdb0b3b2c2..646e11206f 100644
>>>> @@ -651,7 +651,7 @@ static const MemoryRegionOps dp8393x_ops = {
>>>>      .write = dp8393x_write,
>>>>      .impl.min_access_size = 2,
>>>>      .impl.max_access_size = 2,
>>>> -    .endianness = DEVICE_NATIVE_ENDIAN,
>>>> +    .endianness = DEVICE_LITTLE_ENDIAN,
>>>>  };
>>>> ---
>>>>
>>>> (but then mips64-softmmu Jazz would have networking broken).
>>>>
>>>
>>> I doesn't help, the endianness is a MemoryRegion property (see
>>> memory_region_wrong_endianness()) so it is used when the CPU writes to
>>> the device MMIO, not when the device accesses the other memory.
>>> In this case, it reads from system_memory. Perhaps we can create the
>>> address_space with a system_memory in big endian mode?
>>
>> Ah I missed that...
>>
>> What about not using address_space_rw(data) but directly use
>> address_space_lduw_le() and address_space_stw_le() instead?
>>
> 
> It's more complicated than that, because access size depends on a
> register value:
> 
> static uint16_t dp8393x_get(dp8393xState *s, int width, uint16_t *base,
>                             int offset)
> {
>     uint16_t val;
> 
>     if (s->big_endian) {
>         val = be16_to_cpu(base[offset * width + width - 1]);
>     } else {
>         val = le16_to_cpu(base[offset * width]);
>     }
>     return val;
> }
> 
> and width is:
> 
> width = (s->regs[SONIC_DCR] & SONIC_DCR_DW) ? 2 : 1;
> 
> So in the end we always need the big_endian flag to know how to read the
> memory. I think it's simpler to read/write the memory (like a real DMA
> access), and then to swap data internally.

Fair enough. My R-b tag stands anyway :)

> Moreover, the big-endian/little-endian is a real feature of the
> controller (see  1.3 DATA WIDTH AND BYTE ORDERING,
> http://pccomponents.com/datasheets/NSC83932.PDF )

Can you (or the maintainer taking this series) amend this information to
your commit?

Thanks for the info provided in this thread,

Phil.

