{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649169387746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649169387748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:36:27 2022 " "Processing started: Tue Apr 05 11:36:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649169387748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169387748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off placar -c placar " "Command: quartus_map --read_settings_files=on --write_settings_files=off placar -c placar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169387748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649169388071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649169388071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bt.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bt.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bt " "Found entity 1: somador1bt" {  } { { "somador1bt.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador1bt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649169396161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnsentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file btnsentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnsEntrada " "Found entity 1: btnsEntrada" {  } { { "btnsEntrada.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/btnsEntrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649169396166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradas_soma.v 1 1 " "Found 1 design units, including 1 entities, in source file entradas_soma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entradas_soma " "Found entity 1: Entradas_soma" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649169396171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator7bts.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator7bts.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator7bts " "Found entity 1: somador_subtrator7bts" {  } { { "somador_subtrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649169396171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorDisplay7Segmentos " "Found entity 1: decodificadorDisplay7Segmentos" {  } { { "decodificadorDisplay7Segmentos.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/decodificadorDisplay7Segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649169396175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649169396181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x somador_subtrator7bts.v(8) " "Verilog HDL Implicit Net warning at somador_subtrator7bts.v(8): created implicit net for \"x\"" {  } { { "somador_subtrator7bts.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649169396186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entradas_soma " "Elaborating entity \"Entradas_soma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649169396281 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Entradas_soma.v(20) " "Verilog HDL Case Statement warning at Entradas_soma.v(20): incomplete case statement has no default case item" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649169396301 "|Entradas_soma"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buzzer Entradas_soma.v(20) " "Verilog HDL Always Construct warning at Entradas_soma.v(20): inferring latch(es) for variable \"buzzer\", which holds its previous value in one or more paths through the always construct" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649169396301 "|Entradas_soma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led Entradas_soma.v(8) " "Output port \"led\" at Entradas_soma.v(8) has no driver" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649169396301 "|Entradas_soma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buzzer Entradas_soma.v(20) " "Inferred latch for \"buzzer\" at Entradas_soma.v(20)" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169396301 "|Entradas_soma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnsEntrada btnsEntrada:entradas " "Elaborating entity \"btnsEntrada\" for hierarchy \"btnsEntrada:entradas\"" {  } { { "Entradas_soma.v" "entradas" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649169396371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparar " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparar\"" {  } { { "Entradas_soma.v" "comparar" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649169396381 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(7) " "Verilog HDL Case Statement information at comparador.v(7): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/comparador.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649169396381 "|comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator7bts somador_subtrator7bts:resultado " "Elaborating entity \"somador_subtrator7bts\" for hierarchy \"somador_subtrator7bts:resultado\"" {  } { { "Entradas_soma.v" "resultado" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649169396381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bt somador_subtrator7bts:resultado\|somador1bt:r1 " "Elaborating entity \"somador1bt\" for hierarchy \"somador_subtrator7bts:resultado\|somador1bt:r1\"" {  } { { "somador_subtrator7bts.v" "r1" { Text "C:/Users/silas/Documents/Quartus/PBL01/somador_subtrator7bts.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649169396391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorDisplay7Segmentos decodificadorDisplay7Segmentos:display " "Elaborating entity \"decodificadorDisplay7Segmentos\" for hierarchy \"decodificadorDisplay7Segmentos:display\"" {  } { { "Entradas_soma.v" "display" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649169396401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "time1d1\[0\] VCC " "Pin \"time1d1\[0\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d1\[7\] VCC " "Pin \"time1d1\[7\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d1\[8\] VCC " "Pin \"time1d1\[8\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d1\[9\] VCC " "Pin \"time1d1\[9\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d1\[10\] GND " "Pin \"time1d1\[10\]\" is stuck at GND" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d2\[7\] VCC " "Pin \"time1d2\[7\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d2\[8\] VCC " "Pin \"time1d2\[8\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d2\[9\] GND " "Pin \"time1d2\[9\]\" is stuck at GND" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time1d2\[10\] VCC " "Pin \"time1d2\[10\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time1d2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d1\[0\] VCC " "Pin \"time2d1\[0\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d1\[7\] VCC " "Pin \"time2d1\[7\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d1\[8\] GND " "Pin \"time2d1\[8\]\" is stuck at GND" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d1\[9\] VCC " "Pin \"time2d1\[9\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d1\[10\] VCC " "Pin \"time2d1\[10\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d2\[8\] VCC " "Pin \"time2d2\[8\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d2\[9\] VCC " "Pin \"time2d2\[9\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time2d2\[10\] VCC " "Pin \"time2d2\[10\]\" is stuck at VCC" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|time2d2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "Entradas_soma.v" "" { Text "C:/Users/silas/Documents/Quartus/PBL01/Entradas_soma.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649169397173 "|Entradas_soma|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649169397173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649169397692 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649169397692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649169397692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649169397692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649169397896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 11:36:37 2022 " "Processing ended: Tue Apr 05 11:36:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649169397896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649169397896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649169397896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649169397896 ""}
