{
  "Top": "matrixmul",
  "RtlTop": "matrixmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "a_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "b_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "res_address0",
          "name": "res_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_ce0",
          "name": "res_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_we0",
          "name": "res_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "res_d0",
          "name": "res_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -rtl=vhdl",
      "config_cosim -trace_level=all",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": [
      "set_directive_interface matrixmul -mode bram a -storage_type ram_1p",
      "set_directive_interface matrixmul -mode bram b -storage_type ram_1p",
      "set_directive_pipeline matrixmul\/Col"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "27",
    "Latency": "31"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul",
    "Version": "1.0",
    "DisplayName": "Matrixmul",
    "Revision": "2114178201",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/files\/matrixmul.cpp"],
    "TestBench": ["..\/..\/..\/files\/matrixmul_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd",
      "impl\/vhdl\/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd",
      "impl\/vhdl\/matrixmul_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/matrixmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_flow_control_loop_pipe.v",
      "impl\/verilog\/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v",
      "impl\/verilog\/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v",
      "impl\/verilog\/matrixmul_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/matrixmul.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrixmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "a_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "9",
        "MEM_WIDTH": "8",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "a_Addr_A": "ADDR",
        "a_EN_A": "EN",
        "a_WEN_A": "WE",
        "a_Din_A": "DIN",
        "a_Dout_A": "DOUT",
        "a_Clk_A": "CLK",
        "a_Rst_A": "RST"
      },
      "ports": [
        "a_Addr_A",
        "a_Clk_A",
        "a_Din_A",
        "a_Dout_A",
        "a_EN_A",
        "a_Rst_A",
        "a_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_storage": "666",
          "argName": "a"
        }]
    },
    "b_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "direction": "inout",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "b_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_SIZE": "9",
        "MEM_WIDTH": "8",
        "MEM_ADDRESS_MODE": "BYTE_ADDRESS",
        "READ_LATENCY": "1"
      },
      "portMap": {
        "b_Addr_A": "ADDR",
        "b_EN_A": "EN",
        "b_WEN_A": "WE",
        "b_Din_A": "DIN",
        "b_Dout_A": "DOUT",
        "b_Clk_A": "CLK",
        "b_Rst_A": "RST"
      },
      "ports": [
        "b_Addr_A",
        "b_Clk_A",
        "b_Din_A",
        "b_Dout_A",
        "b_EN_A",
        "b_Rst_A",
        "b_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "bram_storage": "666",
          "argName": "b"
        }]
    },
    "res_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"res_address0": "DATA"},
      "ports": ["res_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "res"
        }]
    },
    "res_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"res_d0": "DATA"},
      "ports": ["res_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "res"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "a_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "a_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "a_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "a_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "a_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "a_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "b_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "b_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "b_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "b_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "b_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "b_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "b_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "res_address0": {
      "dir": "out",
      "width": "4"
    },
    "res_ce0": {
      "dir": "out",
      "width": "1"
    },
    "res_we0": {
      "dir": "out",
      "width": "1"
    },
    "res_d0": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrixmul",
      "BindInstances": "add_ln19_fu_182_p2 select_ln19_fu_188_p3 i_fu_196_p3 empty_fu_216_p2 empty_5_fu_253_p2 empty_6_fu_222_p2 add_ln26_1_fu_270_p2 add_ln26_2_fu_237_p2 add_ln28_fu_300_p2 mul_8s_8s_16_1_1_U1 mac_muladd_8s_8s_16ns_16_4_1_U3 mac_muladd_8s_8s_16s_16_4_1_U2 mac_muladd_8s_8s_16s_16_4_1_U2 mac_muladd_8s_8s_16ns_16_4_1_U3 j_fu_308_p2 add_ln19_1_fu_313_p2 icmp_ln21_fu_319_p2 icmp_ln19_fu_325_p2"
    },
    "Info": {"matrixmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrixmul": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "31",
          "LatencyWorst": "31",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.425"
        },
        "Loops": [{
            "Name": "Row_Col",
            "TripCount": "9",
            "Latency": "29",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "29",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "314",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-19 17:21:15 PKT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
