// Seed: 1819051943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  logic [-1 : -1] id_7;
  ;
  wire id_8;
  assign id_1 = id_7[1];
endmodule
module module_0 #(
    parameter id_8 = 32'd40
) (
    id_1,
    id_2,
    module_1,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  output wire _id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_7
  );
  input logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  xor primCall (id_1, id_4, id_7, id_6, id_5);
endmodule
