#add_file options
add_file -verilog "I:/1129/ËØ²Ä/1128/5932_74HC148/hdl/5932_74HC148.v"
set_option -top_module HC148

#device options
set_option -technology ProASIC3
set_option -part A3P030

#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
impl -active "synthesis"
project -result_file "I:/1129/ËØ²Ä/1128/5932_74HC148/synthesis/HC148.edn"
