Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\lobok\Desktop\Empotrados\soc_reproductor_audio\soc_audio.qsys --block-symbol-file --output-directory=C:\Users\lobok\Desktop\Empotrados\soc_reproductor_audio\soc_audio --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_reproductor_audio/soc_audio.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CLOCK [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_CLOCK
Progress: Adding BUTTONS [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTONS
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding HPS [altera_hps 18.0]
Progress: Parameterizing module HPS
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOS [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS
Progress: Adding PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module PLL
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding SEVEN_SEGMENTS [altera_avalon_pio 18.0]
Progress: Parameterizing module SEVEN_SEGMENTS
Progress: Adding SHARED_MEMORY [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module SHARED_MEMORY
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_audio.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_audio.HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_audio.HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_audio.HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_audio.HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_audio.HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: soc_audio.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_audio.PLL: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\lobok\Desktop\Empotrados\soc_reproductor_audio\soc_audio.qsys --synthesis=VERILOG --output-directory=C:\Users\lobok\Desktop\Empotrados\soc_reproductor_audio\soc_audio\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_reproductor_audio/soc_audio.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CLOCK [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_CLOCK
Progress: Adding BUTTONS [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTONS
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding HPS [altera_hps 18.0]
Progress: Parameterizing module HPS
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOS [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS
Progress: Adding PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module PLL
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding SEVEN_SEGMENTS [altera_avalon_pio 18.0]
Progress: Parameterizing module SEVEN_SEGMENTS
Progress: Adding SHARED_MEMORY [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module SHARED_MEMORY
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_audio.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_audio.HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_audio.HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_audio.HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_audio.HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_audio.HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: soc_audio.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_audio.PLL: Refclk Freq: 50.0
Info: soc_audio: Generating soc_audio "soc_audio" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master HPS.h2f_lw_axi_master and slave SHARED_MEMORY.s1 because the master is of type axi and the slave is of type avalon.
Info: AUDIO: Starting Generation of Audio Controller
Info: AUDIO: "soc_audio" instantiated altera_up_avalon_audio "AUDIO"
Info: AUDIO_CLOCK: "soc_audio" instantiated altera_up_avalon_audio_pll "AUDIO_CLOCK"
Info: BUTTONS: Starting RTL generation for module 'soc_audio_BUTTONS'
Info: BUTTONS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_audio_BUTTONS --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0046_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0046_BUTTONS_gen//soc_audio_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: BUTTONS: Done RTL generation for module 'soc_audio_BUTTONS'
Info: BUTTONS: "soc_audio" instantiated altera_avalon_pio "BUTTONS"
Info: HPS: "Running  for module: HPS"
Info: HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: HPS: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: HPS: "soc_audio" instantiated altera_hps "HPS"
Info: JTAG_UART: Starting RTL generation for module 'soc_audio_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_audio_JTAG_UART --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0047_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0047_JTAG_UART_gen//soc_audio_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'soc_audio_JTAG_UART'
Info: JTAG_UART: "soc_audio" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: NIOS: "soc_audio" instantiated altera_nios2_gen2 "NIOS"
Info: PLL: "soc_audio" instantiated altera_up_avalon_sys_sdram_pll "PLL"
Info: RAM: Starting RTL generation for module 'soc_audio_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_audio_RAM --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0048_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0048_RAM_gen//soc_audio_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'soc_audio_RAM'
Info: RAM: "soc_audio" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SEVEN_SEGMENTS: Starting RTL generation for module 'soc_audio_SEVEN_SEGMENTS'
Info: SEVEN_SEGMENTS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_audio_SEVEN_SEGMENTS --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0049_SEVEN_SEGMENTS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0049_SEVEN_SEGMENTS_gen//soc_audio_SEVEN_SEGMENTS_component_configuration.pl  --do_build_sim=0  ]
Info: SEVEN_SEGMENTS: Done RTL generation for module 'soc_audio_SEVEN_SEGMENTS'
Info: SEVEN_SEGMENTS: "soc_audio" instantiated altera_avalon_pio "SEVEN_SEGMENTS"
Info: SHARED_MEMORY: Starting RTL generation for module 'soc_audio_SHARED_MEMORY'
Info: SHARED_MEMORY:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_audio_SHARED_MEMORY --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0050_SHARED_MEMORY_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0050_SHARED_MEMORY_gen//soc_audio_SHARED_MEMORY_component_configuration.pl  --do_build_sim=0  ]
Info: SHARED_MEMORY: Done RTL generation for module 'soc_audio_SHARED_MEMORY'
Info: SHARED_MEMORY: "soc_audio" instantiated altera_avalon_onchip_memory2 "SHARED_MEMORY"
Info: TIMER: Starting RTL generation for module 'soc_audio_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_audio_TIMER --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0051_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0051_TIMER_gen//soc_audio_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'soc_audio_TIMER'
Info: TIMER: "soc_audio" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_audio" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_audio" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_audio" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "soc_audio" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "soc_audio" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "AUDIO_CLOCK" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "AUDIO_CLOCK" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "HPS" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_audio_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_audio_NIOS_cpu --dir=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0058_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/lobok/AppData/Local/Temp/alt0248_8639564109603222274.dir/0058_cpu_gen//soc_audio_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.08 21:06:50 (*) Starting Nios II generation
Info: cpu: # 2025.06.08 21:06:50 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.08 21:06:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2025.06.08 21:06:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.08 21:06:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.08 21:06:51 (*)   Plaintext license not found.
Info: cpu: # 2025.06.08 21:06:51 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.08 21:06:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.08 21:06:51 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.08 21:06:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.08 21:06:54 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.08 21:06:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_audio_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "PLL" instantiated altera_pll "sys_pll"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: AUDIO_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AUDIO_avalon_audio_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: AUDIO_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AUDIO_avalon_audio_slave_agent"
Info: AUDIO_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AUDIO_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: HPS_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "HPS_h2f_lw_axi_master_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: SHARED_MEMORY_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "SHARED_MEMORY_s1_burst_adapter"
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/lobok/Desktop/Empotrados/soc_reproductor_audio/soc_audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_audio: Done "soc_audio" with 52 modules, 129 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
