[06/24 13:21:35      0s] 
[06/24 13:21:35      0s] Cadence Innovus(TM) Implementation System.
[06/24 13:21:35      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/24 13:21:35      0s] 
[06/24 13:21:35      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[06/24 13:21:35      0s] Options:	
[06/24 13:21:35      0s] Date:		Sun Jun 24 13:21:35 2018
[06/24 13:21:35      0s] Host:		enicsw02 (x86_64 w/Linux 2.6.32-642.11.1.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz 15360KB)
[06/24 13:21:35      0s] OS:		CentOS release 6.8 (Final)
[06/24 13:21:35      0s] 
[06/24 13:21:35      0s] License:
[06/24 13:21:35      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/24 13:21:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/24 13:22:07     16s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[06/24 13:22:07     16s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[06/24 13:22:07     16s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[06/24 13:22:07     16s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[06/24 13:22:07     16s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[06/24 13:22:07     16s] @(#)CDS: CPE v17.12-s076
[06/24 13:22:07     16s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[06/24 13:22:07     16s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/24 13:22:07     16s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/24 13:22:07     16s] @(#)CDS: RCDB 11.10
[06/24 13:22:07     16s] --- Running on enicsw02 (x86_64 w/Linux 2.6.32-642.11.1.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz 15360KB) ---
[06/24 13:22:07     16s] Create and set the environment variable TMPDIR to /tmp/771491.1.all.q/innovus_temp_6828_enicsw02_marinbh_535r4l.

[06/24 13:22:07     16s] The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.
[06/24 13:22:09     17s] 
[06/24 13:22:09     17s] **INFO:  MMMC transition support version v31-84 
[06/24 13:22:09     17s] 
[06/24 13:22:09     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/24 13:22:09     17s] <CMD> suppressMessage ENCEXT-2799
[06/24 13:22:10     17s] <CMD> getVersion
[06/24 13:22:10     18s] <CMD> getDrawView
[06/24 13:22:10     18s] <CMD> loadWorkspace -name Physical
[06/24 13:22:11     18s] <CMD> win
[06/24 13:22:54     21s] invalid command name "runtype"
[06/24 13:23:00     22s] invalid command name "pnr"
[06/24 13:23:50     25s] <CMD> setDesignMode -process 65
[06/24 13:23:50     25s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/24 13:23:50     25s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/24 13:23:50     25s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/24 13:23:50     25s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/24 13:23:50     25s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/24 13:23:50     25s] Updating process node dependent CCOpt properties for the 65nm process node.
[06/24 13:23:50     25s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[06/24 13:23:50     25s] <CMD> set init_gnd_net gnd
[06/24 13:23:50     25s] <CMD> set init_pwr_net vdd
[06/24 13:23:50     25s] <CMD> set init_lef_file {/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef}
[06/24 13:23:50     25s] <CMD> set init_verilog ../../export/scm65.post_py.v
[06/24 13:23:50     25s] <CMD> set init_mmmc_file ../scm65.mmmc
[06/24 13:23:50     25s] <CMD> suppressMessage ENCLF-200
[06/24 13:23:50     25s] <CMD> suppressMessage TECHLIB-436
[06/24 13:23:50     25s] <CMD> suppressMessage TECHLIB-302
[06/24 13:23:50     25s] <CMD> suppressMessage ENCLF-58
[06/24 13:23:50     25s] <CMD> suppressMessage LEFPARS-2001
[06/24 13:23:50     25s] <CMD> suppressMessage ENCTS-282
[06/24 13:23:50     25s] <CMD> set init_design_uniquify 1
[06/24 13:26:21     35s] <CMD> init_design
[06/24 13:26:21     35s] #% Begin Load MMMC data ... (date=06/24 13:26:21, mem=426.1M)
[06/24 13:26:22     35s] #% End Load MMMC data ... (date=06/24 13:26:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=426.2M, current mem=426.2M)
[06/24 13:26:22     35s] 
[06/24 13:26:22     35s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef ...
[06/24 13:26:22     35s] 
[06/24 13:26:22     35s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef ...
[06/24 13:26:22     35s] Set DBUPerIGU to M2 pitch 400.
[06/24 13:26:22     35s] **WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
[06/24 13:26:22     35s] 
[06/24 13:26:22     35s] viaInitial starts at Sun Jun 24 13:26:22 2018
viaInitial ends at Sun Jun 24 13:26:23 2018
Loading view definition file from ../scm65.mmmc
[06/24 13:26:23     35s] Reading wc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[06/24 13:26:24     36s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313034)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313028)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313385)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313379)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313736)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313730)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314087)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314081)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314438)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314432)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314789)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314783)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315140)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315134)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315491)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315485)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315842)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315836)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023019)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023013)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/24 13:26:27     39s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[06/24 13:26:27     39s] Reading bc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[06/24 13:26:30     43s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[06/24 13:26:31     43s] *** End library_loading (cpu=0.12min, real=0.13min, mem=55.5M, fe_cpu=0.72min, fe_real=4.93min, fe_mem=522.2M) ***
[06/24 13:26:31     43s] #% Begin Load netlist data ... (date=06/24 13:26:31, mem=608.4M)
[06/24 13:26:31     43s] *** Begin netlist parsing (mem=522.2M) ***
[06/24 13:26:31     43s] Created 950 new cells from 2 timing libraries.
[06/24 13:26:31     43s] Reading netlist ...
[06/24 13:26:31     43s] Backslashed names will retain backslash and a trailing blank character.
[06/24 13:26:31     43s] Reading verilog netlist '../../export/scm65.post_py.v'
[06/24 13:26:31     43s] 
[06/24 13:26:31     43s] *** Memory Usage v#1 (Current mem = 522.176M, initial mem = 167.637M) ***
[06/24 13:26:31     43s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=522.2M) ***
[06/24 13:26:31     43s] #% End Load netlist data ... (date=06/24 13:26:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=608.4M, current mem=491.6M)
[06/24 13:26:31     43s] Ignoring unreferenced cell PreDecoder_3_8.
[06/24 13:26:31     43s] Warning: The top level cell is ambiguous.
[06/24 13:26:31     43s] Setting top level cell to be scm65.
[06/24 13:26:32     43s] Hooked 1900 DB cells to tlib cells.
[06/24 13:26:32     43s] Starting recursive module instantiation check.
[06/24 13:26:32     43s] No recursion found.
[06/24 13:26:32     43s] Building hierarchical netlist for Cell scm65 ...
[06/24 13:26:32     44s] *** Netlist is NOT unique.
[06/24 13:26:32     44s] ** info: there are 1928 modules.
[06/24 13:26:32     44s] ** info: there are 53909 stdCell insts.
[06/24 13:26:32     44s] 
[06/24 13:26:32     44s] *** Memory Usage v#1 (Current mem = 617.898M, initial mem = 167.637M) ***
[06/24 13:26:33     44s] Set Default Net Delay as 1000 ps.
[06/24 13:26:33     44s] Set Default Net Load as 0.5 pF. 
[06/24 13:26:33     44s] Set Default Input Pin Transition as 0.1 ps.
[06/24 13:26:33     45s] Extraction setup Delayed 
[06/24 13:26:33     45s] *Info: initialize multi-corner CTS.
[06/24 13:26:34     45s] Reading timing constraints file '../scm65.sdc' ...
[06/24 13:26:34     45s] Current (total cpu=0:00:45.6, real=0:04:59, peak res=755.0M, current mem=755.0M)
[06/24 13:26:35     46s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).
[06/24 13:26:35     46s] 
[06/24 13:26:35     46s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 31).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).
[06/24 13:26:35     46s] 
[06/24 13:26:35     46s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).
[06/24 13:26:35     46s] 
[06/24 13:26:35     46s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).
[06/24 13:26:35     46s] 
[06/24 13:26:35     46s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ../scm65.sdc completed, with 4 Warnings and 8 Errors.
[06/24 13:26:35     46s] Ending "Constraint file reading stats" (total cpu=0:00:00.8, real=0:00:01.0, peak res=763.2M, current mem=763.2M)
[06/24 13:26:35     46s] Current (total cpu=0:00:46.5, real=0:05:00, peak res=763.2M, current mem=763.2M)
[06/24 13:26:35     46s] Creating Cell Server ...(0, 1, 1, 1)
[06/24 13:26:35     46s] Summary for sequential cells identification: 
[06/24 13:26:35     46s]   Identified SBFF number: 148
[06/24 13:26:35     46s]   Identified MBFF number: 0
[06/24 13:26:35     46s]   Identified SB Latch number: 0
[06/24 13:26:35     46s]   Identified MB Latch number: 0
[06/24 13:26:35     46s]   Not identified SBFF number: 0
[06/24 13:26:35     46s]   Not identified MBFF number: 0
[06/24 13:26:35     46s]   Not identified SB Latch number: 0
[06/24 13:26:35     46s]   Not identified MB Latch number: 0
[06/24 13:26:35     46s]   Number of sequential cells which are not FFs: 106
[06/24 13:26:35     46s] Total number of combinational cells: 687
[06/24 13:26:35     46s] Total number of sequential cells: 254
[06/24 13:26:35     46s] Total number of tristate cells: 9
[06/24 13:26:35     46s] Total number of level shifter cells: 0
[06/24 13:26:35     46s] Total number of power gating cells: 0
[06/24 13:26:35     46s] Total number of isolation cells: 0
[06/24 13:26:35     46s] Total number of power switch cells: 0
[06/24 13:26:35     46s] Total number of pulse generator cells: 0
[06/24 13:26:35     46s] Total number of always on buffers: 0
[06/24 13:26:35     46s] Total number of retention cells: 0
[06/24 13:26:35     46s] List of usable buffers: BUFH_X0P8M_A12TR BUFH_X0P7M_A12TR BUFH_X11M_A12TR BUFH_X13M_A12TR BUFH_X16M_A12TR BUFH_X1M_A12TR BUFH_X1P2M_A12TR BUFH_X1P7M_A12TR BUFH_X1P4M_A12TR BUFH_X2M_A12TR BUFH_X3M_A12TR BUFH_X2P5M_A12TR BUFH_X3P5M_A12TR BUFH_X4M_A12TR BUFH_X5M_A12TR BUFH_X6M_A12TR BUFH_X7P5M_A12TR BUFH_X9M_A12TR BUF_X0P7B_A12TR BUF_X0P7M_A12TR BUF_X0P8M_A12TR BUF_X0P8B_A12TR BUF_X11M_A12TR BUF_X11B_A12TR BUF_X13M_A12TR BUF_X13B_A12TR BUF_X16B_A12TR BUF_X16M_A12TR BUF_X1M_A12TR BUF_X1B_A12TR BUF_X1P2B_A12TR BUF_X1P2M_A12TR BUF_X1P4B_A12TR BUF_X1P4M_A12TR BUF_X1P7B_A12TR BUF_X1P7M_A12TR BUF_X2M_A12TR BUF_X2B_A12TR BUF_X2P5B_A12TR BUF_X2P5M_A12TR BUF_X3M_A12TR BUF_X3B_A12TR BUF_X3P5M_A12TR BUF_X3P5B_A12TR BUF_X4B_A12TR BUF_X4M_A12TR BUF_X5M_A12TR BUF_X5B_A12TR BUF_X6M_A12TR BUF_X6B_A12TR BUF_X7P5M_A12TR BUF_X7P5B_A12TR BUF_X9B_A12TR BUF_X9M_A12TR DLY2_X2M_A12TR DLY2_X4M_A12TR
[06/24 13:26:35     46s] Total number of usable buffers: 56
[06/24 13:26:35     46s] List of unusable buffers: FRICG_X0P5B_A12TR FRICG_X0P6B_A12TR FRICG_X0P8B_A12TR FRICG_X0P7B_A12TR FRICG_X11B_A12TR FRICG_X13B_A12TR FRICG_X16B_A12TR FRICG_X1B_A12TR FRICG_X1P2B_A12TR FRICG_X1P4B_A12TR FRICG_X2B_A12TR FRICG_X1P7B_A12TR FRICG_X3B_A12TR FRICG_X2P5B_A12TR FRICG_X4B_A12TR FRICG_X3P5B_A12TR FRICG_X5B_A12TR FRICG_X6B_A12TR FRICG_X7P5B_A12TR FRICG_X9B_A12TR
[06/24 13:26:35     46s] Total number of unusable buffers: 20
[06/24 13:26:35     46s] List of usable inverters: INV_X0P5B_A12TR INV_X0P5M_A12TR INV_X0P6B_A12TR INV_X0P6M_A12TR INV_X0P7B_A12TR INV_X0P7M_A12TR INV_X0P8M_A12TR INV_X0P8B_A12TR INV_X11M_A12TR INV_X11B_A12TR INV_X13M_A12TR INV_X13B_A12TR INV_X16B_A12TR INV_X16M_A12TR INV_X1M_A12TR INV_X1B_A12TR INV_X1P2B_A12TR INV_X1P2M_A12TR INV_X1P4B_A12TR INV_X1P4M_A12TR INV_X1P7B_A12TR INV_X1P7M_A12TR INV_X2M_A12TR INV_X2B_A12TR INV_X2P5B_A12TR INV_X2P5M_A12TR INV_X3M_A12TR INV_X3B_A12TR INV_X3P5B_A12TR INV_X3P5M_A12TR INV_X4M_A12TR INV_X4B_A12TR INV_X5M_A12TR INV_X5B_A12TR INV_X6M_A12TR INV_X6B_A12TR INV_X7P5M_A12TR INV_X7P5B_A12TR INV_X9M_A12TR INV_X9B_A12TR
[06/24 13:26:35     46s] Total number of usable inverters: 40
[06/24 13:26:35     46s] List of unusable inverters:
[06/24 13:26:35     46s] Total number of unusable inverters: 0
[06/24 13:26:35     46s] List of identified usable delay cells: DLY2_X1M_A12TR DLY2_X0P5M_A12TR DLY4_X0P5M_A12TR DLY4_X1M_A12TR DLY4_X2M_A12TR DLY4_X4M_A12TR
[06/24 13:26:35     46s] Total number of identified usable delay cells: 6
[06/24 13:26:35     46s] List of identified unusable delay cells:
[06/24 13:26:35     46s] Total number of identified unusable delay cells: 0
[06/24 13:26:35     46s] Creating Cell Server, finished. 
[06/24 13:26:35     46s] 
[06/24 13:26:35     46s] Deleting Cell Server ...
[06/24 13:26:35     46s] **WARN: (IMPSYC-2):	Timing information is not defined for cell WELLANTENNATIEPW2_A12TR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/24 13:26:35     46s] Type 'man IMPSYC-2' for more detail.
[06/24 13:26:35     46s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/24 13:26:35     46s] Extraction setup Started 
[06/24 13:26:35     46s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/24 13:26:35     46s] **WARN: (EMS-42):	Message (IMPEXT-6202) has been suppressed from output.
[06/24 13:26:35     46s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl ...
[06/24 13:26:35     46s] Cap table was created using Encounter 08.10-s372_1.
[06/24 13:26:35     46s] Process name: cln65lp_1p09m+alrdl_rcworst.
[06/24 13:26:36     46s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl ...
[06/24 13:26:36     46s] Cap table was created using Encounter 08.10-s372_1.
[06/24 13:26:36     46s] Process name: cln65lp_1p09m+alrdl_rcbest.
[06/24 13:26:36     46s] Importing multi-corner RC tables ... 
[06/24 13:26:36     46s] Summary of Active RC-Corners : 
[06/24 13:26:36     46s]  
[06/24 13:26:36     46s]  Analysis View: wc_analysis_view
[06/24 13:26:36     46s]     RC-Corner Name        : wc_rc_corner
[06/24 13:26:36     46s]     RC-Corner Index       : 0
[06/24 13:26:36     46s]     RC-Corner Temperature : 125 Celsius
[06/24 13:26:36     46s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl'
[06/24 13:26:36     46s]     RC-Corner PreRoute Res Factor         : 1
[06/24 13:26:36     46s]     RC-Corner PreRoute Cap Factor         : 1
[06/24 13:26:36     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/24 13:26:36     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/24 13:26:36     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/24 13:26:36     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/24 13:26:36     46s]  
[06/24 13:26:36     46s]  Analysis View: bc_analysis_view
[06/24 13:26:36     46s]     RC-Corner Name        : bc_rc_corner
[06/24 13:26:36     46s]     RC-Corner Index       : 1
[06/24 13:26:36     46s]     RC-Corner Temperature : -40 Celsius
[06/24 13:26:36     46s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl'
[06/24 13:26:36     46s]     RC-Corner PreRoute Res Factor         : 1
[06/24 13:26:36     46s]     RC-Corner PreRoute Cap Factor         : 1
[06/24 13:26:36     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/24 13:26:36     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/24 13:26:36     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/24 13:26:36     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/24 13:26:36     46s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/24 13:26:36     46s] Technology file '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[06/24 13:26:36     47s] The lower process node is set using setDesignMode and the technology file for tQuantus extraction specified. Therefore, the default value for PostRoute extraction mode's effortLevel(-effortLeveloption of the setExtractRCMode) changed from 'low' to 'medium'.
[06/24 13:26:36     47s] 
[06/24 13:26:36     47s] *** Summary of all messages that are not suppressed in this session:
[06/24 13:26:36     47s] Severity  ID               Count  Summary                                  
[06/24 13:26:36     47s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[06/24 13:26:36     47s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[06/24 13:26:36     47s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/24 13:26:36     47s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[06/24 13:26:36     47s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[06/24 13:26:36     47s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/24 13:26:36     47s] *** Message Summary: 5 warning(s), 28 error(s)
[06/24 13:26:36     47s] 
[06/24 13:28:56     58s] <CMD> place_design
[06/24 13:28:56     58s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 16707, percentage of missing scan cell = 0.00% (0 / 16707)
[06/24 13:28:57     59s] *** Starting placeDesign default flow ***
[06/24 13:28:57     59s] *** Start deleteBufferTree ***
[06/24 13:28:59     61s] Info: Detect buffers to remove automatically.
[06/24 13:28:59     61s] Analyzing netlist ...
[06/24 13:29:00     62s] Updating netlist
[06/24 13:29:00     62s] AAE DB initialization (MEM=1016.35 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/24 13:29:00     62s] Start AAE Lib Loading. (MEM=1016.35)
[06/24 13:29:00     62s] End AAE Lib Loading. (MEM=1218.63 CPU=0:00:00.1 Real=0:00:00.0)
[06/24 13:29:01     62s] 
[06/24 13:29:01     63s] *summary: 1024 instances (buffers/inverters) removed
[06/24 13:29:01     63s] *** Finish deleteBufferTree (0:00:03.6) ***
[06/24 13:29:01     63s] **INFO: Enable pre-place timing setting for timing analysis
[06/24 13:29:01     63s] Set Using Default Delay Limit as 101.
[06/24 13:29:01     63s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/24 13:29:01     63s] Set Default Net Delay as 0 ps.
[06/24 13:29:01     63s] Set Default Net Load as 0 pF. 
[06/24 13:29:01     63s] **INFO: Analyzing IO path groups for slack adjustment
[06/24 13:29:03     65s] Effort level <high> specified for reg2reg_tmp.6828 path_group
[06/24 13:29:03     65s] #################################################################################
[06/24 13:29:03     65s] # Design Stage: PreRoute
[06/24 13:29:03     65s] # Design Name: scm65
[06/24 13:29:03     65s] # Design Mode: 65nm
[06/24 13:29:03     65s] # Analysis Mode: MMMC Non-OCV 
[06/24 13:29:03     65s] # Parasitics Mode: No SPEF/RCDB
[06/24 13:29:03     65s] # Signoff Settings: SI Off 
[06/24 13:29:03     65s] #################################################################################
[06/24 13:29:04     66s] Calculate delays in BcWc mode...
[06/24 13:29:04     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1256.4M, InitMEM = 1248.3M)
[06/24 13:29:04     66s] Start delay calculation (fullDC) (1 T). (MEM=1256.38)
[06/24 13:29:05     66s] End AAE Lib Interpolated Model. (MEM=1256.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/24 13:29:06     67s] First Iteration Infinite Tw... 
[06/24 13:29:14     75s] Total number of fetched objects 50906
[06/24 13:29:14     75s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/24 13:29:14     75s] End delay calculation. (MEM=1330.7 CPU=0:00:07.6 REAL=0:00:08.0)
[06/24 13:29:15     76s] End delay calculation (fullDC). (MEM=1233.32 CPU=0:00:10.1 REAL=0:00:11.0)
[06/24 13:29:15     76s] *** CDM Built up (cpu=0:00:10.9  real=0:00:12.0  mem= 1233.3M) ***
[06/24 13:29:33     94s] **INFO: Disable pre-place timing setting for timing analysis
[06/24 13:29:33     94s] Set Using Default Delay Limit as 1000.
[06/24 13:29:33     94s] Set Default Net Delay as 1000 ps.
[06/24 13:29:33     94s] Set Default Net Load as 0.5 pF. 
[06/24 13:29:33     94s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/24 13:29:33     94s] Deleted 0 physical inst  (cell - / prefix -).
[06/24 13:29:33     94s] Extracting standard cell pins and blockage ...... 
[06/24 13:29:33     94s] Pin and blockage extraction finished
[06/24 13:29:33     94s] Extracting macro/IO cell pins and blockage ...... 
[06/24 13:29:33     94s] Pin and blockage extraction finished
[06/24 13:29:33     94s] *** Starting "NanoPlace(TM) placement v#10 (mem=1218.6M)" ...
[06/24 13:29:33     95s] Creating Cell Server ...(0, 0, 0, 0)
[06/24 13:29:33     95s] Summary for sequential cells identification: 
[06/24 13:29:33     95s]   Identified SBFF number: 148
[06/24 13:29:33     95s]   Identified MBFF number: 0
[06/24 13:29:33     95s]   Identified SB Latch number: 0
[06/24 13:29:33     95s]   Identified MB Latch number: 0
[06/24 13:29:33     95s]   Not identified SBFF number: 0
[06/24 13:29:33     95s]   Not identified MBFF number: 0
[06/24 13:29:33     95s]   Not identified SB Latch number: 0
[06/24 13:29:33     95s]   Not identified MB Latch number: 0
[06/24 13:29:33     95s]   Number of sequential cells which are not FFs: 106
[06/24 13:29:33     95s] Creating Cell Server, finished. 
[06/24 13:29:33     95s] 
[06/24 13:29:33     95s] total jobs 15836
[06/24 13:29:33     95s] multi thread init TemplateIndex for each ta. thread num 1
[06/24 13:29:33     95s] Wait...
[06/24 13:29:36     97s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.6 mem=1239.6M) ***
[06/24 13:29:37     99s] *** Build Virtual Sizing Timing Model
[06/24 13:29:37     99s] (cpu=0:00:04.0 mem=1268.6M) ***
[06/24 13:29:37     99s] No user setting net weight.
[06/24 13:29:37     99s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/24 13:29:37     99s] Scan chains were not defined.
[06/24 13:29:37     99s] #spOpts: N=65 
[06/24 13:29:37     99s] #std cell=52885 (0 fixed + 52885 movable) #block=0 (0 floating + 0 preplaced)
[06/24 13:29:37     99s] #ioInst=0 #net=50646 #term=152079 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=148
[06/24 13:29:37     99s] stdCell: 52885 single + 0 double + 0 multi
[06/24 13:29:37     99s] Total standard cell length = 69.1150 (mm), area = 0.1659 (mm^2)
[06/24 13:29:38     99s] Core basic site is sc12_cln65lp
[06/24 13:29:38     99s] Estimated cell power/ground rail width = 0.300 um
[06/24 13:29:38     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/24 13:29:38     99s] Mark StBox On SiteArr starts
[06/24 13:29:38     99s] Mark StBox On SiteArr ends
[06/24 13:29:38     99s] spiAuditVddOnBottomForRows for llg="default" starts
[06/24 13:29:38     99s] spiAuditVddOnBottomForRows ends
[06/24 13:29:38     99s] Apply auto density screen in pre-place stage.
[06/24 13:29:38     99s] Auto density screen increases utilization from 0.684 to 0.684
[06/24 13:29:38     99s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1292.6M
[06/24 13:29:38     99s] Average module density = 0.684.
[06/24 13:29:38     99s] Density for the design = 0.684.
[06/24 13:29:38     99s]        = stdcell_area 345575 sites (165876 um^2) / alloc_area 505325 sites (242556 um^2).
[06/24 13:29:38     99s] Pin Density = 0.3010.
[06/24 13:29:38     99s]             = total # of pins 152079 / total area 505325.
[06/24 13:29:38     99s] Initial padding reaches pin density 0.500 for top
[06/24 13:29:38     99s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.875
[06/24 13:29:38     99s] Initial padding increases density from 0.684 to 0.817 for top
[06/24 13:29:38     99s] Identified 2322 spare or floating instances, with no clusters.
[06/24 13:29:38     99s] === lastAutoLevel = 9 
[06/24 13:29:38     99s] [adp] 0:1:0:1
[06/24 13:29:53    114s] Clock gating cells determined by native netlist tracing.
[06/24 13:30:04    124s] Iteration  1: Total net bbox = 4.899e-08 (1.94e-08 2.96e-08)
[06/24 13:30:04    124s]               Est.  stn bbox = 4.935e-08 (1.95e-08 2.98e-08)
[06/24 13:30:04    124s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1370.2M
[06/24 13:30:04    124s] Iteration  2: Total net bbox = 4.899e-08 (1.94e-08 2.96e-08)
[06/24 13:30:04    124s]               Est.  stn bbox = 4.935e-08 (1.95e-08 2.98e-08)
[06/24 13:30:04    124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1371.2M
[06/24 13:30:04    124s] exp_mt_sequential is set from setPlaceMode option to 1
[06/24 13:30:04    124s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/24 13:30:04    124s] place_exp_mt_interval set to default 32
[06/24 13:30:04    124s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/24 13:30:06    126s] Iteration  3: Total net bbox = 1.746e+03 (8.38e+02 9.08e+02)
[06/24 13:30:06    126s]               Est.  stn bbox = 2.580e+03 (1.21e+03 1.37e+03)
[06/24 13:30:06    126s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1376.7M
[06/24 13:30:06    126s] Total number of setup views is 1.
[06/24 13:30:06    126s] Total number of active setup views is 1.
[06/24 13:30:06    126s] Active setup views:
[06/24 13:30:06    126s]     wc_analysis_view
[06/24 13:30:16    136s] Iteration  4: Total net bbox = 3.319e+05 (1.01e+05 2.31e+05)
[06/24 13:30:16    136s]               Est.  stn bbox = 5.041e+05 (1.84e+05 3.20e+05)
[06/24 13:30:16    136s]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 1376.7M
[06/24 13:30:30    150s] Iteration  5: Total net bbox = 3.333e+05 (1.32e+05 2.01e+05)
[06/24 13:30:30    150s]               Est.  stn bbox = 5.198e+05 (2.20e+05 3.00e+05)
[06/24 13:30:30    150s]               cpu = 0:00:13.8 real = 0:00:14.0 mem = 1376.7M
[06/24 13:30:47    167s] Iteration  6: Total net bbox = 4.092e+05 (1.82e+05 2.27e+05)
[06/24 13:30:47    167s]               Est.  stn bbox = 6.399e+05 (2.83e+05 3.57e+05)
[06/24 13:30:47    167s]               cpu = 0:00:16.3 real = 0:00:17.0 mem = 1387.1M
[06/24 13:30:47    167s] Starting Early Global Route rough congestion estimation: mem = 1387.1M
[06/24 13:30:47    167s] (I)       Reading DB...
[06/24 13:30:48    168s] (I)       before initializing RouteDB syMemory usage = 1415.6 MB
[06/24 13:30:48    168s] (I)       congestionReportName   : 
[06/24 13:30:48    168s] (I)       layerRangeFor2DCongestion : 
[06/24 13:30:48    168s] (I)       buildTerm2TermWires    : 1
[06/24 13:30:48    168s] (I)       doTrackAssignment      : 1
[06/24 13:30:48    168s] (I)       dumpBookshelfFiles     : 0
[06/24 13:30:48    168s] (I)       numThreads             : 1
[06/24 13:30:48    168s] (I)       bufferingAwareRouting  : false
[06/24 13:30:48    168s] [NR-eGR] honorMsvRouteConstraint: false
[06/24 13:30:48    168s] (I)       honorPin               : false
[06/24 13:30:48    168s] (I)       honorPinGuide          : true
[06/24 13:30:48    168s] (I)       honorPartition         : false
[06/24 13:30:48    168s] (I)       allowPartitionCrossover: false
[06/24 13:30:48    168s] (I)       honorSingleEntry       : true
[06/24 13:30:48    168s] (I)       honorSingleEntryStrong : true
[06/24 13:30:48    168s] (I)       handleViaSpacingRule   : false
[06/24 13:30:48    168s] (I)       handleEolSpacingRule   : false
[06/24 13:30:48    168s] (I)       PDConstraint           : none
[06/24 13:30:48    168s] (I)       expBetterNDRHandling   : false
[06/24 13:30:48    168s] [NR-eGR] honorClockSpecNDR      : 0
[06/24 13:30:48    168s] (I)       routingEffortLevel     : 3
[06/24 13:30:48    168s] (I)       effortLevel            : standard
[06/24 13:30:48    168s] [NR-eGR] minRouteLayer          : 2
[06/24 13:30:48    168s] [NR-eGR] maxRouteLayer          : 127
[06/24 13:30:48    168s] (I)       relaxedTopLayerCeiling : 127
[06/24 13:30:48    168s] (I)       relaxedBottomLayerFloor: 2
[06/24 13:30:48    168s] (I)       numRowsPerGCell        : 13
[06/24 13:30:48    168s] (I)       speedUpLargeDesign     : 0
[06/24 13:30:48    168s] (I)       multiThreadingTA       : 1
[06/24 13:30:48    168s] (I)       blkAwareLayerSwitching : 1
[06/24 13:30:48    168s] (I)       optimizationMode       : false
[06/24 13:30:48    168s] (I)       routeSecondPG          : false
[06/24 13:30:48    168s] (I)       scenicRatioForLayerRelax: 0.00
[06/24 13:30:48    168s] (I)       detourLimitForLayerRelax: 0.00
[06/24 13:30:48    168s] (I)       punchThroughDistance   : 500.00
[06/24 13:30:48    168s] (I)       scenicBound            : 1.15
[06/24 13:30:48    168s] (I)       maxScenicToAvoidBlk    : 100.00
[06/24 13:30:48    168s] (I)       source-to-sink ratio   : 0.00
[06/24 13:30:48    168s] (I)       targetCongestionRatioH : 1.00
[06/24 13:30:48    168s] (I)       targetCongestionRatioV : 1.00
[06/24 13:30:48    168s] (I)       layerCongestionRatio   : 0.70
[06/24 13:30:48    168s] (I)       m1CongestionRatio      : 0.10
[06/24 13:30:48    168s] (I)       m2m3CongestionRatio    : 0.70
[06/24 13:30:48    168s] (I)       localRouteEffort       : 1.00
[06/24 13:30:48    168s] (I)       numSitesBlockedByOneVia: 8.00
[06/24 13:30:48    168s] (I)       supplyScaleFactorH     : 1.00
[06/24 13:30:48    168s] (I)       supplyScaleFactorV     : 1.00
[06/24 13:30:48    168s] (I)       highlight3DOverflowFactor: 0.00
[06/24 13:30:48    168s] (I)       doubleCutViaModelingRatio: 0.00
[06/24 13:30:48    168s] (I)       routeVias              : 
[06/24 13:30:48    168s] (I)       readTROption           : true
[06/24 13:30:48    168s] (I)       extraSpacingFactor     : 1.00
[06/24 13:30:48    168s] [NR-eGR] numTracksPerClockWire  : 0
[06/24 13:30:48    168s] (I)       routeSelectedNetsOnly  : false
[06/24 13:30:48    168s] (I)       clkNetUseMaxDemand     : false
[06/24 13:30:48    168s] (I)       extraDemandForClocks   : 0
[06/24 13:30:48    168s] (I)       steinerRemoveLayers    : false
[06/24 13:30:48    168s] (I)       demoteLayerScenicScale : 1.00
[06/24 13:30:48    168s] (I)       nonpreferLayerCostScale : 100.00
[06/24 13:30:48    168s] (I)       similarTopologyRoutingFast : false
[06/24 13:30:48    168s] (I)       spanningTreeRefinement : false
[06/24 13:30:48    168s] (I)       spanningTreeRefinementAlpha : 0.50
[06/24 13:30:48    168s] (I)       starting read tracks
[06/24 13:30:48    168s] (I)       build grid graph
[06/24 13:30:48    168s] (I)       build grid graph start
[06/24 13:30:48    168s] [NR-eGR] Layer1 has no routable track
[06/24 13:30:48    168s] [NR-eGR] Layer2 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer3 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer4 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer5 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer6 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer7 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer8 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer9 has single uniform track structure
[06/24 13:30:48    168s] [NR-eGR] Layer10 has single uniform track structure
[06/24 13:30:48    168s] (I)       build grid graph end
[06/24 13:30:48    168s] (I)       numViaLayers=10
[06/24 13:30:48    168s] (I)       Reading via VIA1_0_VV for layer: 0 
[06/24 13:30:48    168s] (I)       Reading via VIA2_0_VH for layer: 1 
[06/24 13:30:48    168s] (I)       Reading via VIA3_0_HV for layer: 2 
[06/24 13:30:48    168s] (I)       Reading via VIA4_0_VH for layer: 3 
[06/24 13:30:48    168s] (I)       Reading via VIA5_0_HV for layer: 4 
[06/24 13:30:48    168s] (I)       Reading via VIA6_0_VH for layer: 5 
[06/24 13:30:48    168s] (I)       Reading via VIA7_0_HV for layer: 6 
[06/24 13:30:48    168s] (I)       Reading via VIA8_0_VH for layer: 7 
[06/24 13:30:48    168s] (I)       Reading via RV_0_XX for layer: 8 
[06/24 13:30:48    168s] (I)       end build via table
[06/24 13:30:48    168s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/24 13:30:48    168s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/24 13:30:48    168s] (I)       readDataFromPlaceDB
[06/24 13:30:48    168s] (I)       Read net information..
[06/24 13:30:48    168s] [NR-eGR] Read numTotalNets=50517  numIgnoredNets=0
[06/24 13:30:48    168s] (I)       Read testcase time = 0.020 seconds
[06/24 13:30:48    168s] 
[06/24 13:30:48    168s] (I)       read default dcut vias
[06/24 13:30:48    168s] (I)       Reading via VIA1_0_X2H_HV for layer: 0 
[06/24 13:30:48    168s] (I)       Reading via VIA2_0_X2H_VH for layer: 1 
[06/24 13:30:48    168s] (I)       Reading via VIA3_0_X2H_HV for layer: 2 
[06/24 13:30:48    168s] (I)       Reading via VIA4_0_X2H_VH for layer: 3 
[06/24 13:30:48    168s] (I)       Reading via VIA5_0_X2H_HV for layer: 4 
[06/24 13:30:48    168s] (I)       Reading via VIA6_0_X2H_VH for layer: 5 
[06/24 13:30:48    168s] (I)       Reading via VIA7_0_X2H_HV for layer: 6 
[06/24 13:30:48    168s] (I)       Reading via VIA8_0_X2H_VH for layer: 7 
[06/24 13:30:48    168s] (I)       Reading via RV_0_X2H_XX for layer: 8 
[06/24 13:30:48    168s] (I)       build grid graph start
[06/24 13:30:48    168s] (I)       build grid graph end
[06/24 13:30:48    168s] (I)       Model blockage into capacity
[06/24 13:30:48    168s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[06/24 13:30:48    168s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer2 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer9 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       blocked area on Layer10 : 0  (0.00%)
[06/24 13:30:48    168s] (I)       Modeling time = 0.000 seconds
[06/24 13:30:48    168s] 
[06/24 13:30:48    168s] (I)       Number of ignored nets = 0
[06/24 13:30:48    168s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/24 13:30:48    168s] (I)       Number of clock nets = 771.  Ignored: No
[06/24 13:30:48    168s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/24 13:30:48    168s] (I)       Number of special nets = 0.  Ignored: Yes
[06/24 13:30:48    168s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/24 13:30:48    168s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/24 13:30:48    168s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/24 13:30:48    168s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/24 13:30:48    168s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/24 13:30:48    168s] [NR-eGR] There are 771 clock nets ( 0 with NDR ).
[06/24 13:30:48    168s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1423.7 MB
[06/24 13:30:48    168s] (I)       Ndr track 0 does not exist
[06/24 13:30:48    168s] (I)       Layer1  viaCost=300.00
[06/24 13:30:48    168s] (I)       Layer2  viaCost=100.00
[06/24 13:30:48    168s] (I)       Layer3  viaCost=100.00
[06/24 13:30:48    168s] (I)       Layer4  viaCost=100.00
[06/24 13:30:48    168s] (I)       Layer5  viaCost=100.00
[06/24 13:30:48    168s] (I)       Layer6  viaCost=100.00
[06/24 13:30:48    168s] (I)       Layer7  viaCost=200.00
[06/24 13:30:48    168s] (I)       Layer8  viaCost=100.00
[06/24 13:30:48    168s] (I)       Layer9  viaCost=600.00
[06/24 13:30:48    168s] (I)       ---------------------Grid Graph Info--------------------
[06/24 13:30:48    168s] (I)       routing area        :  (0, 0) - (986110, 984000)
[06/24 13:30:48    168s] (I)       core area           :  (0, 0) - (986110, 984000)
[06/24 13:30:48    168s] (I)       Site Width          :   400  (dbu)
[06/24 13:30:48    168s] (I)       Row Height          :  4800  (dbu)
[06/24 13:30:48    168s] (I)       GCell Width         : 62400  (dbu)
[06/24 13:30:48    168s] (I)       GCell Height        : 62400  (dbu)
[06/24 13:30:48    168s] (I)       grid                :    16    16    10
[06/24 13:30:48    168s] (I)       vertical capacity   :     0 62400     0 62400     0 62400     0 62400     0 62400
[06/24 13:30:48    168s] (I)       horizontal capacity :     0     0 62400     0 62400     0 62400     0 62400     0
[06/24 13:30:48    168s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[06/24 13:30:48    168s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[06/24 13:30:48    168s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 10000
[06/24 13:30:48    168s] (I)       First Track Coord   :     0   200   200   200   200   200   200   800   800  5000
[06/24 13:30:48    168s] (I)       Num tracks per GCell: 173.33 156.00 156.00 156.00 156.00 156.00 156.00 39.00 39.00  6.24
[06/24 13:30:48    168s] (I)       Total num of tracks :     0  2465  2460  2465  2460  2465  2460   616   615    98
[06/24 13:30:48    168s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/24 13:30:48    168s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/24 13:30:48    168s] (I)       --------------------------------------------------------
[06/24 13:30:48    168s] 
[06/24 13:30:48    168s] [NR-eGR] ============ Routing rule table ============
[06/24 13:30:48    168s] [NR-eGR] Rule id 0. Nets 50517 
[06/24 13:30:48    168s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/24 13:30:48    168s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=10000
[06/24 13:30:48    168s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:30:48    168s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:30:48    168s] [NR-eGR] ========================================
[06/24 13:30:48    168s] [NR-eGR] 
[06/24 13:30:48    168s] (I)       After initializing earlyGlobalRoute syMemory usage = 1423.7 MB
[06/24 13:30:48    168s] (I)       Loading and dumping file time : 1.13 seconds
[06/24 13:30:48    168s] (I)       ============= Initialization =============
[06/24 13:30:48    168s] (I)       numLocalWires=174413  numGlobalNetBranches=45993  numLocalNetBranches=42012
[06/24 13:30:48    168s] (I)       totalPins=151802  totalGlobalPin=22268 (14.67%)
[06/24 13:30:48    168s] (I)       total 2D Cap : 257664 = (127920 H, 129744 V)
[06/24 13:30:48    168s] (I)       ============  Phase 1a Route ============
[06/24 13:30:48    168s] (I)       Phase 1a runs 0.01 seconds
[06/24 13:30:48    168s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/24 13:30:48    168s] (I)       Usage: 19007 = (8859 H, 10148 V) = (6.93% H, 7.82% V) = (2.764e+05um H, 3.166e+05um V)
[06/24 13:30:48    168s] (I)       
[06/24 13:30:48    168s] (I)       ============  Phase 1b Route ============
[06/24 13:30:48    168s] (I)       Usage: 19007 = (8859 H, 10148 V) = (6.93% H, 7.82% V) = (2.764e+05um H, 3.166e+05um V)
[06/24 13:30:48    168s] (I)       
[06/24 13:30:48    168s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/24 13:30:48    168s] 
[06/24 13:30:48    168s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/24 13:30:48    168s] Finished Early Global Route rough congestion estimation: mem = 1423.7M
[06/24 13:30:48    168s] earlyGlobalRoute rough estimation gcell size 13 row height
[06/24 13:30:48    168s] Congestion driven padding in post-place stage.
[06/24 13:30:48    169s] Congestion driven padding increases utilization from 0.815 to 0.815
[06/24 13:30:48    169s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1423.7M
[06/24 13:30:49    169s] Global placement CDP skipped at cutLevel 7.
[06/24 13:30:49    169s] Iteration  7: Total net bbox = 5.027e+05 (2.46e+05 2.56e+05)
[06/24 13:30:49    169s]               Est.  stn bbox = 7.372e+05 (3.50e+05 3.88e+05)
[06/24 13:30:49    169s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1423.7M
[06/24 13:31:08    188s] nrCritNet: 0.00% ( 0 / 50646 ) cutoffSlk: 214748364.7ps stdDelay: 34.2ps
[06/24 13:31:27    207s] nrCritNet: 0.00% ( 0 / 50646 ) cutoffSlk: 214748364.7ps stdDelay: 34.2ps
[06/24 13:31:27    207s] Iteration  8: Total net bbox = 5.027e+05 (2.46e+05 2.56e+05)
[06/24 13:31:27    207s]               Est.  stn bbox = 7.372e+05 (3.50e+05 3.88e+05)
[06/24 13:31:27    207s]               cpu = 0:00:38.2 real = 0:00:38.0 mem = 1423.7M
[06/24 13:31:57    237s] Starting Early Global Route rough congestion estimation: mem = 1423.7M
[06/24 13:31:57    237s] (I)       Reading DB...
[06/24 13:31:57    237s] (I)       before initializing RouteDB syMemory usage = 1423.7 MB
[06/24 13:31:57    237s] (I)       congestionReportName   : 
[06/24 13:31:57    237s] (I)       layerRangeFor2DCongestion : 
[06/24 13:31:57    237s] (I)       buildTerm2TermWires    : 1
[06/24 13:31:57    237s] (I)       doTrackAssignment      : 1
[06/24 13:31:57    237s] (I)       dumpBookshelfFiles     : 0
[06/24 13:31:57    237s] (I)       numThreads             : 1
[06/24 13:31:57    237s] (I)       bufferingAwareRouting  : false
[06/24 13:31:57    237s] [NR-eGR] honorMsvRouteConstraint: false
[06/24 13:31:57    237s] (I)       honorPin               : false
[06/24 13:31:57    237s] (I)       honorPinGuide          : true
[06/24 13:31:57    237s] (I)       honorPartition         : false
[06/24 13:31:57    237s] (I)       allowPartitionCrossover: false
[06/24 13:31:57    237s] (I)       honorSingleEntry       : true
[06/24 13:31:57    237s] (I)       honorSingleEntryStrong : true
[06/24 13:31:57    237s] (I)       handleViaSpacingRule   : false
[06/24 13:31:57    237s] (I)       handleEolSpacingRule   : false
[06/24 13:31:57    237s] (I)       PDConstraint           : none
[06/24 13:31:57    237s] (I)       expBetterNDRHandling   : false
[06/24 13:31:57    237s] [NR-eGR] honorClockSpecNDR      : 0
[06/24 13:31:57    237s] (I)       routingEffortLevel     : 3
[06/24 13:31:57    237s] (I)       effortLevel            : standard
[06/24 13:31:57    237s] [NR-eGR] minRouteLayer          : 2
[06/24 13:31:57    237s] [NR-eGR] maxRouteLayer          : 127
[06/24 13:31:57    237s] (I)       relaxedTopLayerCeiling : 127
[06/24 13:31:57    237s] (I)       relaxedBottomLayerFloor: 2
[06/24 13:31:57    237s] (I)       numRowsPerGCell        : 7
[06/24 13:31:57    237s] (I)       speedUpLargeDesign     : 0
[06/24 13:31:57    237s] (I)       multiThreadingTA       : 1
[06/24 13:31:57    237s] (I)       blkAwareLayerSwitching : 1
[06/24 13:31:57    237s] (I)       optimizationMode       : false
[06/24 13:31:57    237s] (I)       routeSecondPG          : false
[06/24 13:31:57    237s] (I)       scenicRatioForLayerRelax: 0.00
[06/24 13:31:57    237s] (I)       detourLimitForLayerRelax: 0.00
[06/24 13:31:57    237s] (I)       punchThroughDistance   : 500.00
[06/24 13:31:57    237s] (I)       scenicBound            : 1.15
[06/24 13:31:57    237s] (I)       maxScenicToAvoidBlk    : 100.00
[06/24 13:31:57    237s] (I)       source-to-sink ratio   : 0.00
[06/24 13:31:57    237s] (I)       targetCongestionRatioH : 1.00
[06/24 13:31:57    237s] (I)       targetCongestionRatioV : 1.00
[06/24 13:31:57    237s] (I)       layerCongestionRatio   : 0.70
[06/24 13:31:57    237s] (I)       m1CongestionRatio      : 0.10
[06/24 13:31:57    237s] (I)       m2m3CongestionRatio    : 0.70
[06/24 13:31:57    237s] (I)       localRouteEffort       : 1.00
[06/24 13:31:57    237s] (I)       numSitesBlockedByOneVia: 8.00
[06/24 13:31:57    237s] (I)       supplyScaleFactorH     : 1.00
[06/24 13:31:57    237s] (I)       supplyScaleFactorV     : 1.00
[06/24 13:31:57    237s] (I)       highlight3DOverflowFactor: 0.00
[06/24 13:31:57    237s] (I)       doubleCutViaModelingRatio: 0.00
[06/24 13:31:57    237s] (I)       routeVias              : 
[06/24 13:31:57    237s] (I)       readTROption           : true
[06/24 13:31:57    237s] (I)       extraSpacingFactor     : 1.00
[06/24 13:31:57    237s] [NR-eGR] numTracksPerClockWire  : 0
[06/24 13:31:57    237s] (I)       routeSelectedNetsOnly  : false
[06/24 13:31:57    237s] (I)       clkNetUseMaxDemand     : false
[06/24 13:31:57    237s] (I)       extraDemandForClocks   : 0
[06/24 13:31:57    237s] (I)       steinerRemoveLayers    : false
[06/24 13:31:57    237s] (I)       demoteLayerScenicScale : 1.00
[06/24 13:31:57    237s] (I)       nonpreferLayerCostScale : 100.00
[06/24 13:31:57    237s] (I)       similarTopologyRoutingFast : false
[06/24 13:31:57    237s] (I)       spanningTreeRefinement : false
[06/24 13:31:57    237s] (I)       spanningTreeRefinementAlpha : 0.50
[06/24 13:31:57    237s] (I)       starting read tracks
[06/24 13:31:57    237s] (I)       build grid graph
[06/24 13:31:57    237s] (I)       build grid graph start
[06/24 13:31:57    237s] [NR-eGR] Layer1 has no routable track
[06/24 13:31:57    237s] [NR-eGR] Layer2 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer3 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer4 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer5 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer6 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer7 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer8 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer9 has single uniform track structure
[06/24 13:31:57    237s] [NR-eGR] Layer10 has single uniform track structure
[06/24 13:31:57    237s] (I)       build grid graph end
[06/24 13:31:57    237s] (I)       numViaLayers=10
[06/24 13:31:57    237s] (I)       Reading via VIA1_0_VV for layer: 0 
[06/24 13:31:57    237s] (I)       Reading via VIA2_0_VH for layer: 1 
[06/24 13:31:57    237s] (I)       Reading via VIA3_0_HV for layer: 2 
[06/24 13:31:57    237s] (I)       Reading via VIA4_0_VH for layer: 3 
[06/24 13:31:57    237s] (I)       Reading via VIA5_0_HV for layer: 4 
[06/24 13:31:57    237s] (I)       Reading via VIA6_0_VH for layer: 5 
[06/24 13:31:57    237s] (I)       Reading via VIA7_0_HV for layer: 6 
[06/24 13:31:57    237s] (I)       Reading via VIA8_0_VH for layer: 7 
[06/24 13:31:57    237s] (I)       Reading via RV_0_XX for layer: 8 
[06/24 13:31:57    237s] (I)       end build via table
[06/24 13:31:57    237s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/24 13:31:57    237s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/24 13:31:57    237s] (I)       readDataFromPlaceDB
[06/24 13:31:57    237s] (I)       Read net information..
[06/24 13:31:57    237s] [NR-eGR] Read numTotalNets=50517  numIgnoredNets=0
[06/24 13:31:57    237s] (I)       Read testcase time = 0.020 seconds
[06/24 13:31:57    237s] 
[06/24 13:31:57    237s] (I)       read default dcut vias
[06/24 13:31:57    237s] (I)       Reading via VIA1_0_X2H_HV for layer: 0 
[06/24 13:31:57    237s] (I)       Reading via VIA2_0_X2H_VH for layer: 1 
[06/24 13:31:57    237s] (I)       Reading via VIA3_0_X2H_HV for layer: 2 
[06/24 13:31:57    237s] (I)       Reading via VIA4_0_X2H_VH for layer: 3 
[06/24 13:31:57    237s] (I)       Reading via VIA5_0_X2H_HV for layer: 4 
[06/24 13:31:57    237s] (I)       Reading via VIA6_0_X2H_VH for layer: 5 
[06/24 13:31:57    237s] (I)       Reading via VIA7_0_X2H_HV for layer: 6 
[06/24 13:31:57    237s] (I)       Reading via VIA8_0_X2H_VH for layer: 7 
[06/24 13:31:57    237s] (I)       Reading via RV_0_X2H_XX for layer: 8 
[06/24 13:31:57    237s] (I)       build grid graph start
[06/24 13:31:57    237s] (I)       build grid graph end
[06/24 13:31:57    237s] (I)       Model blockage into capacity
[06/24 13:31:57    237s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[06/24 13:31:57    237s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer2 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer9 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       blocked area on Layer10 : 0  (0.00%)
[06/24 13:31:57    237s] (I)       Modeling time = 0.000 seconds
[06/24 13:31:57    237s] 
[06/24 13:31:57    237s] (I)       Number of ignored nets = 0
[06/24 13:31:57    237s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/24 13:31:57    237s] (I)       Number of clock nets = 771.  Ignored: No
[06/24 13:31:57    237s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/24 13:31:57    237s] (I)       Number of special nets = 0.  Ignored: Yes
[06/24 13:31:57    237s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/24 13:31:57    237s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/24 13:31:57    237s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/24 13:31:57    237s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/24 13:31:57    237s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/24 13:31:57    237s] [NR-eGR] There are 771 clock nets ( 0 with NDR ).
[06/24 13:31:57    237s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1423.7 MB
[06/24 13:31:57    237s] (I)       Ndr track 0 does not exist
[06/24 13:31:57    237s] (I)       Layer1  viaCost=300.00
[06/24 13:31:57    237s] (I)       Layer2  viaCost=100.00
[06/24 13:31:57    237s] (I)       Layer3  viaCost=100.00
[06/24 13:31:57    237s] (I)       Layer4  viaCost=100.00
[06/24 13:31:57    237s] (I)       Layer5  viaCost=100.00
[06/24 13:31:57    237s] (I)       Layer6  viaCost=100.00
[06/24 13:31:57    237s] (I)       Layer7  viaCost=200.00
[06/24 13:31:57    237s] (I)       Layer8  viaCost=100.00
[06/24 13:31:57    237s] (I)       Layer9  viaCost=600.00
[06/24 13:31:57    237s] (I)       ---------------------Grid Graph Info--------------------
[06/24 13:31:57    237s] (I)       routing area        :  (0, 0) - (986110, 984000)
[06/24 13:31:57    237s] (I)       core area           :  (0, 0) - (986110, 984000)
[06/24 13:31:57    237s] (I)       Site Width          :   400  (dbu)
[06/24 13:31:57    237s] (I)       Row Height          :  4800  (dbu)
[06/24 13:31:57    237s] (I)       GCell Width         : 33600  (dbu)
[06/24 13:31:57    237s] (I)       GCell Height        : 33600  (dbu)
[06/24 13:31:57    237s] (I)       grid                :    30    30    10
[06/24 13:31:57    237s] (I)       vertical capacity   :     0 33600     0 33600     0 33600     0 33600     0 33600
[06/24 13:31:57    237s] (I)       horizontal capacity :     0     0 33600     0 33600     0 33600     0 33600     0
[06/24 13:31:57    237s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[06/24 13:31:57    237s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[06/24 13:31:57    237s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 10000
[06/24 13:31:57    237s] (I)       First Track Coord   :     0   200   200   200   200   200   200   800   800  5000
[06/24 13:31:57    237s] (I)       Num tracks per GCell: 93.33 84.00 84.00 84.00 84.00 84.00 84.00 21.00 21.00  3.36
[06/24 13:31:57    237s] (I)       Total num of tracks :     0  2465  2460  2465  2460  2465  2460   616   615    98
[06/24 13:31:57    237s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/24 13:31:57    237s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/24 13:31:57    237s] (I)       --------------------------------------------------------
[06/24 13:31:57    237s] 
[06/24 13:31:57    237s] [NR-eGR] ============ Routing rule table ============
[06/24 13:31:57    237s] [NR-eGR] Rule id 0. Nets 50517 
[06/24 13:31:57    237s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/24 13:31:57    237s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=10000
[06/24 13:31:57    237s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:31:57    237s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:31:57    237s] [NR-eGR] ========================================
[06/24 13:31:57    237s] [NR-eGR] 
[06/24 13:31:57    237s] (I)       After initializing earlyGlobalRoute syMemory usage = 1423.7 MB
[06/24 13:31:57    237s] (I)       Loading and dumping file time : 0.30 seconds
[06/24 13:31:57    237s] (I)       ============= Initialization =============
[06/24 13:31:57    237s] (I)       numLocalWires=158301  numGlobalNetBranches=38347  numLocalNetBranches=40818
[06/24 13:31:57    237s] (I)       totalPins=151802  totalGlobalPin=32066 (21.12%)
[06/24 13:31:57    237s] (I)       total 2D Cap : 483120 = (239850 H, 243270 V)
[06/24 13:31:57    237s] (I)       ============  Phase 1a Route ============
[06/24 13:31:57    237s] (I)       Phase 1a runs 0.01 seconds
[06/24 13:31:57    237s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/24 13:31:57    237s] (I)       Usage: 36088 = (17443 H, 18645 V) = (7.27% H, 7.66% V) = (2.930e+05um H, 3.132e+05um V)
[06/24 13:31:57    237s] (I)       
[06/24 13:31:57    237s] (I)       ============  Phase 1b Route ============
[06/24 13:31:57    237s] (I)       Usage: 36088 = (17443 H, 18645 V) = (7.27% H, 7.66% V) = (2.930e+05um H, 3.132e+05um V)
[06/24 13:31:57    237s] (I)       
[06/24 13:31:57    237s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/24 13:31:57    237s] 
[06/24 13:31:57    237s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/24 13:31:57    237s] Finished Early Global Route rough congestion estimation: mem = 1423.7M
[06/24 13:31:57    237s] earlyGlobalRoute rough estimation gcell size 7 row height
[06/24 13:31:57    237s] Congestion driven padding in post-place stage.
[06/24 13:31:57    238s] Congestion driven padding increases utilization from 0.815 to 0.815
[06/24 13:31:57    238s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1423.7M
[06/24 13:31:58    238s] Global placement CDP skipped at cutLevel 9.
[06/24 13:31:58    238s] Iteration  9: Total net bbox = 5.266e+05 (2.56e+05 2.70e+05)
[06/24 13:31:58    238s]               Est.  stn bbox = 7.939e+05 (3.79e+05 4.15e+05)
[06/24 13:31:58    238s]               cpu = 0:00:30.9 real = 0:00:31.0 mem = 1423.7M
[06/24 13:32:18    258s] nrCritNet: 0.13% ( 64 / 50646 ) cutoffSlk: 0.0ps stdDelay: 34.2ps
[06/24 13:32:18    259s] nrCritNet: 0.13% ( 64 / 50646 ) cutoffSlk: 0.0ps stdDelay: 34.2ps
[06/24 13:32:18    259s] Iteration 10: Total net bbox = 5.266e+05 (2.56e+05 2.70e+05)
[06/24 13:32:18    259s]               Est.  stn bbox = 7.939e+05 (3.79e+05 4.15e+05)
[06/24 13:32:18    259s]               cpu = 0:00:20.3 real = 0:00:20.0 mem = 1423.7M
[06/24 13:32:42    282s] Starting Early Global Route rough congestion estimation: mem = 1423.7M
[06/24 13:32:42    282s] (I)       Reading DB...
[06/24 13:32:42    283s] (I)       before initializing RouteDB syMemory usage = 1423.7 MB
[06/24 13:32:42    283s] (I)       congestionReportName   : 
[06/24 13:32:42    283s] (I)       layerRangeFor2DCongestion : 
[06/24 13:32:42    283s] (I)       buildTerm2TermWires    : 1
[06/24 13:32:42    283s] (I)       doTrackAssignment      : 1
[06/24 13:32:42    283s] (I)       dumpBookshelfFiles     : 0
[06/24 13:32:42    283s] (I)       numThreads             : 1
[06/24 13:32:42    283s] (I)       bufferingAwareRouting  : false
[06/24 13:32:42    283s] [NR-eGR] honorMsvRouteConstraint: false
[06/24 13:32:42    283s] (I)       honorPin               : false
[06/24 13:32:42    283s] (I)       honorPinGuide          : true
[06/24 13:32:42    283s] (I)       honorPartition         : false
[06/24 13:32:42    283s] (I)       allowPartitionCrossover: false
[06/24 13:32:42    283s] (I)       honorSingleEntry       : true
[06/24 13:32:42    283s] (I)       honorSingleEntryStrong : true
[06/24 13:32:42    283s] (I)       handleViaSpacingRule   : false
[06/24 13:32:42    283s] (I)       handleEolSpacingRule   : false
[06/24 13:32:42    283s] (I)       PDConstraint           : none
[06/24 13:32:42    283s] (I)       expBetterNDRHandling   : false
[06/24 13:32:42    283s] [NR-eGR] honorClockSpecNDR      : 0
[06/24 13:32:42    283s] (I)       routingEffortLevel     : 3
[06/24 13:32:42    283s] (I)       effortLevel            : standard
[06/24 13:32:42    283s] [NR-eGR] minRouteLayer          : 2
[06/24 13:32:42    283s] [NR-eGR] maxRouteLayer          : 127
[06/24 13:32:42    283s] (I)       relaxedTopLayerCeiling : 127
[06/24 13:32:42    283s] (I)       relaxedBottomLayerFloor: 2
[06/24 13:32:42    283s] (I)       numRowsPerGCell        : 4
[06/24 13:32:42    283s] (I)       speedUpLargeDesign     : 0
[06/24 13:32:42    283s] (I)       multiThreadingTA       : 1
[06/24 13:32:42    283s] (I)       blkAwareLayerSwitching : 1
[06/24 13:32:42    283s] (I)       optimizationMode       : false
[06/24 13:32:42    283s] (I)       routeSecondPG          : false
[06/24 13:32:42    283s] (I)       scenicRatioForLayerRelax: 0.00
[06/24 13:32:42    283s] (I)       detourLimitForLayerRelax: 0.00
[06/24 13:32:42    283s] (I)       punchThroughDistance   : 500.00
[06/24 13:32:42    283s] (I)       scenicBound            : 1.15
[06/24 13:32:42    283s] (I)       maxScenicToAvoidBlk    : 100.00
[06/24 13:32:42    283s] (I)       source-to-sink ratio   : 0.00
[06/24 13:32:42    283s] (I)       targetCongestionRatioH : 1.00
[06/24 13:32:42    283s] (I)       targetCongestionRatioV : 1.00
[06/24 13:32:42    283s] (I)       layerCongestionRatio   : 0.70
[06/24 13:32:42    283s] (I)       m1CongestionRatio      : 0.10
[06/24 13:32:42    283s] (I)       m2m3CongestionRatio    : 0.70
[06/24 13:32:42    283s] (I)       localRouteEffort       : 1.00
[06/24 13:32:42    283s] (I)       numSitesBlockedByOneVia: 8.00
[06/24 13:32:42    283s] (I)       supplyScaleFactorH     : 1.00
[06/24 13:32:42    283s] (I)       supplyScaleFactorV     : 1.00
[06/24 13:32:42    283s] (I)       highlight3DOverflowFactor: 0.00
[06/24 13:32:42    283s] (I)       doubleCutViaModelingRatio: 0.00
[06/24 13:32:42    283s] (I)       routeVias              : 
[06/24 13:32:42    283s] (I)       readTROption           : true
[06/24 13:32:42    283s] (I)       extraSpacingFactor     : 1.00
[06/24 13:32:42    283s] [NR-eGR] numTracksPerClockWire  : 0
[06/24 13:32:42    283s] (I)       routeSelectedNetsOnly  : false
[06/24 13:32:42    283s] (I)       clkNetUseMaxDemand     : false
[06/24 13:32:42    283s] (I)       extraDemandForClocks   : 0
[06/24 13:32:42    283s] (I)       steinerRemoveLayers    : false
[06/24 13:32:42    283s] (I)       demoteLayerScenicScale : 1.00
[06/24 13:32:42    283s] (I)       nonpreferLayerCostScale : 100.00
[06/24 13:32:42    283s] (I)       similarTopologyRoutingFast : false
[06/24 13:32:42    283s] (I)       spanningTreeRefinement : false
[06/24 13:32:42    283s] (I)       spanningTreeRefinementAlpha : 0.50
[06/24 13:32:42    283s] (I)       starting read tracks
[06/24 13:32:42    283s] (I)       build grid graph
[06/24 13:32:42    283s] (I)       build grid graph start
[06/24 13:32:42    283s] [NR-eGR] Layer1 has no routable track
[06/24 13:32:42    283s] [NR-eGR] Layer2 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer3 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer4 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer5 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer6 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer7 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer8 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer9 has single uniform track structure
[06/24 13:32:42    283s] [NR-eGR] Layer10 has single uniform track structure
[06/24 13:32:42    283s] (I)       build grid graph end
[06/24 13:32:42    283s] (I)       numViaLayers=10
[06/24 13:32:42    283s] (I)       Reading via VIA1_0_VV for layer: 0 
[06/24 13:32:42    283s] (I)       Reading via VIA2_0_VH for layer: 1 
[06/24 13:32:42    283s] (I)       Reading via VIA3_0_HV for layer: 2 
[06/24 13:32:42    283s] (I)       Reading via VIA4_0_VH for layer: 3 
[06/24 13:32:42    283s] (I)       Reading via VIA5_0_HV for layer: 4 
[06/24 13:32:42    283s] (I)       Reading via VIA6_0_VH for layer: 5 
[06/24 13:32:42    283s] (I)       Reading via VIA7_0_HV for layer: 6 
[06/24 13:32:42    283s] (I)       Reading via VIA8_0_VH for layer: 7 
[06/24 13:32:42    283s] (I)       Reading via RV_0_XX for layer: 8 
[06/24 13:32:42    283s] (I)       end build via table
[06/24 13:32:42    283s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/24 13:32:42    283s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/24 13:32:42    283s] (I)       readDataFromPlaceDB
[06/24 13:32:42    283s] (I)       Read net information..
[06/24 13:32:42    283s] [NR-eGR] Read numTotalNets=50517  numIgnoredNets=0
[06/24 13:32:42    283s] (I)       Read testcase time = 0.010 seconds
[06/24 13:32:42    283s] 
[06/24 13:32:42    283s] (I)       read default dcut vias
[06/24 13:32:42    283s] (I)       Reading via VIA1_0_X2H_HV for layer: 0 
[06/24 13:32:42    283s] (I)       Reading via VIA2_0_X2H_VH for layer: 1 
[06/24 13:32:42    283s] (I)       Reading via VIA3_0_X2H_HV for layer: 2 
[06/24 13:32:42    283s] (I)       Reading via VIA4_0_X2H_VH for layer: 3 
[06/24 13:32:42    283s] (I)       Reading via VIA5_0_X2H_HV for layer: 4 
[06/24 13:32:42    283s] (I)       Reading via VIA6_0_X2H_VH for layer: 5 
[06/24 13:32:42    283s] (I)       Reading via VIA7_0_X2H_HV for layer: 6 
[06/24 13:32:42    283s] (I)       Reading via VIA8_0_X2H_VH for layer: 7 
[06/24 13:32:42    283s] (I)       Reading via RV_0_X2H_XX for layer: 8 
[06/24 13:32:42    283s] (I)       build grid graph start
[06/24 13:32:42    283s] (I)       build grid graph end
[06/24 13:32:42    283s] (I)       Model blockage into capacity
[06/24 13:32:42    283s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[06/24 13:32:42    283s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer2 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer9 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       blocked area on Layer10 : 0  (0.00%)
[06/24 13:32:42    283s] (I)       Modeling time = 0.000 seconds
[06/24 13:32:42    283s] 
[06/24 13:32:42    283s] (I)       Number of ignored nets = 0
[06/24 13:32:42    283s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/24 13:32:42    283s] (I)       Number of clock nets = 771.  Ignored: No
[06/24 13:32:42    283s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/24 13:32:42    283s] (I)       Number of special nets = 0.  Ignored: Yes
[06/24 13:32:42    283s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/24 13:32:42    283s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/24 13:32:42    283s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/24 13:32:42    283s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/24 13:32:42    283s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/24 13:32:42    283s] [NR-eGR] There are 771 clock nets ( 0 with NDR ).
[06/24 13:32:42    283s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1423.7 MB
[06/24 13:32:42    283s] (I)       Ndr track 0 does not exist
[06/24 13:32:42    283s] (I)       Layer1  viaCost=300.00
[06/24 13:32:42    283s] (I)       Layer2  viaCost=100.00
[06/24 13:32:42    283s] (I)       Layer3  viaCost=100.00
[06/24 13:32:42    283s] (I)       Layer4  viaCost=100.00
[06/24 13:32:42    283s] (I)       Layer5  viaCost=100.00
[06/24 13:32:42    283s] (I)       Layer6  viaCost=100.00
[06/24 13:32:42    283s] (I)       Layer7  viaCost=200.00
[06/24 13:32:42    283s] (I)       Layer8  viaCost=100.00
[06/24 13:32:42    283s] (I)       Layer9  viaCost=600.00
[06/24 13:32:42    283s] (I)       ---------------------Grid Graph Info--------------------
[06/24 13:32:42    283s] (I)       routing area        :  (0, 0) - (986110, 984000)
[06/24 13:32:42    283s] (I)       core area           :  (0, 0) - (986110, 984000)
[06/24 13:32:42    283s] (I)       Site Width          :   400  (dbu)
[06/24 13:32:42    283s] (I)       Row Height          :  4800  (dbu)
[06/24 13:32:42    283s] (I)       GCell Width         : 19200  (dbu)
[06/24 13:32:42    283s] (I)       GCell Height        : 19200  (dbu)
[06/24 13:32:42    283s] (I)       grid                :    52    52    10
[06/24 13:32:42    283s] (I)       vertical capacity   :     0 19200     0 19200     0 19200     0 19200     0 19200
[06/24 13:32:42    283s] (I)       horizontal capacity :     0     0 19200     0 19200     0 19200     0 19200     0
[06/24 13:32:42    283s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[06/24 13:32:42    283s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[06/24 13:32:42    283s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 10000
[06/24 13:32:42    283s] (I)       First Track Coord   :     0   200   200   200   200   200   200   800   800  5000
[06/24 13:32:42    283s] (I)       Num tracks per GCell: 53.33 48.00 48.00 48.00 48.00 48.00 48.00 12.00 12.00  1.92
[06/24 13:32:42    283s] (I)       Total num of tracks :     0  2465  2460  2465  2460  2465  2460   616   615    98
[06/24 13:32:42    283s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/24 13:32:42    283s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/24 13:32:42    283s] (I)       --------------------------------------------------------
[06/24 13:32:42    283s] 
[06/24 13:32:42    283s] [NR-eGR] ============ Routing rule table ============
[06/24 13:32:42    283s] [NR-eGR] Rule id 0. Nets 50517 
[06/24 13:32:42    283s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/24 13:32:42    283s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=10000
[06/24 13:32:42    283s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:32:42    283s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:32:42    283s] [NR-eGR] ========================================
[06/24 13:32:42    283s] [NR-eGR] 
[06/24 13:32:42    283s] (I)       After initializing earlyGlobalRoute syMemory usage = 1423.7 MB
[06/24 13:32:42    283s] (I)       Loading and dumping file time : 0.27 seconds
[06/24 13:32:42    283s] (I)       ============= Initialization =============
[06/24 13:32:42    283s] (I)       numLocalWires=121102  numGlobalNetBranches=25391  numLocalNetBranches=35170
[06/24 13:32:42    283s] (I)       totalPins=151802  totalGlobalPin=56196 (37.02%)
[06/24 13:32:42    283s] (I)       total 2D Cap : 837408 = (415740 H, 421668 V)
[06/24 13:32:42    283s] (I)       ============  Phase 1a Route ============
[06/24 13:32:42    283s] (I)       Phase 1a runs 0.02 seconds
[06/24 13:32:42    283s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/24 13:32:42    283s] (I)       Usage: 70217 = (34429 H, 35788 V) = (8.28% H, 8.49% V) = (3.305e+05um H, 3.436e+05um V)
[06/24 13:32:42    283s] (I)       
[06/24 13:32:42    283s] (I)       ============  Phase 1b Route ============
[06/24 13:32:42    283s] (I)       Usage: 70217 = (34429 H, 35788 V) = (8.28% H, 8.49% V) = (3.305e+05um H, 3.436e+05um V)
[06/24 13:32:42    283s] (I)       
[06/24 13:32:42    283s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/24 13:32:42    283s] 
[06/24 13:32:42    283s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/24 13:32:42    283s] Finished Early Global Route rough congestion estimation: mem = 1423.7M
[06/24 13:32:42    283s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/24 13:32:42    283s] Congestion driven padding in post-place stage.
[06/24 13:32:43    283s] Congestion driven padding increases utilization from 0.815 to 0.815
[06/24 13:32:43    283s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1423.7M
[06/24 13:32:43    284s] Global placement CDP skipped at cutLevel 11.
[06/24 13:32:43    284s] Iteration 11: Total net bbox = 5.567e+05 (2.72e+05 2.85e+05)
[06/24 13:32:43    284s]               Est.  stn bbox = 8.366e+05 (4.04e+05 4.33e+05)
[06/24 13:32:43    284s]               cpu = 0:00:25.2 real = 0:00:25.0 mem = 1423.7M
[06/24 13:33:03    304s] nrCritNet: 0.13% ( 64 / 50646 ) cutoffSlk: 0.0ps stdDelay: 34.2ps
[06/24 13:33:04    304s] nrCritNet: 0.13% ( 64 / 50646 ) cutoffSlk: 0.0ps stdDelay: 34.2ps
[06/24 13:33:04    304s] Iteration 12: Total net bbox = 5.567e+05 (2.72e+05 2.85e+05)
[06/24 13:33:04    304s]               Est.  stn bbox = 8.366e+05 (4.04e+05 4.33e+05)
[06/24 13:33:04    304s]               cpu = 0:00:20.2 real = 0:00:21.0 mem = 1423.7M
[06/24 13:33:33    333s] Iteration 13: Total net bbox = 5.977e+05 (2.89e+05 3.09e+05)
[06/24 13:33:33    333s]               Est.  stn bbox = 8.734e+05 (4.19e+05 4.55e+05)
[06/24 13:33:33    333s]               cpu = 0:00:29.1 real = 0:00:29.0 mem = 1423.7M
[06/24 13:33:33    333s] Iteration 14: Total net bbox = 5.977e+05 (2.89e+05 3.09e+05)
[06/24 13:33:33    333s]               Est.  stn bbox = 8.734e+05 (4.19e+05 4.55e+05)
[06/24 13:33:33    333s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1423.7M
[06/24 13:33:33    333s] Iteration 15: Total net bbox = 5.977e+05 (2.89e+05 3.09e+05)
[06/24 13:33:33    333s]               Est.  stn bbox = 8.734e+05 (4.19e+05 4.55e+05)
[06/24 13:33:33    333s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1423.7M
[06/24 13:33:33    333s] *** cost = 5.977e+05 (2.89e+05 3.09e+05) (cpu for global=0:03:39) real=0:03:40***
[06/24 13:33:33    333s] Info: 770 clock gating cells identified, 258 (on average) moved 1806/7
[06/24 13:33:33    333s] Solver runtime cpu: 0:02:02 real: 0:02:01
[06/24 13:33:33    333s] Core Placement runtime cpu: 0:02:07 real: 0:02:10
[06/24 13:33:33    333s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/24 13:33:33    333s] Type 'man IMPSP-9025' for more detail.
[06/24 13:33:33    333s] #spOpts: N=65 mergeVia=F 
[06/24 13:33:33    333s] Core basic site is sc12_cln65lp
[06/24 13:33:33    333s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/24 13:33:33    333s] Mark StBox On SiteArr starts
[06/24 13:33:33    333s] Mark StBox On SiteArr ends
[06/24 13:33:33    333s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1423.7MB).
[06/24 13:33:33    333s] *** Starting refinePlace (0:05:34 mem=1423.7M) ***
[06/24 13:33:33    334s] Total net bbox length = 5.977e+05 (2.891e+05 3.086e+05) (ext = 7.057e+04)
[06/24 13:33:33    334s] # spcSbClkGt: 258
[06/24 13:33:33    334s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/24 13:33:33    334s] Starting refinePlace ...
[06/24 13:33:33    334s] default core: bins with density >  0.75 = 2.27 % ( 10 / 441 )
[06/24 13:33:33    334s] Density distribution unevenness ratio = 2.516%
[06/24 13:33:35    335s]   Spread Effort: high, standalone mode, useDDP on.
[06/24 13:33:35    335s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.4, real=0:00:02.0, mem=1423.7MB) @(0:05:34 - 0:05:36).
[06/24 13:33:35    335s] Move report: preRPlace moves 52884 insts, mean move: 0.76 um, max move: 5.65 um
[06/24 13:33:35    335s] 	Max move on inst (MidGap_DGWCLK/DGWCLK_gate_248): (211.94, 114.51) --> (210.40, 110.40)
[06/24 13:33:35    335s] 	Length: 17 sites, height: 1 rows, site name: sc12_cln65lp, cell type: PREICG_X0P5B_A12TR
[06/24 13:33:35    335s] wireLenOptFixPriorityInst 0 inst fixed
[06/24 13:33:35    335s] Placement tweakage begins.
[06/24 13:33:35    335s] wire length = 7.561e+05
[06/24 13:33:55    355s] wire length = 7.239e+05
[06/24 13:33:55    355s] Placement tweakage ends.
[06/24 13:33:55    355s] Move report: tweak moves 19709 insts, mean move: 2.45 um, max move: 45.20 um
[06/24 13:33:55    355s] 	Max move on inst (read_decoder/PostDec_41): (365.60, 381.60) --> (358.80, 343.20)
[06/24 13:33:55    355s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:20.2, real=0:00:20.0, mem=1404.8MB) @(0:05:36 - 0:05:56).
[06/24 13:33:57    357s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/24 13:33:57    357s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=1404.8MB) @(0:05:56 - 0:05:57).
[06/24 13:33:57    357s] Move report: Detail placement moves 52884 insts, mean move: 1.46 um, max move: 44.45 um
[06/24 13:33:57    357s] 	Max move on inst (read_decoder/PostDec_41): (365.54, 380.91) --> (358.80, 343.20)
[06/24 13:33:57    357s] 	Runtime: CPU: 0:00:23.4 REAL: 0:00:24.0 MEM: 1404.8MB
[06/24 13:33:57    357s] Statistics of distance of Instance movement in refine placement:
[06/24 13:33:57    357s]   maximum (X+Y) =        44.45 um
[06/24 13:33:57    357s]   inst (read_decoder/PostDec_41) with max move: (365.538, 380.913) -> (358.8, 343.2)
[06/24 13:33:57    357s]   mean    (X+Y) =         1.46 um
[06/24 13:33:57    357s] Total instances flipped for WireLenOpt: 2809
[06/24 13:33:57    357s] Total instances flipped, including legalization: 1
[06/24 13:33:57    357s] Summary Report:
[06/24 13:33:57    357s] Instances move: 52884 (out of 52885 movable)
[06/24 13:33:57    357s] Instances flipped: 1
[06/24 13:33:57    357s] Mean displacement: 1.46 um
[06/24 13:33:57    357s] Max displacement: 44.45 um (Instance: read_decoder/PostDec_41) (365.538, 380.913) -> (358.8, 343.2)
[06/24 13:33:57    357s] 	Length: 6 sites, height: 1 rows, site name: sc12_cln65lp, cell type: NOR3_X1A_A12TR
[06/24 13:33:57    357s] Total instances moved : 52884
[06/24 13:33:57    357s] Total net bbox length = 5.750e+05 (2.629e+05 3.121e+05) (ext = 7.030e+04)
[06/24 13:33:57    357s] Runtime: CPU: 0:00:23.5 REAL: 0:00:24.0 MEM: 1404.8MB
[06/24 13:33:57    357s] [CPU] RefinePlace/total (cpu=0:00:23.5, real=0:00:24.0, mem=1404.8MB) @(0:05:34 - 0:05:58).
[06/24 13:33:57    357s] *** Finished refinePlace (0:05:58 mem=1404.8M) ***
[06/24 13:33:57    357s] *** End of Placement (cpu=0:04:23, real=0:04:24, mem=1404.8M) ***
[06/24 13:33:57    357s] #spOpts: N=65 mergeVia=F 
[06/24 13:33:57    357s] Core basic site is sc12_cln65lp
[06/24 13:33:57    357s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/24 13:33:57    357s] Mark StBox On SiteArr starts
[06/24 13:33:57    357s] Mark StBox On SiteArr ends
[06/24 13:33:57    357s] default core: bins with density >  0.75 = 1.81 % ( 8 / 441 )
[06/24 13:33:57    357s] Density distribution unevenness ratio = 2.477%
[06/24 13:33:57    357s] *** Free Virtual Timing Model ...(mem=1404.8M)
[06/24 13:33:57    358s] Starting congestion repair ...
[06/24 13:33:57    358s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/24 13:33:57    358s] Starting Early Global Route congestion estimation: mem = 1390.1M
[06/24 13:33:57    358s] (I)       Reading DB...
[06/24 13:33:58    358s] (I)       before initializing RouteDB syMemory usage = 1390.1 MB
[06/24 13:33:58    358s] (I)       congestionReportName   : 
[06/24 13:33:58    358s] (I)       layerRangeFor2DCongestion : 
[06/24 13:33:58    358s] (I)       buildTerm2TermWires    : 1
[06/24 13:33:58    358s] (I)       doTrackAssignment      : 1
[06/24 13:33:58    358s] (I)       dumpBookshelfFiles     : 0
[06/24 13:33:58    358s] (I)       numThreads             : 1
[06/24 13:33:58    358s] (I)       bufferingAwareRouting  : false
[06/24 13:33:58    358s] [NR-eGR] honorMsvRouteConstraint: false
[06/24 13:33:58    358s] (I)       honorPin               : false
[06/24 13:33:58    358s] (I)       honorPinGuide          : true
[06/24 13:33:58    358s] (I)       honorPartition         : false
[06/24 13:33:58    358s] (I)       allowPartitionCrossover: false
[06/24 13:33:58    358s] (I)       honorSingleEntry       : true
[06/24 13:33:58    358s] (I)       honorSingleEntryStrong : true
[06/24 13:33:58    358s] (I)       handleViaSpacingRule   : false
[06/24 13:33:58    358s] (I)       handleEolSpacingRule   : false
[06/24 13:33:58    358s] (I)       PDConstraint           : none
[06/24 13:33:58    358s] (I)       expBetterNDRHandling   : false
[06/24 13:33:58    358s] [NR-eGR] honorClockSpecNDR      : 0
[06/24 13:33:58    358s] (I)       routingEffortLevel     : 3
[06/24 13:33:58    358s] (I)       effortLevel            : standard
[06/24 13:33:58    358s] [NR-eGR] minRouteLayer          : 2
[06/24 13:33:58    358s] [NR-eGR] maxRouteLayer          : 127
[06/24 13:33:58    358s] (I)       relaxedTopLayerCeiling : 127
[06/24 13:33:58    358s] (I)       relaxedBottomLayerFloor: 2
[06/24 13:33:58    358s] (I)       numRowsPerGCell        : 1
[06/24 13:33:58    358s] (I)       speedUpLargeDesign     : 0
[06/24 13:33:58    358s] (I)       multiThreadingTA       : 1
[06/24 13:33:58    358s] (I)       blkAwareLayerSwitching : 1
[06/24 13:33:58    358s] (I)       optimizationMode       : false
[06/24 13:33:58    358s] (I)       routeSecondPG          : false
[06/24 13:33:58    358s] (I)       scenicRatioForLayerRelax: 0.00
[06/24 13:33:58    358s] (I)       detourLimitForLayerRelax: 0.00
[06/24 13:33:58    358s] (I)       punchThroughDistance   : 500.00
[06/24 13:33:58    358s] (I)       scenicBound            : 1.15
[06/24 13:33:58    358s] (I)       maxScenicToAvoidBlk    : 100.00
[06/24 13:33:58    358s] (I)       source-to-sink ratio   : 0.00
[06/24 13:33:58    358s] (I)       targetCongestionRatioH : 1.00
[06/24 13:33:58    358s] (I)       targetCongestionRatioV : 1.00
[06/24 13:33:58    358s] (I)       layerCongestionRatio   : 0.70
[06/24 13:33:58    358s] (I)       m1CongestionRatio      : 0.10
[06/24 13:33:58    358s] (I)       m2m3CongestionRatio    : 0.70
[06/24 13:33:58    358s] (I)       localRouteEffort       : 1.00
[06/24 13:33:58    358s] (I)       numSitesBlockedByOneVia: 8.00
[06/24 13:33:58    358s] (I)       supplyScaleFactorH     : 1.00
[06/24 13:33:58    358s] (I)       supplyScaleFactorV     : 1.00
[06/24 13:33:58    358s] (I)       highlight3DOverflowFactor: 0.00
[06/24 13:33:58    358s] (I)       doubleCutViaModelingRatio: 0.00
[06/24 13:33:58    358s] (I)       routeVias              : 
[06/24 13:33:58    358s] (I)       readTROption           : true
[06/24 13:33:58    358s] (I)       extraSpacingFactor     : 1.00
[06/24 13:33:58    358s] [NR-eGR] numTracksPerClockWire  : 0
[06/24 13:33:58    358s] (I)       routeSelectedNetsOnly  : false
[06/24 13:33:58    358s] (I)       clkNetUseMaxDemand     : false
[06/24 13:33:58    358s] (I)       extraDemandForClocks   : 0
[06/24 13:33:58    358s] (I)       steinerRemoveLayers    : false
[06/24 13:33:58    358s] (I)       demoteLayerScenicScale : 1.00
[06/24 13:33:58    358s] (I)       nonpreferLayerCostScale : 100.00
[06/24 13:33:58    358s] (I)       similarTopologyRoutingFast : false
[06/24 13:33:58    358s] (I)       spanningTreeRefinement : false
[06/24 13:33:58    358s] (I)       spanningTreeRefinementAlpha : 0.50
[06/24 13:33:58    358s] (I)       starting read tracks
[06/24 13:33:58    358s] (I)       build grid graph
[06/24 13:33:58    358s] (I)       build grid graph start
[06/24 13:33:58    358s] [NR-eGR] Layer1 has no routable track
[06/24 13:33:58    358s] [NR-eGR] Layer2 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer3 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer4 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer5 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer6 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer7 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer8 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer9 has single uniform track structure
[06/24 13:33:58    358s] [NR-eGR] Layer10 has single uniform track structure
[06/24 13:33:58    358s] (I)       build grid graph end
[06/24 13:33:58    358s] (I)       numViaLayers=10
[06/24 13:33:58    358s] (I)       Reading via VIA1_0_VV for layer: 0 
[06/24 13:33:58    358s] (I)       Reading via VIA2_0_VH for layer: 1 
[06/24 13:33:58    358s] (I)       Reading via VIA3_0_HV for layer: 2 
[06/24 13:33:58    358s] (I)       Reading via VIA4_0_VH for layer: 3 
[06/24 13:33:58    358s] (I)       Reading via VIA5_0_HV for layer: 4 
[06/24 13:33:58    358s] (I)       Reading via VIA6_0_VH for layer: 5 
[06/24 13:33:58    358s] (I)       Reading via VIA7_0_HV for layer: 6 
[06/24 13:33:58    358s] (I)       Reading via VIA8_0_VH for layer: 7 
[06/24 13:33:58    358s] (I)       Reading via RV_0_XX for layer: 8 
[06/24 13:33:58    358s] (I)       end build via table
[06/24 13:33:58    358s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[06/24 13:33:58    358s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/24 13:33:58    358s] (I)       readDataFromPlaceDB
[06/24 13:33:58    358s] (I)       Read net information..
[06/24 13:33:58    358s] [NR-eGR] Read numTotalNets=50517  numIgnoredNets=0
[06/24 13:33:58    358s] (I)       Read testcase time = 0.010 seconds
[06/24 13:33:58    358s] 
[06/24 13:33:58    358s] (I)       read default dcut vias
[06/24 13:33:58    358s] (I)       Reading via VIA1_0_X2H_HV for layer: 0 
[06/24 13:33:58    358s] (I)       Reading via VIA2_0_X2H_VH for layer: 1 
[06/24 13:33:58    358s] (I)       Reading via VIA3_0_X2H_HV for layer: 2 
[06/24 13:33:58    358s] (I)       Reading via VIA4_0_X2H_VH for layer: 3 
[06/24 13:33:58    358s] (I)       Reading via VIA5_0_X2H_HV for layer: 4 
[06/24 13:33:58    358s] (I)       Reading via VIA6_0_X2H_VH for layer: 5 
[06/24 13:33:58    358s] (I)       Reading via VIA7_0_X2H_HV for layer: 6 
[06/24 13:33:58    358s] (I)       Reading via VIA8_0_X2H_VH for layer: 7 
[06/24 13:33:58    358s] (I)       Reading via RV_0_X2H_XX for layer: 8 
[06/24 13:33:58    358s] (I)       build grid graph start
[06/24 13:33:58    358s] (I)       build grid graph end
[06/24 13:33:58    358s] (I)       Model blockage into capacity
[06/24 13:33:58    358s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[06/24 13:33:58    358s] (I)       blocked area on Layer1 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer2 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer3 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer4 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer5 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer6 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer7 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer8 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer9 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       blocked area on Layer10 : 0  (0.00%)
[06/24 13:33:58    358s] (I)       Modeling time = 0.000 seconds
[06/24 13:33:58    358s] 
[06/24 13:33:58    358s] (I)       Number of ignored nets = 0
[06/24 13:33:58    358s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/24 13:33:58    358s] (I)       Number of clock nets = 771.  Ignored: No
[06/24 13:33:58    358s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/24 13:33:58    358s] (I)       Number of special nets = 0.  Ignored: Yes
[06/24 13:33:58    358s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/24 13:33:58    358s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/24 13:33:58    358s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/24 13:33:58    358s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/24 13:33:58    358s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/24 13:33:58    358s] [NR-eGR] There are 771 clock nets ( 0 with NDR ).
[06/24 13:33:58    358s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1390.1 MB
[06/24 13:33:58    358s] (I)       Ndr track 0 does not exist
[06/24 13:33:58    358s] (I)       Layer1  viaCost=300.00
[06/24 13:33:58    358s] (I)       Layer2  viaCost=100.00
[06/24 13:33:58    358s] (I)       Layer3  viaCost=100.00
[06/24 13:33:58    358s] (I)       Layer4  viaCost=100.00
[06/24 13:33:58    358s] (I)       Layer5  viaCost=100.00
[06/24 13:33:58    358s] (I)       Layer6  viaCost=100.00
[06/24 13:33:58    358s] (I)       Layer7  viaCost=200.00
[06/24 13:33:58    358s] (I)       Layer8  viaCost=100.00
[06/24 13:33:58    358s] (I)       Layer9  viaCost=600.00
[06/24 13:33:58    358s] (I)       ---------------------Grid Graph Info--------------------
[06/24 13:33:58    358s] (I)       routing area        :  (0, 0) - (986110, 984000)
[06/24 13:33:58    358s] (I)       core area           :  (0, 0) - (986110, 984000)
[06/24 13:33:58    358s] (I)       Site Width          :   400  (dbu)
[06/24 13:33:58    358s] (I)       Row Height          :  4800  (dbu)
[06/24 13:33:58    358s] (I)       GCell Width         :  4800  (dbu)
[06/24 13:33:58    358s] (I)       GCell Height        :  4800  (dbu)
[06/24 13:33:58    358s] (I)       grid                :   206   205    10
[06/24 13:33:58    358s] (I)       vertical capacity   :     0  4800     0  4800     0  4800     0  4800     0  4800
[06/24 13:33:58    358s] (I)       horizontal capacity :     0     0  4800     0  4800     0  4800     0  4800     0
[06/24 13:33:58    358s] (I)       Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[06/24 13:33:58    358s] (I)       Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[06/24 13:33:58    358s] (I)       Default pitch size  :   360   400   400   400   400   400   400  1600  1600 10000
[06/24 13:33:58    358s] (I)       First Track Coord   :     0   200   200   200   200   200   200   800   800  5000
[06/24 13:33:58    358s] (I)       Num tracks per GCell: 13.33 12.00 12.00 12.00 12.00 12.00 12.00  3.00  3.00  0.48
[06/24 13:33:58    358s] (I)       Total num of tracks :     0  2465  2460  2465  2460  2465  2460   616   615    98
[06/24 13:33:58    358s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/24 13:33:58    358s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/24 13:33:58    358s] (I)       --------------------------------------------------------
[06/24 13:33:58    358s] 
[06/24 13:33:58    358s] [NR-eGR] ============ Routing rule table ============
[06/24 13:33:58    358s] [NR-eGR] Rule id 0. Nets 50517 
[06/24 13:33:58    358s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/24 13:33:58    358s] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=400  L8=1600  L9=1600  L10=10000
[06/24 13:33:58    358s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:33:58    358s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/24 13:33:58    358s] [NR-eGR] ========================================
[06/24 13:33:58    358s] [NR-eGR] 
[06/24 13:33:58    358s] (I)       After initializing earlyGlobalRoute syMemory usage = 1390.1 MB
[06/24 13:33:58    358s] (I)       Loading and dumping file time : 0.31 seconds
[06/24 13:33:58    358s] (I)       ============= Initialization =============
[06/24 13:33:58    358s] (I)       totalPins=151802  totalGlobalPin=127490 (83.98%)
[06/24 13:33:58    358s] (I)       total 2D Cap : 3309315 = (1646970 H, 1662345 V)
[06/24 13:33:58    358s] [NR-eGR] Layer group 1: route 50517 net(s) in layer range [2, 10]
[06/24 13:33:58    358s] (I)       ============  Phase 1a Route ============
[06/24 13:33:58    358s] (I)       Phase 1a runs 0.07 seconds
[06/24 13:33:58    358s] (I)       Usage: 291056 = (137587 H, 153469 V) = (8.35% H, 9.23% V) = (3.302e+05um H, 3.683e+05um V)
[06/24 13:33:58    358s] (I)       
[06/24 13:33:58    358s] (I)       ============  Phase 1b Route ============
[06/24 13:33:58    358s] (I)       Usage: 291056 = (137587 H, 153469 V) = (8.35% H, 9.23% V) = (3.302e+05um H, 3.683e+05um V)
[06/24 13:33:58    358s] (I)       
[06/24 13:33:58    358s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.985344e+05um
[06/24 13:33:58    358s] (I)       ============  Phase 1c Route ============
[06/24 13:33:58    358s] (I)       Usage: 291056 = (137587 H, 153469 V) = (8.35% H, 9.23% V) = (3.302e+05um H, 3.683e+05um V)
[06/24 13:33:58    358s] (I)       
[06/24 13:33:58    358s] (I)       ============  Phase 1d Route ============
[06/24 13:33:58    358s] (I)       Usage: 291056 = (137587 H, 153469 V) = (8.35% H, 9.23% V) = (3.302e+05um H, 3.683e+05um V)
[06/24 13:33:58    358s] (I)       
[06/24 13:33:58    358s] (I)       ============  Phase 1e Route ============
[06/24 13:33:58    358s] (I)       Phase 1e runs 0.00 seconds
[06/24 13:33:58    358s] (I)       Usage: 291056 = (137587 H, 153469 V) = (8.35% H, 9.23% V) = (3.302e+05um H, 3.683e+05um V)
[06/24 13:33:58    358s] (I)       
[06/24 13:33:58    358s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.985344e+05um
[06/24 13:33:58    358s] [NR-eGR] 
[06/24 13:33:58    358s] (I)       ============  Phase 1l Route ============
[06/24 13:33:58    358s] (I)       Phase 1l runs 0.16 seconds
[06/24 13:33:58    358s] (I)       
[06/24 13:33:58    358s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/24 13:33:58    358s] [NR-eGR]                OverCon            
[06/24 13:33:58    358s] [NR-eGR]                 #Gcell     %Gcell
[06/24 13:33:58    358s] [NR-eGR] Layer              (0)    OverCon 
[06/24 13:33:58    358s] [NR-eGR] ------------------------------------
[06/24 13:33:58    358s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] ------------------------------------
[06/24 13:33:58    358s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[06/24 13:33:58    358s] [NR-eGR] 
[06/24 13:33:58    358s] (I)       Total Global Routing Runtime: 0.36 seconds
[06/24 13:33:58    358s] (I)       total 2D Cap : 3309315 = (1646970 H, 1662345 V)
[06/24 13:33:58    358s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/24 13:33:58    358s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/24 13:33:58    358s] Early Global Route congestion estimation runtime: 0.70 seconds, mem = 1390.1M
[06/24 13:33:58    358s] [hotspot] +------------+---------------+---------------+
[06/24 13:33:58    358s] [hotspot] |            |   max hotspot | total hotspot |
[06/24 13:33:58    358s] [hotspot] +------------+---------------+---------------+
[06/24 13:33:58    358s] [hotspot] | normalized |          0.00 |          0.00 |
[06/24 13:33:58    358s] [hotspot] +------------+---------------+---------------+
[06/24 13:33:58    358s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/24 13:33:58    358s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/24 13:33:58    358s] Skipped repairing congestion.
[06/24 13:33:58    358s] Starting Early Global Route wiring: mem = 1390.1M
[06/24 13:33:58    358s] (I)       ============= track Assignment ============
[06/24 13:33:58    358s] (I)       extract Global 3D Wires
[06/24 13:33:58    358s] (I)       Extract Global WL : time=0.01
[06/24 13:33:58    358s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[06/24 13:33:58    358s] (I)       Initialization real time=0.00 seconds
[06/24 13:33:58    358s] (I)       Run Multi-thread track assignment
[06/24 13:33:58    359s] (I)       merging nets...
[06/24 13:33:58    359s] (I)       merging nets done
[06/24 13:33:59    359s] (I)       Kernel real time=0.52 seconds
[06/24 13:33:59    359s] (I)       End Greedy Track Assignment
[06/24 13:33:59    359s] [NR-eGR] --------------------------------------------------------------------------
[06/24 13:33:59    359s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151802
[06/24 13:33:59    359s] [NR-eGR] Layer2(M2)(V) length: 3.194006e+05um, number of vias: 202275
[06/24 13:33:59    359s] [NR-eGR] Layer3(M3)(H) length: 3.181058e+05um, number of vias: 2431
[06/24 13:33:59    359s] [NR-eGR] Layer4(M4)(V) length: 6.801111e+04um, number of vias: 438
[06/24 13:33:59    359s] [NR-eGR] Layer5(M5)(H) length: 1.716520e+04um, number of vias: 18
[06/24 13:33:59    359s] [NR-eGR] Layer6(M6)(V) length: 1.877800e+03um, number of vias: 0
[06/24 13:33:59    359s] [NR-eGR] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[06/24 13:33:59    359s] [NR-eGR] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[06/24 13:33:59    359s] [NR-eGR] Layer9(M9)(H) length: 0.000000e+00um, number of vias: 0
[06/24 13:33:59    359s] [NR-eGR] Layer10(AP)(V) length: 0.000000e+00um, number of vias: 0
[06/24 13:33:59    359s] [NR-eGR] Total length: 7.245605e+05um, number of vias: 356964
[06/24 13:33:59    359s] [NR-eGR] --------------------------------------------------------------------------
[06/24 13:33:59    359s] [NR-eGR] Total clock nets wire length: 1.097738e+05um 
[06/24 13:33:59    359s] [NR-eGR] --------------------------------------------------------------------------
[06/24 13:33:59    359s] Early Global Route wiring runtime: 0.86 seconds, mem = 1250.2M
[06/24 13:33:59    359s] End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
[06/24 13:33:59    359s] *** Finishing placeDesign default flow ***
[06/24 13:33:59    359s] **placeDesign ... cpu = 0: 5: 1, real = 0: 5: 3, mem = 1242.1M **
[06/24 13:34:00    360s] 
[06/24 13:34:00    360s] *** Summary of all messages that are not suppressed in this session:
[06/24 13:34:00    360s] Severity  ID               Count  Summary                                  
[06/24 13:34:00    360s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/24 13:34:00    360s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/24 13:34:00    360s] *** Message Summary: 2 warning(s), 0 error(s)
[06/24 13:34:00    360s] 
[06/24 14:03:33    482s] <CMD> setLayerPreference allM1 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM2 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM3 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM4 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM5Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM5 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM6Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM6 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM7Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM7 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM8Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM8 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM9Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM9 -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM10Cont -isVisible 0
[06/24 14:03:33    482s] <CMD> setLayerPreference allM10 -isVisible 0
[06/24 14:03:46    484s] <CMD> fit
[06/24 14:03:57    485s] <CMD> selectInst bitslice_59/MemoryLatch_reg_191
[06/24 14:03:57    485s] Set RLRP Inst: bitslice_59/MemoryLatch_reg_191
[06/24 14:03:58    486s] <CMD> deselectAll
[06/24 14:04:10    487s] <CMD> selectInst bitslice_59/MemoryLatch_reg_191
[06/24 14:04:10    487s] Set RLRP Inst: bitslice_59/MemoryLatch_reg_191
[06/24 14:04:12    487s] <CMD> deselectAll
[06/24 14:04:12    487s] <CMD> selectInst bitslice_59/MemoryLatch_reg_191
[06/24 14:04:12    487s] Set RLRP Inst: bitslice_59/MemoryLatch_reg_191
[06/24 14:04:13    487s] <CMD> deselectAll
[06/24 14:04:19    487s] <CMD> panPage 0 -1
[06/24 14:04:26    488s] <CMD> selectInst bitslice_51/MemoryLatch_reg_187
[06/24 14:04:26    488s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_187
[06/24 14:04:39    489s] <CMD> deselectAll
[06/24 14:04:40    490s] <CMD> selectInst bitslice_51/MemoryLatch_reg_187
[06/24 14:04:40    490s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_187
[06/24 14:04:43    490s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_187
[06/24 14:05:11    492s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_187
[06/24 14:05:19    493s] <CMD> deselectAll
[06/24 14:05:25    494s] <CMD> selectInst bitslice_51/MemoryLatch_reg_187
[06/24 14:05:25    494s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_187
[06/24 14:05:27    494s] <CMD> deleteSelectedFromFPlan
[06/24 14:05:27    494s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_187
[06/24 14:05:28    494s] <CMD> deselectAll
[06/24 14:05:28    494s] <CMD> selectInst bitslice_51/MemoryLatch_reg_186
[06/24 14:05:28    494s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:05:30    494s] <CMD> uiSetTool move
[06/24 14:05:32    494s] <CMD> setObjFPlanBox Instance bitslice_51/MemoryLatch_reg_186 97.6175 383.81 100.0175 386.21
[06/24 14:05:32    494s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:05:43    495s] <CMD> setLayerPreference allM1 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM2 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM3 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM4 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM5 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM6 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM7 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM8Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM8 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM9Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM9 -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM10Cont -isVisible 1
[06/24 14:05:43    495s] <CMD> setLayerPreference allM10 -isVisible 1
[06/24 14:05:44    495s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:05:48    496s] <CMD> setObjFPlanBox Instance bitslice_51/MemoryLatch_reg_186 92.1195 384.0185 94.5195 386.4185
[06/24 14:05:48    496s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:14    498s] <CMD> setObjFPlanBox Instance bitslice_51/MemoryLatch_reg_186 92.218 384.045 94.618 386.445
[06/24 14:06:14    498s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:22    499s] <CMD> setLayerPreference allM1 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM2 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM3 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM4 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM5Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM5 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM6Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM6 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM7Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM7 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM8Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM8 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM9Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM9 -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM10Cont -isVisible 0
[06/24 14:06:22    499s] <CMD> setLayerPreference allM10 -isVisible 0
[06/24 14:06:22    499s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:25    499s] <CMD> setObjFPlanBox Instance bitslice_51/MemoryLatch_reg_186 92.571 383.0955 94.971 385.4955
[06/24 14:06:25    499s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:26    499s] <CMD> setLayerPreference allM1 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM2 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM3 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM4 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM5 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM6 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM7 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM8Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM8 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM9Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM9 -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM10Cont -isVisible 1
[06/24 14:06:26    499s] <CMD> setLayerPreference allM10 -isVisible 1
[06/24 14:06:26    500s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:27    500s] <CMD> deselectAll
[06/24 14:06:27    500s] <CMD> selectInst bitslice_59/MemoryLatch_reg_186
[06/24 14:06:27    500s] Set RLRP Inst: bitslice_59/MemoryLatch_reg_186
[06/24 14:06:29    500s] <CMD> setObjFPlanBox Instance bitslice_59/MemoryLatch_reg_186 95.809 386.237 98.209 388.637
[06/24 14:06:29    500s] Set RLRP Inst: bitslice_59/MemoryLatch_reg_186
[06/24 14:06:34    501s] <CMD> deselectAll
[06/24 14:06:34    501s] <CMD> selectInst bitslice_51/MemoryLatch_reg_186
[06/24 14:06:34    501s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:37    501s] <CMD> uiSetTool select
[06/24 14:06:39    501s] <CMD> deselectAll
[06/24 14:06:40    502s] <CMD> selectInst bitslice_51/MemoryLatch_reg_186
[06/24 14:06:40    502s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:41    502s] Set RLRP Inst: bitslice_51/MemoryLatch_reg_186
[06/24 14:06:51    502s] <CMD> deselectAll
[06/24 14:06:58    503s] <CMD> refinePlace
[06/24 14:06:58    503s] #spOpts: N=65 
[06/24 14:06:58    503s] Core basic site is sc12_cln65lp
[06/24 14:06:58    503s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/24 14:06:58    503s] Mark StBox On SiteArr starts
[06/24 14:06:58    503s] Mark StBox On SiteArr ends
[06/24 14:06:58    503s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1386.3MB).
[06/24 14:06:58    503s] *** Starting refinePlace (0:08:24 mem=1386.3M) ***
[06/24 14:06:58    503s] Total net bbox length = 5.750e+05 (2.629e+05 3.121e+05) (ext = 7.030e+04)
[06/24 14:06:58    503s] Starting refinePlace ...
[06/24 14:06:59    504s] default core: bins with density >  0.75 = 1.81 % ( 8 / 441 )
[06/24 14:06:59    504s] Density distribution unevenness ratio = 2.474%
[06/24 14:06:59    504s]   Spread Effort: high, standalone mode, useDDP on.
[06/24 14:06:59    504s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1395.2MB) @(0:08:24 - 0:08:24).
[06/24 14:06:59    504s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/24 14:06:59    504s] wireLenOptFixPriorityInst 0 inst fixed
[06/24 14:07:00    505s] Move report: legalization moves 3 insts, mean move: 1.07 um, max move: 2.40 um
[06/24 14:07:00    505s] 	Max move on inst (welltap_stripe_5/welltap_231): (97.80, 386.40) --> (95.40, 386.40)
[06/24 14:07:00    505s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1395.2MB) @(0:08:24 - 0:08:25).
[06/24 14:07:00    505s] Move report: Detail placement moves 3 insts, mean move: 1.07 um, max move: 2.40 um
[06/24 14:07:00    505s] 	Max move on inst (welltap_stripe_5/welltap_231): (97.80, 386.40) --> (95.40, 386.40)
[06/24 14:07:00    505s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1395.2MB
[06/24 14:07:00    505s] Statistics of distance of Instance movement in refine placement:
[06/24 14:07:00    505s]   maximum (X+Y) =         2.40 um
[06/24 14:07:00    505s]   inst (welltap_stripe_5/welltap_231) with max move: (97.8, 386.4) -> (95.4, 386.4)
[06/24 14:07:00    505s]   mean    (X+Y) =         1.07 um
[06/24 14:07:00    505s] Summary Report:
[06/24 14:07:00    505s] Instances move: 3 (out of 52884 movable)
[06/24 14:07:00    505s] Instances flipped: 0
[06/24 14:07:00    505s] Mean displacement: 1.07 um
[06/24 14:07:00    505s] Max displacement: 2.40 um (Instance: welltap_stripe_5/welltap_231) (97.8, 386.4) -> (95.4, 386.4)
[06/24 14:07:00    505s] 	Length: 2 sites, height: 1 rows, site name: sc12_cln65lp, cell type: WELLANTENNATIEPW2_A12TR
[06/24 14:07:00    505s] Total instances moved : 3
[06/24 14:07:00    505s] Total net bbox length = 5.750e+05 (2.629e+05 3.121e+05) (ext = 7.030e+04)
[06/24 14:07:00    505s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1395.2MB
[06/24 14:07:00    505s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1395.2MB) @(0:08:24 - 0:08:25).
[06/24 14:07:00    505s] *** Finished refinePlace (0:08:25 mem=1395.2M) ***
[06/24 14:07:00    505s] #spOpts: N=65 
[06/24 14:07:00    505s] Core basic site is sc12_cln65lp
[06/24 14:07:00    505s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/24 14:07:00    505s] Mark StBox On SiteArr starts
[06/24 14:07:00    505s] Mark StBox On SiteArr ends
[06/24 14:07:00    505s] default core: bins with density >  0.75 = 1.81 % ( 8 / 441 )
[06/24 14:07:00    505s] Density distribution unevenness ratio = 2.474%
[06/24 14:07:08    506s] <CMD> setLayerPreference allM1 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM2 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM3 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM4 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM5Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM5 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM6Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM6 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM7Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM7 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM8Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM8 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM9Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM9 -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM10Cont -isVisible 0
[06/24 14:07:08    506s] <CMD> setLayerPreference allM10 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM1 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM2 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM3 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM4 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM5 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM6 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM7 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM8Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM8 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM9Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM9 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM10Cont -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM10 -isVisible 1
[06/24 14:07:09    506s] <CMD> setLayerPreference allM1 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM2 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM3 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM4 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM5Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM5 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM6Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM6 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM7Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM7 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM8Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM8 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM9Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM9 -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM10Cont -isVisible 0
[06/24 14:07:09    506s] <CMD> setLayerPreference allM10 -isVisible 0
[06/24 14:07:10    506s] <CMD> setLayerPreference allM1 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM2 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM3 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM4 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM5 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM6 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM7 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM8Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM8 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM9Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM9 -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM10Cont -isVisible 1
[06/24 14:07:10    506s] <CMD> setLayerPreference allM10 -isVisible 1
[06/24 14:07:11    506s] <CMD> setLayerPreference allM1 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM2 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM3 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM4 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM5Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM5 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM6Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM6 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM7Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM7 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM8Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM8 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM9Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM9 -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM10Cont -isVisible 0
[06/24 14:07:11    506s] <CMD> setLayerPreference allM10 -isVisible 0
[06/24 14:07:12    506s] <CMD> setLayerPreference allM1 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM2Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM2 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM3Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM3 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM4Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM4 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM5Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM5 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM6Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM6 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM7Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM7 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM8Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM8 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM9Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM9 -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM10Cont -isVisible 1
[06/24 14:07:12    506s] <CMD> setLayerPreference allM10 -isVisible 1
[06/24 14:07:13    506s] <CMD> setLayerPreference allM1 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM2Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM2 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM3Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM3 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM4Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM4 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM5Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM5 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM6Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM6 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM7Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM7 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM8Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM8 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM9Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM9 -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM10Cont -isVisible 0
[06/24 14:07:13    506s] <CMD> setLayerPreference allM10 -isVisible 0
[06/24 14:07:54    510s] <CMD> checkPlace
[06/24 14:07:54    510s] #spOpts: N=65 
[06/24 14:07:54    510s] Core basic site is sc12_cln65lp
[06/24 14:07:54    510s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/24 14:07:54    510s] Mark StBox On SiteArr starts
[06/24 14:07:54    510s] Mark StBox On SiteArr ends
[06/24 14:07:54    510s] Begin checking placement ... (start mem=1395.2M, init mem=1395.2M)
[06/24 14:07:55    511s] *info: Placed = 52884         
[06/24 14:07:55    511s] *info: Unplaced = 1           
[06/24 14:07:55    511s] Placement Density:68.39%(165876/242556)
[06/24 14:07:55    511s] Placement Density (including fixed std cells):68.39%(165876/242556)
[06/24 14:07:55    511s] Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.5; mem=1395.2M)
[06/24 14:08:14    512s] <CMD> panPage 0 -1
[06/24 14:08:15    512s] <CMD> panPage 0 1
[06/24 14:08:16    512s] <CMD> panPage 0 -1
[06/24 14:08:16    512s] <CMD> panPage 0 1
[06/24 14:08:20    513s] <CMD> selectInst welltap_stripe_1/welltap_246
[06/24 14:08:20    513s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:21    513s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:21    513s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:21    513s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:22    513s] <CMD> panPage 0 -1
[06/24 14:08:22    513s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:24    513s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:25    514s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:26    514s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:27    514s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:27    514s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:28    514s] Set RLRP Inst: welltap_stripe_1/welltap_246
[06/24 14:08:28    514s] <CMD> deselectAll
[06/24 14:09:27    518s] 
[06/24 14:09:27    518s] *** Memory Usage v#1 (Current mem = 1380.785M, initial mem = 167.637M) ***
[06/24 14:09:27    518s] 
[06/24 14:09:27    518s] *** Summary of all messages that are not suppressed in this session:
[06/24 14:09:27    518s] Severity  ID               Count  Summary                                  
[06/24 14:09:27    518s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[06/24 14:09:27    518s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/24 14:09:27    518s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/24 14:09:27    518s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[06/24 14:09:27    518s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/24 14:09:27    518s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[06/24 14:09:27    518s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[06/24 14:09:27    518s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/24 14:09:27    518s] *** Message Summary: 7 warning(s), 28 error(s)
[06/24 14:09:27    518s] 
[06/24 14:09:27    518s] --- Ending "Innovus" (totcpu=0:08:39, real=0:47:52, mem=1380.8M) ---
