--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock unbuf_clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
rstb          |    9.240(R)|      SLOW  |   -2.144(R)|      FAST  |cclk              |   0.000|
              |    9.785(R)|      SLOW  |   -0.401(R)|      FAST  |tft_clk_buf       |   0.000|
touch_data_out|    7.096(R)|      SLOW  |   -2.750(R)|      FAST  |cclk              |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock unbuf_clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
tft_backlight|        13.091(R)|      SLOW  |         4.646(R)|      FAST  |cclk              |   0.000|
tft_blue<0>  |         6.751(R)|      SLOW  |         2.715(R)|      FAST  |cclk              |   0.000|
tft_blue<1>  |         6.461(R)|      SLOW  |         2.526(R)|      FAST  |cclk              |   0.000|
tft_blue<2>  |         7.035(R)|      SLOW  |         2.898(R)|      FAST  |cclk              |   0.000|
tft_blue<3>  |         6.774(R)|      SLOW  |         2.716(R)|      FAST  |cclk              |   0.000|
tft_blue<4>  |         7.446(R)|      SLOW  |         3.155(R)|      FAST  |cclk              |   0.000|
tft_blue<5>  |         7.699(R)|      SLOW  |         3.300(R)|      FAST  |cclk              |   0.000|
tft_blue<6>  |         7.671(R)|      SLOW  |         3.272(R)|      FAST  |cclk              |   0.000|
tft_blue<7>  |         7.065(R)|      SLOW  |         2.901(R)|      FAST  |cclk              |   0.000|
tft_clk      |         5.427(R)|      SLOW  |         1.936(R)|      FAST  |tft_clk_buf       |   0.000|
             |         5.365(R)|      SLOW  |         1.870(R)|      FAST  |tft_clk_buf_n     |   0.000|
tft_data_ena |        11.541(R)|      SLOW  |         3.647(R)|      FAST  |tft_clk_buf       |   0.000|
tft_display  |         5.370(R)|      SLOW  |         1.874(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<0> |         7.386(R)|      SLOW  |         3.129(R)|      FAST  |cclk              |   0.000|
tft_green<1> |         7.141(R)|      SLOW  |         3.002(R)|      FAST  |cclk              |   0.000|
tft_green<2> |         7.570(R)|      SLOW  |         3.227(R)|      FAST  |cclk              |   0.000|
tft_green<3> |         7.176(R)|      SLOW  |         3.015(R)|      FAST  |cclk              |   0.000|
tft_green<4> |         6.900(R)|      SLOW  |         2.820(R)|      FAST  |cclk              |   0.000|
tft_green<5> |         6.490(R)|      SLOW  |         2.562(R)|      FAST  |cclk              |   0.000|
tft_green<6> |         6.629(R)|      SLOW  |         2.615(R)|      FAST  |cclk              |   0.000|
tft_green<7> |         6.325(R)|      SLOW  |         2.476(R)|      FAST  |cclk              |   0.000|
tft_red<0>   |         7.490(R)|      SLOW  |         3.177(R)|      FAST  |cclk              |   0.000|
tft_red<1>   |         7.082(R)|      SLOW  |         2.942(R)|      FAST  |cclk              |   0.000|
tft_red<2>   |         7.265(R)|      SLOW  |         3.023(R)|      FAST  |cclk              |   0.000|
tft_red<3>   |         7.215(R)|      SLOW  |         2.989(R)|      FAST  |cclk              |   0.000|
tft_red<4>   |         7.081(R)|      SLOW  |         2.940(R)|      FAST  |cclk              |   0.000|
tft_red<5>   |         7.491(R)|      SLOW  |         3.198(R)|      FAST  |cclk              |   0.000|
tft_red<6>   |         6.751(R)|      SLOW  |         2.757(R)|      FAST  |cclk              |   0.000|
tft_red<7>   |         6.896(R)|      SLOW  |         2.870(R)|      FAST  |cclk              |   0.000|
tft_vdd      |        10.111(R)|      SLOW  |         4.346(R)|      FAST  |tft_clk_buf       |   0.000|
touch_clk    |         7.947(R)|      SLOW  |         3.374(R)|      FAST  |cclk              |   0.000|
touch_data_in|         7.978(R)|      SLOW  |         3.331(R)|      FAST  |cclk              |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock unbuf_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
unbuf_clk      |    4.884|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |tft_backlight  |   20.232|
switch<1>      |tft_backlight  |   20.821|
switch<2>      |tft_backlight  |   20.718|
switch<3>      |tft_backlight  |   15.763|
switch<4>      |tft_backlight  |   13.978|
switch<5>      |tft_backlight  |   15.076|
switch<6>      |tft_backlight  |   14.298|
switch<7>      |tft_backlight  |   16.877|
---------------+---------------+---------+


Analysis completed Sun Dec 09 23:07:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



