#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 21 11:54:50 2023
# Process ID: 12968
# Current directory: D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent280 D:\Bhavi\Bhavi\Rev_Gate\Rev_Gate\Rev_Gate.xpr
# Log file: D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/vivado.log
# Journal file: D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate\vivado.jou
# Running On: DESKTOP-HNDTPBV, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 2, Host memory: 16545 MB
#-----------------------------------------------------------
start_gui
open_project D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.055 ; gain = 252.914
update_compile_order -fileset sources_1
close [ open D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v w ]
add_files D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v w ]
add_files -fileset sim_1 D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v
update_compile_order -fileset sim_1
set_property top mul4test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mul4test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
WARNING: [VRFC 10-8497] literal value 'd23 truncated to fit in 4 bits [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul4test_behav -key {Behavioral:sim_1:Functional:mul4test} -tclbatch {mul4test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mul4test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 0111, y = 0011 , product = 00001111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul4test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1138.129 ; gain = 32.129
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mul4test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00011100
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.129 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1001, y = 0011 , product = 00011011
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.129 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00011100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1138.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mul4test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul4test_behav -key {Behavioral:sim_1:Functional:mul4test} -tclbatch {mul4test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mul4test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00011100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul4test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.082 ; gain = 2.180
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00100100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.555 ; gain = 3.473
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: alu4bit
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
WARNING: [Device 21-9] Clock region file  is not available
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2476.750 ; gain = 341.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu4bit' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'r0' does not match port width (1) of module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
WARNING: [Synth 8-6104] Input port 'cout' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'dxor' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNOT' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNOT' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dxor' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:66]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:67]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:68]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu4bit' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'Func0/r1' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'Func0/r2' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'Func0/r3' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2552.305 ; gain = 417.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2559.422 ; gain = 424.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2559.422 ; gain = 424.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2559.422 ; gain = 0.000
WARNING: [Netlist 29-1115] Found multi-term driver net: <const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2858.098 ; gain = 723.145
17 Infos, 8 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2858.098 ; gain = 1713.246
close_design
set_property top mul4bits [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: mul4bits
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2894.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul4bits' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:41]
INFO: [Synth 8-6157] synthesizing module 'alu4bit' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'r0' does not match port width (1) of module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
WARNING: [Synth 8-6104] Input port 'cout' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'dxor' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNOT' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNOT' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dxor' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:66]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:67]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:68]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu4bit' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:42]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:43]
INFO: [Synth 8-6155] done synthesizing module 'mul4bits' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r1' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r2' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r3' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
WARNING: [Synth 8-3848] Net f[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net cout in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2894.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2894.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2894.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2894.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2894.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2894.465 ; gain = 0.000
18 Infos, 13 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2894.465 ; gain = 0.000
close_design
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00100100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2929.953 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: mul4bits
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2929.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul4bits' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:41]
INFO: [Synth 8-6157] synthesizing module 'alu4bit' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'r0' does not match port width (1) of module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
WARNING: [Synth 8-6104] Input port 'cout' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'dxor' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNOT' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNOT' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dxor' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:66]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:67]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:68]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu4bit' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:42]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:48]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mul4bits' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r1' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r2' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r3' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
WARNING: [Synth 8-3848] Net f[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net cout in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:34]
WARNING: [Synth 8-3848] Net garbage[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2929.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2929.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2929.953 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2929.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2929.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2929.953 ; gain = 0.000
18 Infos, 21 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2929.953 ; gain = 0.000
close_design
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00100100
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2939.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00100100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.238 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: mul4bits
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul4bits' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:38]
INFO: [Synth 8-6157] synthesizing module 'alu4bit' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'r0' does not match port width (1) of module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
WARNING: [Synth 8-6104] Input port 'cout' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'dxor' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNOT' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNOT' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dxor' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:66]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:67]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:68]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu4bit' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mul4bits' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r1' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r2' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r3' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
WARNING: [Synth 8-3848] Net a[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net f[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net cout in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:34]
WARNING: [Synth 8-3848] Net a[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net a[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net a[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net garbage[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2939.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2939.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2939.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2939.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2942.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2954.949 ; gain = 15.711
18 Infos, 25 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2954.949 ; gain = 15.711
set_property top FuncGen [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: FuncGen
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3017.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3017.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3017.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3017.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3017.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3017.539 ; gain = 0.000
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3017.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mul4test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul4test_behav -key {Behavioral:sim_1:Functional:mul4test} -tclbatch {mul4test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mul4test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00100100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul4test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3040.723 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul4test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mul4test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul4test_behav xil_defaultlib.mul4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'r0' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Toffoli
Compiling module xil_defaultlib.Toffoli_4x4
Compiling module xil_defaultlib.FuncGen
Compiling module xil_defaultlib.CNOT
Compiling module xil_defaultlib.dxor
Compiling module xil_defaultlib.alu4bit
Compiling module xil_defaultlib.mul4bits
Compiling module xil_defaultlib.mul4test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul4test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
                   0x = 0000, y = 0001 , product = 00000000
                  10x = 0010, y = 0110 , product = 00001100
                  20x = 0110, y = 1000 , product = 00110000
                  30x = 1100, y = 0011 , product = 00100100
$finish called at time : 40 ns : File "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" Line 35
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.141 ; gain = 0.332
set_property top mul4bits [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: mul4bits
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul4bits' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:38]
INFO: [Synth 8-6157] synthesizing module 'alu4bit' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'r0' does not match port width (1) of module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
WARNING: [Synth 8-6104] Input port 'cout' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'dxor' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNOT' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNOT' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dxor' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:66]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:67]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:68]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu4bit' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mul4bits' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r1' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r2' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r3' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
WARNING: [Synth 8-3848] Net a[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net f[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net cout in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:34]
WARNING: [Synth 8-3848] Net a[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net a[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net a[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net garbage[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3048.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3048.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3048.836 ; gain = 0.000
18 Infos, 25 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3048.836 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xck26-sfvc784-2LV-c
Top: mul4bits
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bnot', assumed default net type 'wire' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3100.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mul4bits' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:38]
INFO: [Synth 8-6157] synthesizing module 'alu4bit' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v:23]
INFO: [Synth 8-6157] synthesizing module 'Toffoli_4x4' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Toffoli_4x4' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FuncGen' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'r0' does not match port width (1) of module 'FuncGen' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:37]
WARNING: [Synth 8-6104] Input port 'cout' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:64]
INFO: [Synth 8-6157] synthesizing module 'dxor' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
INFO: [Synth 8-6157] synthesizing module 'CNOT' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CNOT' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dxor' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v:23]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:66]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:67]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:68]
WARNING: [Synth 8-6104] Input port 'f' has an internal driver [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:69]
INFO: [Synth 8-6155] done synthesizing module 'alu4bit' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mul4bits' (0#1) [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r1' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r2' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 1st driver pin 'alu4bit:/Func0/r3' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 with 2nd driver pin 'GND' [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v-38.12 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v:38]
WARNING: [Synth 8-3848] Net a[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net f[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net f[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:35]
WARNING: [Synth 8-3848] Net cout in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:34]
WARNING: [Synth 8-3848] Net a[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net a[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net a[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:33]
WARNING: [Synth 8-3848] Net garbage[3] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[2] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[1] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
WARNING: [Synth 8-3848] Net garbage[0] in module/entity mul4bits does not have driver. [D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3100.598 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3100.598 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3100.598 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3100.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3100.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3100.598 ; gain = 0.000
18 Infos, 25 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3100.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 18:24:21 2023...
