// Seed: 3534454300
module module_0 (
    input tri  id_0,
    input wand id_1
);
  assign id_3 = id_1;
  integer id_5 = id_3;
  supply0 id_6 = 1 ^ -1;
  wire id_7, id_8;
  assign id_5 = id_5;
  logic [7:0] id_9;
  always $display(1'h0);
  assign id_3 = 1;
  assign id_8 = ~id_9[-1'h0][-1];
  parameter id_10 = -1;
  always begin : LABEL_0
    id_4 <= #id_1 "" & id_3 - -1 - -1'b0;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    output wor id_6,
    output wor id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output wire id_11,
    output tri id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri0 id_18,
    output wand id_19,
    input supply1 id_20,
    input wor id_21,
    input supply1 id_22,
    input tri0 id_23,
    input wor id_24,
    output tri0 id_25,
    inout wire id_26,
    input wire id_27,
    input wire id_28
);
  wire id_30 = id_27;
  module_0 modCall_1 (
      id_8,
      id_27
  );
  assign modCall_1.id_4 = 0;
endmodule
