---
layout: book
bookname: The Elements of Computing Systems
title: Chapter 03 - Sequential Logic
bookcover: /img/bookcover-tecs.png
amazonuk: http://www.amazon.co.uk/gp/product/0262640686/ref=oss_product
amazonus: http://www.amazon.com/Elements-Computing-Systems-Building-Principles/dp/0262640686/ref=sr_1_1?ie=UTF8&s=books&qid=1284287043&sr=8-1
---

<h2>Bit</h2>
<pre><code>CHIP Bit {

    IN  in, load;
    OUT out;

    PARTS:
    Mux(a=out2,b=in,sel=load,out=foo);
    DFF(in=foo,out=out,out=out2);
}</code></pre>
<h2>Register</h2>
<pre><code>CHIP Register {

    IN  in[16], load;
    OUT out[16];

    PARTS:
    Bit(in=in[0],load=load,out=out[0]);
    Bit(in=in[1],load=load,out=out[1]);
    Bit(in=in[2],load=load,out=out[2]);
    Bit(in=in[3],load=load,out=out[3]);
    Bit(in=in[4],load=load,out=out[4]);
    Bit(in=in[5],load=load,out=out[5]);
    Bit(in=in[6],load=load,out=out[6]);
    Bit(in=in[7],load=load,out=out[7]);
    Bit(in=in[8],load=load,out=out[8]);
    Bit(in=in[9],load=load,out=out[9]);
    Bit(in=in[10],load=load,out=out[10]);
    Bit(in=in[11],load=load,out=out[11]);
    Bit(in=in[12],load=load,out=out[12]);
    Bit(in=in[13],load=load,out=out[13]);
    Bit(in=in[14],load=load,out=out[14]);
    Bit(in=in[15],load=load,out=out[15]);
}</code></pre>
<h2>Ram8</h2>
<pre><code>CHIP RAM8 {

    IN  in[16], load, address[3];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address, a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
    Register(in=in, load=a, out=oa);
    Register(in=in, load=b, out=ob);
    Register(in=in, load=c, out=oc);
    Register(in=in, load=d, out=od);
    Register(in=in, load=e, out=oe);
    Register(in=in, load=f, out=of);
    Register(in=in, load=g, out=og);
    Register(in=in, load=h, out=oh);
    Mux8Way16(a=oa, b=ob, c=oc, d=od, e=oe, f=of, g=og, h=oh, sel=address,out=out);
}</code></pre>
<h2>Ram64</h2>
<pre><code>CHIP RAM64 {

    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[3..5], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
    RAM8(in=in, load=a, address=address[0..2], out=oa);
    RAM8(in=in, load=b, address=address[0..2], out=ob);
    RAM8(in=in, load=c, address=address[0..2], out=oc);
    RAM8(in=in, load=d, address=address[0..2], out=od);
    RAM8(in=in, load=e, address=address[0..2], out=oe);
    RAM8(in=in, load=f, address=address[0..2], out=of);
    RAM8(in=in, load=g, address=address[0..2], out=og);
    RAM8(in=in, load=h, address=address[0..2], out=oh);
    Mux8Way16(a=oa, b=ob, c=oc, d=od, e=oe, f=of, g=og, h=oh, sel=address[3..5],out=out);
}</code></pre>
<h2>Ram512</h2>
<pre><code>CHIP RAM512 {

    IN  in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[6..8], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
    RAM64(in=in, load=a, address=address[0..5], out=oa);
    RAM64(in=in, load=b, address=address[0..5], out=ob);
    RAM64(in=in, load=c, address=address[0..5], out=oc);
    RAM64(in=in, load=d, address=address[0..5], out=od);
    RAM64(in=in, load=e, address=address[0..5], out=oe);
    RAM64(in=in, load=f, address=address[0..5], out=of);
    RAM64(in=in, load=g, address=address[0..5], out=og);
    RAM64(in=in, load=h, address=address[0..5], out=oh);

    Mux8Way16(a=oa, b=ob, c=oc, d=od, e=oe, f=of, g=og, h=oh, sel=address[6..8],out=out);
}</code></pre>
<h2>Ram4K</h2>
<pre><code>CHIP RAM4K {

    IN  in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..11], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
    RAM512(in=in, load=a, address=address[0..8], out=oa);
    RAM512(in=in, load=b, address=address[0..8], out=ob);
    RAM512(in=in, load=c, address=address[0..8], out=oc);
    RAM512(in=in, load=d, address=address[0..8], out=od);
    RAM512(in=in, load=e, address=address[0..8], out=oe);
    RAM512(in=in, load=f, address=address[0..8], out=of);
    RAM512(in=in, load=g, address=address[0..8], out=og);
    RAM512(in=in, load=h, address=address[0..8], out=oh);

    Mux8Way16(a=oa, b=ob, c=oc, d=od, e=oe, f=of, g=og, h=oh, sel=address[9..11],out=out);
}</code></pre>
<h2>Ram16k</h2>
<pre><code>CHIP RAM16K {

    IN  in[16], load, address[14];
    OUT out[16];

    PARTS:
    DMux4Way(in=load, sel=address[12..13], a=a, b=b, c=c, d=d);
    RAM4K(in=in, load=a, address=address[0..11], out=oa);
    RAM4K(in=in, load=b, address=address[0..11], out=ob);
    RAM4K(in=in, load=c, address=address[0..11], out=oc);
    RAM4K(in=in, load=d, address=address[0..11], out=od);
    Mux4Way16(a=oa, b=ob, c=oc, d=od, sel=address[12..13],out=out);
}</code></pre>
<h2>PC</h2>
<pre><code>CHIP PC {

    IN  in[16], load, inc, reset;
    OUT out[16];

    PARTS:
    Inc16(in=loopback, out=incStage);
    Mux16(a=incStage, b=in, sel=load, out=loadStage);
    Mux16(a=loadStage, b=false, sel=reset, out=resetStage);

    Or(a=load, b=inc, out=or1);
    Or(a=or1, b=reset, out=or2);

    Register(in=resetStage, load=or2, out=loopback, out=out);
}</code></pre>
