{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 15:52:28 2007 " "Info: Processing started: Thu Aug 30 15:52:28 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_SD_Card_Audio -c DE1_SD_Card_Audio --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_SD_Card_Audio -c DE1_SD_Card_Audio --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|st_updateir~7 " "Warning: Node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|st_updateir~7\" is a latch" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 141 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|st_updatedr~8 " "Warning: Node \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|st_updatedr~8\" is a latch" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } {  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK " "Info: Detected ripple clock \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 28 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_AV_Config:u1\|mI2C_CTRL_CLK\" as buffer" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_AV_Config:u1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system_0:u0\|cpu_0:the_cpu_0\|d_address\[23\] register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|counter_ffa\[8\] 984 ps " "Info: Slack time is 984 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system_0:u0\|cpu_0:the_cpu_0\|d_address\[23\]\" and destination register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|counter_ffa\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "110.91 MHz 9.016 ns " "Info: Fmax is 110.91 MHz (period= 9.016 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.782 ns + Largest register register " "Info: + Largest register to register requirement is 9.782 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.581 ns " "Info: + Latch edge is 7.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.021 ns + Largest " "Info: + Largest clock skew is 0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.533 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 3518 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3518; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 2.533 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|counter_ffa\[8\] 3 REG LCFF_X43_Y14_N31 4 " "Info: 3: + IC(1.002 ns) + CELL(0.602 ns) = 2.533 ns; Loc. = LCFF_X43_Y14_N31; Fanout = 4; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|counter_ffa\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 85 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.77 % ) " "Info: Total cell delay = 0.602 ns ( 23.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.931 ns ( 76.23 % ) " "Info: Total interconnect delay = 1.931 ns ( 76.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } { 0.000ns 0.929ns 1.002ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.512 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 3518 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3518; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.512 ns system_0:u0\|cpu_0:the_cpu_0\|d_address\[23\] 3 REG LCFF_X32_Y8_N11 15 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X32_Y8_N11; Fanout = 15; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|d_address\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" 8487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } { 0.000ns 0.929ns 1.002ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" 8487 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 85 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } { 0.000ns 0.929ns 1.002ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.798 ns - Longest register register " "Info: - Longest register to register delay is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|cpu_0:the_cpu_0\|d_address\[23\] 1 REG LCFF_X32_Y8_N11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N11; Fanout = 15; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|d_address\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|cpu_0:the_cpu_0|d_address[23] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" 8487 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.455 ns) 0.856 ns system_0:u0\|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0\|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 2 COMB LCCOMB_X32_Y8_N16 3 " "Info: 2: + IC(0.401 ns) + CELL(0.455 ns) = 0.856 ns; Loc. = LCCOMB_X32_Y8_N16; Fanout = 3; COMB Node = 'system_0:u0\|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0\|cpu_0_data_master_requests_sram_0_avalon_slave_0~294'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { system_0:u0|cpu_0:the_cpu_0|d_address[23] system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 6236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.485 ns) 2.157 ns system_0:u0\|timer_1_s1_arbitrator:the_timer_1_s1\|cpu_0_data_master_requests_timer_1_s1~226 3 COMB LCCOMB_X33_Y7_N18 4 " "Info: 3: + IC(0.816 ns) + CELL(0.485 ns) = 2.157 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 4; COMB Node = 'system_0:u0\|timer_1_s1_arbitrator:the_timer_1_s1\|cpu_0_data_master_requests_timer_1_s1~226'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1|cpu_0_data_master_requests_timer_1_s1~226 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 7167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 2.646 ns system_0:u0\|switch_pio_s1_arbitrator:the_switch_pio_s1\|cpu_0_data_master_granted_switch_pio_s1~99 4 COMB LCCOMB_X33_Y7_N16 5 " "Info: 4: + IC(0.311 ns) + CELL(0.178 ns) = 2.646 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 5; COMB Node = 'system_0:u0\|switch_pio_s1_arbitrator:the_switch_pio_s1\|cpu_0_data_master_granted_switch_pio_s1~99'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1|cpu_0_data_master_requests_timer_1_s1~226 system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1|cpu_0_data_master_granted_switch_pio_s1~99 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 6663 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.178 ns) 3.725 ns system_0:u0\|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0\|cpu_0_data_master_requests_Audio_0_avalon_slave_0 5 COMB LCCOMB_X34_Y8_N24 64 " "Info: 5: + IC(0.901 ns) + CELL(0.178 ns) = 3.725 ns; Loc. = LCCOMB_X34_Y8_N24; Fanout = 64; COMB Node = 'system_0:u0\|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0\|cpu_0_data_master_requests_Audio_0_avalon_slave_0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1|cpu_0_data_master_granted_switch_pio_s1~99 system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|cpu_0_data_master_requests_Audio_0_avalon_slave_0 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.178 ns) 4.762 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|valid_wrreq~62 6 COMB LCCOMB_X31_Y8_N6 2 " "Info: 6: + IC(0.859 ns) + CELL(0.178 ns) = 4.762 ns; Loc. = LCCOMB_X31_Y8_N6; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|valid_wrreq~62'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|cpu_0_data_master_requests_Audio_0_avalon_slave_0 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq~62 } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 5.240 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|valid_wrreq 7 COMB LCCOMB_X31_Y8_N22 30 " "Info: 7: + IC(0.300 ns) + CELL(0.178 ns) = 5.240 ns; Loc. = LCCOMB_X31_Y8_N22; Fanout = 30; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq~62 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.495 ns) 7.510 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|parity~COUT 8 COMB LCCOMB_X43_Y14_N12 2 " "Info: 8: + IC(1.775 ns) + CELL(0.495 ns) = 7.510 ns; Loc. = LCCOMB_X43_Y14_N12; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|parity~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.684 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera0~COUT 9 COMB LCCOMB_X43_Y14_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 7.684 ns; Loc. = LCCOMB_X43_Y14_N14; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.764 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera1~COUT 10 COMB LCCOMB_X43_Y14_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.764 ns; Loc. = LCCOMB_X43_Y14_N16; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.844 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera2~COUT 11 COMB LCCOMB_X43_Y14_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.844 ns; Loc. = LCCOMB_X43_Y14_N18; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.924 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera3~COUT 12 COMB LCCOMB_X43_Y14_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.924 ns; Loc. = LCCOMB_X43_Y14_N20; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.004 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera4~COUT 13 COMB LCCOMB_X43_Y14_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.004 ns; Loc. = LCCOMB_X43_Y14_N22; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.084 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera5~COUT 14 COMB LCCOMB_X43_Y14_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.084 ns; Loc. = LCCOMB_X43_Y14_N24; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.164 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera6~COUT 15 COMB LCCOMB_X43_Y14_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.164 ns; Loc. = LCCOMB_X43_Y14_N26; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.244 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera7~COUT 16 COMB LCCOMB_X43_Y14_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 8.244 ns; Loc. = LCCOMB_X43_Y14_N28; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.702 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera8 17 COMB LCCOMB_X43_Y14_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 8.702 ns; Loc. = LCCOMB_X43_Y14_N30; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|countera8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera8 } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.798 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|counter_ffa\[8\] 18 REG LCFF_X43_Y14_N31 4 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 8.798 ns; Loc. = LCFF_X43_Y14_N31; Fanout = 4; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_6fc:wrptr_gp\|counter_ffa\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "a_graycounter_6fc.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_6fc.tdf" 85 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.435 ns ( 39.04 % ) " "Info: Total cell delay = 3.435 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.363 ns ( 60.96 % ) " "Info: Total interconnect delay = 5.363 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { system_0:u0|cpu_0:the_cpu_0|d_address[23] system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1|cpu_0_data_master_requests_timer_1_s1~226 system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1|cpu_0_data_master_granted_switch_pio_s1~99 system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|cpu_0_data_master_requests_Audio_0_avalon_slave_0 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq~62 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { system_0:u0|cpu_0:the_cpu_0|d_address[23] system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1|cpu_0_data_master_requests_timer_1_s1~226 system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1|cpu_0_data_master_granted_switch_pio_s1~99 system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|cpu_0_data_master_requests_Audio_0_avalon_slave_0 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq~62 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } { 0.000ns 0.401ns 0.816ns 0.311ns 0.901ns 0.859ns 0.300ns 1.775ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.455ns 0.485ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } { 0.000ns 0.929ns 1.002ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_address[23] } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { system_0:u0|cpu_0:the_cpu_0|d_address[23] system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1|cpu_0_data_master_requests_timer_1_s1~226 system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1|cpu_0_data_master_granted_switch_pio_s1~99 system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|cpu_0_data_master_requests_Audio_0_avalon_slave_0 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq~62 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { system_0:u0|cpu_0:the_cpu_0|d_address[23] system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|cpu_0_data_master_requests_sram_0_avalon_slave_0~294 system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1|cpu_0_data_master_requests_timer_1_s1~226 system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1|cpu_0_data_master_granted_switch_pio_s1~99 system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|cpu_0_data_master_requests_Audio_0_avalon_slave_0 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq~62 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_wrreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_6fc:wrptr_gp|counter_ffa[8] } { 0.000ns 0.401ns 0.816ns 0.311ns 0.901ns 0.859ns 0.300ns 1.775ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.455ns 0.485ns 0.178ns 0.178ns 0.178ns 0.178ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdptr_g\[1\] register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 47.449 ns " "Info: Slack time is 47.449 ns for clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" between source register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdptr_g\[1\]\" and destination register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "145.54 MHz 6.871 ns " "Info: Fmax is 145.54 MHz (period= 6.871 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "54.081 ns + Largest register register " "Info: + Largest register to register requirement is 54.081 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "54.320 ns + " "Info: + Setup relationship between source and destination is 54.320 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 51.877 ns " "Info: + Latch edge is 51.877 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.443 ns  50 " "Info: Clock period of Source clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 destination 2.512 ns + Shortest register " "Info: + Shortest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to destination register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 3 REG LCFF_X42_Y16_N29 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X42_Y16_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 source 2.512 ns - Longest register " "Info: - Longest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to source register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdptr_g\[1\] 3 REG LCFF_X42_Y16_N5 2 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X42_Y16_N5; Fanout = 2; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdptr_g\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.632 ns - Longest register register " "Info: - Longest register to register delay is 6.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdptr_g\[1\] 1 REG LCFF_X42_Y16_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y16_N5; Fanout = 2; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdptr_g\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.178 ns) 1.484 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdempty_eq_comp_aeb_int~55 2 COMB LCCOMB_X42_Y14_N10 1 " "Info: 2: + IC(1.306 ns) + CELL(0.178 ns) = 1.484 ns; Loc. = LCCOMB_X42_Y14_N10; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdempty_eq_comp_aeb_int~55'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~55 } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.322 ns) 2.676 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdempty_eq_comp_aeb_int~58 3 COMB LCCOMB_X43_Y16_N14 1 " "Info: 3: + IC(0.870 ns) + CELL(0.322 ns) = 2.676 ns; Loc. = LCCOMB_X43_Y16_N14; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdempty_eq_comp_aeb_int~58'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~55 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~58 } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.521 ns) 3.663 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X42_Y16_N6 26 " "Info: 4: + IC(0.466 ns) + CELL(0.521 ns) = 3.663 ns; Loc. = LCCOMB_X42_Y16_N6; Fanout = 26; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~58 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_rdreq } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.545 ns) 4.543 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X42_Y16_N0 12 " "Info: 5: + IC(0.335 ns) + CELL(0.545 ns) = 4.543 ns; Loc. = LCCOMB_X42_Y16_N0; Fanout = 12; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "dcfifo_9ai1.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/dcfifo_9ai1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.495 ns) 5.344 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X42_Y16_N10 2 " "Info: 6: + IC(0.306 ns) + CELL(0.495 ns) = 5.344 ns; Loc. = LCCOMB_X42_Y16_N10; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.424 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X42_Y16_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.424 ns; Loc. = LCCOMB_X42_Y16_N12; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.598 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X42_Y16_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 5.598 ns; Loc. = LCCOMB_X42_Y16_N14; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.678 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X42_Y16_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.678 ns; Loc. = LCCOMB_X42_Y16_N16; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.758 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X42_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.758 ns; Loc. = LCCOMB_X42_Y16_N18; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.838 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X42_Y16_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.838 ns; Loc. = LCCOMB_X42_Y16_N20; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.918 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X42_Y16_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.918 ns; Loc. = LCCOMB_X42_Y16_N22; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.998 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X42_Y16_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.998 ns; Loc. = LCCOMB_X42_Y16_N24; Fanout = 2; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.078 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X42_Y16_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.078 ns; Loc. = LCCOMB_X42_Y16_N26; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.536 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera8 15 COMB LCCOMB_X42_Y16_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 6.536 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.632 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 16 REG LCFF_X42_Y16_N29 3 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 6.632 ns; Loc. = LCFF_X42_Y16_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_9ai1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "a_graycounter_g86.tdf" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.349 ns ( 50.50 % ) " "Info: Total cell delay = 3.349 ns ( 50.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 49.50 % ) " "Info: Total interconnect delay = 3.283 ns ( 49.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~55 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~58 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~55 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~58 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 1.306ns 0.870ns 0.466ns 0.335ns 0.306ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.545ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.632 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~55 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~58 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.632 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdptr_g[1] system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~55 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdempty_eq_comp_aeb_int~58 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|valid_rdreq system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|rdcnt_addr_ena system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_9ai1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 1.306ns 0.870ns 0.466ns 0.335ns 0.306ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.521ns 0.545ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address register system_0:u0\|sdram_0:the_sdram_0\|m_addr\[6\] 8.626 ns " "Info: Slack time is 8.626 ns for clock \"CLOCK_50\" between source register \"system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address\" and destination register \"system_0:u0\|sdram_0:the_sdram_0\|m_addr\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "87.92 MHz 11.374 ns " "Info: Fmax is 87.92 MHz (period= 11.374 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.447 ns + Largest register register " "Info: + Largest register to register requirement is 19.447 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.187 ns + Largest " "Info: + Largest clock skew is -0.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 487 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 487; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.311 ns) 2.670 ns system_0:u0\|sdram_0:the_sdram_0\|m_addr\[6\] 3 REG IOC_X0_Y9_N3 1 " "Info: 3: + IC(1.095 ns) + CELL(0.311 ns) = 2.670 ns; Loc. = IOC_X0_Y9_N3; Fanout = 1; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|m_addr\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 647 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 50.07 % ) " "Info: Total cell delay = 1.337 ns ( 50.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 49.93 % ) " "Info: Total interconnect delay = 1.333 ns ( 49.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } { 0.000ns 0.000ns 0.238ns 1.095ns } { 0.000ns 1.026ns 0.000ns 0.311ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 487 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 487; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address 3 REG LCFF_X7_Y5_N19 42 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X7_Y5_N19; Fanout = 42; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } { 0.000ns 0.000ns 0.238ns 1.095ns } { 0.000ns 1.026ns 0.000ns 0.311ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.089 ns - " "Info: - Micro setup delay of destination is 0.089 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 647 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } { 0.000ns 0.000ns 0.238ns 1.095ns } { 0.000ns 1.026ns 0.000ns 0.311ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.821 ns - Longest register register " "Info: - Longest register to register delay is 10.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address 1 REG LCFF_X7_Y5_N19 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y5_N19; Fanout = 42; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.545 ns) 2.023 ns system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_data\[36\]~438 2 COMB LCCOMB_X13_Y4_N0 2 " "Info: 2: + IC(1.478 ns) + CELL(0.545 ns) = 2.023 ns; Loc. = LCCOMB_X13_Y4_N0; Fanout = 2; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_data\[36\]~438'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[36]~438 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.178 ns) 3.266 ns system_0:u0\|sdram_0:the_sdram_0\|pending~275 3 COMB LCCOMB_X9_Y5_N24 1 " "Info: 3: + IC(1.065 ns) + CELL(0.178 ns) = 3.266 ns; Loc. = LCCOMB_X9_Y5_N24; Fanout = 1; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|pending~275'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[36]~438 system_0:u0|sdram_0:the_sdram_0|pending~275 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.521 ns) 4.313 ns system_0:u0\|sdram_0:the_sdram_0\|pending~276 4 COMB LCCOMB_X8_Y5_N4 2 " "Info: 4: + IC(0.526 ns) + CELL(0.521 ns) = 4.313 ns; Loc. = LCCOMB_X8_Y5_N4; Fanout = 2; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|pending~276'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { system_0:u0|sdram_0:the_sdram_0|pending~275 system_0:u0|sdram_0:the_sdram_0|pending~276 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.513 ns) 5.375 ns system_0:u0\|sdram_0:the_sdram_0\|pending~277 5 COMB LCCOMB_X7_Y5_N24 2 " "Info: 5: + IC(0.549 ns) + CELL(0.513 ns) = 5.375 ns; Loc. = LCCOMB_X7_Y5_N24; Fanout = 2; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|pending~277'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { system_0:u0|sdram_0:the_sdram_0|pending~276 system_0:u0|sdram_0:the_sdram_0|pending~277 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.512 ns) 6.215 ns system_0:u0\|sdram_0:the_sdram_0\|f_select 6 COMB LCCOMB_X7_Y5_N26 25 " "Info: 6: + IC(0.328 ns) + CELL(0.512 ns) = 6.215 ns; Loc. = LCCOMB_X7_Y5_N26; Fanout = 25; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|f_select'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { system_0:u0|sdram_0:the_sdram_0|pending~277 system_0:u0|sdram_0:the_sdram_0|f_select } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.521 ns) 7.057 ns system_0:u0\|sdram_0:the_sdram_0\|m_addr\[7\]~121 7 COMB LCCOMB_X7_Y5_N12 11 " "Info: 7: + IC(0.321 ns) + CELL(0.521 ns) = 7.057 ns; Loc. = LCCOMB_X7_Y5_N12; Fanout = 11; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|m_addr\[7\]~121'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { system_0:u0|sdram_0:the_sdram_0|f_select system_0:u0|sdram_0:the_sdram_0|m_addr[7]~121 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 647 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.545 ns) 8.490 ns system_0:u0\|sdram_0:the_sdram_0\|Selector88~16 8 COMB LCCOMB_X8_Y6_N8 1 " "Info: 8: + IC(0.888 ns) + CELL(0.545 ns) = 8.490 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 1; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|Selector88~16'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { system_0:u0|sdram_0:the_sdram_0|m_addr[7]~121 system_0:u0|sdram_0:the_sdram_0|Selector88~16 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.319 ns) 9.107 ns system_0:u0\|sdram_0:the_sdram_0\|Selector88~17 9 COMB LCCOMB_X8_Y6_N28 1 " "Info: 9: + IC(0.298 ns) + CELL(0.319 ns) = 9.107 ns; Loc. = LCCOMB_X8_Y6_N28; Fanout = 1; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|Selector88~17'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { system_0:u0|sdram_0:the_sdram_0|Selector88~16 system_0:u0|sdram_0:the_sdram_0|Selector88~17 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.302 ns) 10.821 ns system_0:u0\|sdram_0:the_sdram_0\|m_addr\[6\] 10 REG IOC_X0_Y9_N3 1 " "Info: 10: + IC(1.412 ns) + CELL(0.302 ns) = 10.821 ns; Loc. = IOC_X0_Y9_N3; Fanout = 1; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|m_addr\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { system_0:u0|sdram_0:the_sdram_0|Selector88~17 system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 647 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.956 ns ( 36.56 % ) " "Info: Total cell delay = 3.956 ns ( 36.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.865 ns ( 63.44 % ) " "Info: Total interconnect delay = 6.865 ns ( 63.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.821 ns" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[36]~438 system_0:u0|sdram_0:the_sdram_0|pending~275 system_0:u0|sdram_0:the_sdram_0|pending~276 system_0:u0|sdram_0:the_sdram_0|pending~277 system_0:u0|sdram_0:the_sdram_0|f_select system_0:u0|sdram_0:the_sdram_0|m_addr[7]~121 system_0:u0|sdram_0:the_sdram_0|Selector88~16 system_0:u0|sdram_0:the_sdram_0|Selector88~17 system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.821 ns" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[36]~438 system_0:u0|sdram_0:the_sdram_0|pending~275 system_0:u0|sdram_0:the_sdram_0|pending~276 system_0:u0|sdram_0:the_sdram_0|pending~277 system_0:u0|sdram_0:the_sdram_0|f_select system_0:u0|sdram_0:the_sdram_0|m_addr[7]~121 system_0:u0|sdram_0:the_sdram_0|Selector88~16 system_0:u0|sdram_0:the_sdram_0|Selector88~17 system_0:u0|sdram_0:the_sdram_0|m_addr[6] } { 0.000ns 1.478ns 1.065ns 0.526ns 0.549ns 0.328ns 0.321ns 0.888ns 0.298ns 1.412ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.513ns 0.512ns 0.521ns 0.545ns 0.319ns 0.302ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|m_addr[6] } { 0.000ns 0.000ns 0.238ns 1.095ns } { 0.000ns 1.026ns 0.000ns 0.311ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.821 ns" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[36]~438 system_0:u0|sdram_0:the_sdram_0|pending~275 system_0:u0|sdram_0:the_sdram_0|pending~276 system_0:u0|sdram_0:the_sdram_0|pending~277 system_0:u0|sdram_0:the_sdram_0|f_select system_0:u0|sdram_0:the_sdram_0|m_addr[7]~121 system_0:u0|sdram_0:the_sdram_0|Selector88~16 system_0:u0|sdram_0:the_sdram_0|Selector88~17 system_0:u0|sdram_0:the_sdram_0|m_addr[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.821 ns" { system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[36]~438 system_0:u0|sdram_0:the_sdram_0|pending~275 system_0:u0|sdram_0:the_sdram_0|pending~276 system_0:u0|sdram_0:the_sdram_0|pending~277 system_0:u0|sdram_0:the_sdram_0|f_select system_0:u0|sdram_0:the_sdram_0|m_addr[7]~121 system_0:u0|sdram_0:the_sdram_0|Selector88~16 system_0:u0|sdram_0:the_sdram_0|Selector88~17 system_0:u0|sdram_0:the_sdram_0|m_addr[6] } { 0.000ns 1.478ns 1.065ns 0.526ns 0.549ns 0.328ns 0.321ns 0.888ns 0.298ns 1.412ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.513ns 0.512ns 0.521ns 0.545ns 0.319ns 0.302ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 register system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[9\] 104.8 MHz 9.542 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 104.8 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode_usr1\" and destination register \"system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[9\]\" (period= 9.542 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.290 ns + Longest register register " "Info: + Longest register to register delay is 9.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 1 REG LCFF_X37_Y5_N31 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y5_N31; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.177 ns) 1.525 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[35\]~4758 2 COMB LCCOMB_X40_Y7_N0 10 " "Info: 2: + IC(1.348 ns) + CELL(0.177 ns) = 1.525 ns; Loc. = LCCOMB_X40_Y7_N0; Fanout = 10; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[35\]~4758'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[35]~4758 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.608 ns) + CELL(0.545 ns) 3.678 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|always2~2 3 COMB LCCOMB_X44_Y9_N8 34 " "Info: 3: + IC(1.608 ns) + CELL(0.545 ns) = 3.678 ns; Loc. = LCCOMB_X44_Y9_N8; Fanout = 34; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|always2~2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[35]~4758 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|always2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.177 ns) 5.100 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[12\]~4765 4 COMB LCCOMB_X43_Y7_N8 23 " "Info: 4: + IC(1.245 ns) + CELL(0.177 ns) = 5.100 ns; Loc. = LCCOMB_X43_Y7_N8; Fanout = 23; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[12\]~4765'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|always2~2 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[12]~4765 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.319 ns) 6.899 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr~4822 5 COMB LCCOMB_X43_Y8_N20 1 " "Info: 5: + IC(1.480 ns) + CELL(0.319 ns) = 6.899 ns; Loc. = LCCOMB_X43_Y8_N20; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr~4822'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[12]~4765 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4822 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.322 ns) 7.758 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr~4823 6 COMB LCCOMB_X44_Y8_N2 1 " "Info: 6: + IC(0.537 ns) + CELL(0.322 ns) = 7.758 ns; Loc. = LCCOMB_X44_Y8_N2; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr~4823'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4822 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4823 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.545 ns) 9.194 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr~4824 7 COMB LCCOMB_X43_Y7_N0 1 " "Info: 7: + IC(0.891 ns) + CELL(0.545 ns) = 9.194 ns; Loc. = LCCOMB_X43_Y7_N0; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr~4824'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4823 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4824 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.290 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[9\] 8 REG LCFF_X43_Y7_N1 2 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 9.290 ns; Loc. = LCFF_X43_Y7_N1; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4824 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.181 ns ( 23.48 % ) " "Info: Total cell delay = 2.181 ns ( 23.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.109 ns ( 76.52 % ) " "Info: Total interconnect delay = 7.109 ns ( 76.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.290 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[35]~4758 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|always2~2 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[12]~4765 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4822 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4823 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4824 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.290 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[35]~4758 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|always2~2 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[12]~4765 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4822 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4823 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4824 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } { 0.000ns 1.348ns 1.608ns 1.245ns 1.480ns 0.537ns 0.891ns 0.000ns } { 0.000ns 0.177ns 0.545ns 0.177ns 0.319ns 0.322ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.889 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 191 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G1; Fanout = 191; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 4.889 ns system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[9\] 3 REG LCFF_X43_Y7_N1 2 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 4.889 ns; Loc. = LCFF_X43_Y7_N1; Fanout = 2; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1\|sr\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.31 % ) " "Info: Total cell delay = 0.602 ns ( 12.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.287 ns ( 87.69 % ) " "Info: Total interconnect delay = 4.287 ns ( 87.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } { 0.000ns 3.310ns 0.977ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.902 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 191 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G1; Fanout = 191; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 4.902 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 3 REG LCFF_X37_Y5_N31 13 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 4.902 ns; Loc. = LCFF_X37_Y5_N31; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.28 % ) " "Info: Total cell delay = 0.602 ns ( 12.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 87.72 % ) " "Info: Total interconnect delay = 4.300 ns ( 87.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } { 0.000ns 3.310ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } { 0.000ns 3.310ns 0.977ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } { 0.000ns 3.310ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.290 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[35]~4758 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|always2~2 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[12]~4765 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4822 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4823 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4824 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.290 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[35]~4758 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|always2~2 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[12]~4765 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4822 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4823 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr~4824 system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } { 0.000ns 1.348ns 1.608ns 1.245ns 1.480ns 0.537ns 0.891ns 0.000ns } { 0.000ns 0.177ns 0.545ns 0.177ns 0.319ns 0.322ns 0.545ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module:the_cpu_0_jtag_debug_module1|sr[9] } { 0.000ns 3.310ns 0.977ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.902 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } { 0.000ns 3.310ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system_0:u0\|SD_CLK:the_SD_CLK\|data_out register system_0:u0\|SD_CLK:the_SD_CLK\|data_out 445 ps " "Info: Minimum slack time is 445 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system_0:u0\|SD_CLK:the_SD_CLK\|data_out\" and destination register \"system_0:u0\|SD_CLK:the_SD_CLK\|data_out\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|SD_CLK:the_SD_CLK\|data_out 1 REG LCFF_X37_Y7_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y7_N21; Fanout = 2; REG Node = 'system_0:u0\|SD_CLK:the_SD_CLK\|data_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns system_0:u0\|SD_CLK:the_SD_CLK\|data_out~125 2 COMB LCCOMB_X37_Y7_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X37_Y7_N20; Fanout = 1; COMB Node = 'system_0:u0\|SD_CLK:the_SD_CLK\|data_out~125'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { system_0:u0|SD_CLK:the_SD_CLK|data_out system_0:u0|SD_CLK:the_SD_CLK|data_out~125 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns system_0:u0\|SD_CLK:the_SD_CLK\|data_out 3 REG LCFF_X37_Y7_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X37_Y7_N21; Fanout = 2; REG Node = 'system_0:u0\|SD_CLK:the_SD_CLK\|data_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|SD_CLK:the_SD_CLK|data_out~125 system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { system_0:u0|SD_CLK:the_SD_CLK|data_out system_0:u0|SD_CLK:the_SD_CLK|data_out~125 system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { system_0:u0|SD_CLK:the_SD_CLK|data_out system_0:u0|SD_CLK:the_SD_CLK|data_out~125 system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.505 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 3518 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3518; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.505 ns system_0:u0\|SD_CLK:the_SD_CLK\|data_out 3 REG LCFF_X37_Y7_N21 2 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X37_Y7_N21; Fanout = 2; REG Node = 'system_0:u0\|SD_CLK:the_SD_CLK\|data_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.505 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 3518 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3518; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.505 ns system_0:u0\|SD_CLK:the_SD_CLK\|data_out 3 REG LCFF_X37_Y7_N21 2 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X37_Y7_N21; Fanout = 2; REG Node = 'system_0:u0\|SD_CLK:the_SD_CLK\|data_out'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.03 % ) " "Info: Total cell delay = 0.602 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 75.97 % ) " "Info: Total interconnect delay = 1.903 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/SD_CLK.v" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { system_0:u0|SD_CLK:the_SD_CLK|data_out system_0:u0|SD_CLK:the_SD_CLK|data_out~125 system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { system_0:u0|SD_CLK:the_SD_CLK|data_out system_0:u0|SD_CLK:the_SD_CLK|data_out~125 system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|SD_CLK:the_SD_CLK|data_out } { 0.000ns 0.929ns 0.974ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X register system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 445 ps " "Info: Minimum slack time is 445 ps for clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" between source register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X\" and destination register \"system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 1 REG LCFF_X34_Y16_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X~51 2 COMB LCCOMB_X34_Y16_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X34_Y16_N28; Fanout = 1; COMB Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X~51'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X34_Y16_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X34_Y16_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.443 ns " "Info: + Latch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 54.320 ns -2.443 ns  50 " "Info: Clock period of Source clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" is 54.320 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 destination 2.509 ns + Longest register " "Info: + Longest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to destination register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.509 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X34_Y16_N29 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X34_Y16_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.99 % ) " "Info: Total cell delay = 0.602 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 76.01 % ) " "Info: Total interconnect delay = 1.907 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 source 2.509 ns - Shortest register " "Info: - Shortest clock path from clock \"Audio_PLL:PLL2\|altpll:altpll_component\|_clk0\" to source register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 119 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.509 ns system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X34_Y16_N29 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X34_Y16_N29; Fanout = 3; REG Node = 'system_0:u0\|Audio_0:the_Audio_0\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.99 % ) " "Info: Total cell delay = 0.602 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 76.01 % ) " "Info: Total interconnect delay = 1.907 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/AUDIO_DAC_FIFO.v" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { Audio_PLL:PLL2|altpll:altpll_component|_clk0 Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.918ns 0.989ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\] register system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"CLOCK_50\" between source register \"system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X4_Y5_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y5_N3; Fanout = 2; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns system_0:u0\|sdram_0:the_sdram_0\|Selector0~8 2 COMB LCCOMB_X4_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X4_Y5_N2; Fanout = 1; COMB Node = 'system_0:u0\|sdram_0:the_sdram_0\|Selector0~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { system_0:u0|sdram_0:the_sdram_0|i_cmd[3] system_0:u0|sdram_0:the_sdram_0|Selector0~8 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y5_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X4_Y5_N3; Fanout = 2; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|sdram_0:the_sdram_0|Selector0~8 system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { system_0:u0|sdram_0:the_sdram_0|i_cmd[3] system_0:u0|sdram_0:the_sdram_0|Selector0~8 system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { system_0:u0|sdram_0:the_sdram_0|i_cmd[3] system_0:u0|sdram_0:the_sdram_0|Selector0~8 system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 487 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 487; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y5_N3 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X4_Y5_N3; Fanout = 2; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 487 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 487; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y5_N3 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X4_Y5_N3; Fanout = 2; REG Node = 'system_0:u0\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 407 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/sdram_0.v" 407 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { system_0:u0|sdram_0:the_sdram_0|i_cmd[3] system_0:u0|sdram_0:the_sdram_0|Selector0~8 system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { system_0:u0|sdram_0:the_sdram_0|i_cmd[3] system_0:u0|sdram_0:the_sdram_0|Selector0~8 system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl system_0:u0|sdram_0:the_sdram_0|i_cmd[3] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[23\] SRAM_DQ\[7\] CLOCK_50 10.619 ns register " "Info: tsu for register \"system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[23\]\" (data pin = \"SRAM_DQ\[7\]\", clock pin = \"CLOCK_50\") is 10.619 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.757 ns + Longest pin register " "Info: + Longest pin to register delay is 10.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[7\] 1 PIN PIN_AB9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB9; Fanout = 1; PIN Node = 'SRAM_DQ\[7\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns SRAM_DQ\[7\]~8 2 COMB IOC_X18_Y0_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = IOC_X18_Y0_N2; Fanout = 4; COMB Node = 'SRAM_DQ\[7\]~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { SRAM_DQ[7] SRAM_DQ[7]~8 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.237 ns) + CELL(0.541 ns) 7.641 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]~3482 3 COMB LCCOMB_X35_Y4_N0 1 " "Info: 3: + IC(6.237 ns) + CELL(0.541 ns) = 7.641 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]~3482'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { SRAM_DQ[7]~8 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3482 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 3032 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.177 ns) 8.977 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]~3483 4 COMB LCCOMB_X35_Y9_N10 1 " "Info: 4: + IC(1.159 ns) + CELL(0.177 ns) = 8.977 ns; Loc. = LCCOMB_X35_Y9_N10; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]~3483'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3482 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3483 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 3032 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 9.849 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]~3484 5 COMB LCCOMB_X35_Y9_N22 1 " "Info: 5: + IC(0.327 ns) + CELL(0.545 ns) = 9.849 ns; Loc. = LCCOMB_X35_Y9_N22; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]~3484'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3483 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3484 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 3032 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 10.661 ns system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\] 6 COMB LCCOMB_X35_Y9_N2 1 " "Info: 6: + IC(0.291 ns) + CELL(0.521 ns) = 10.661 ns; Loc. = LCCOMB_X35_Y9_N2; Fanout = 1; COMB Node = 'system_0:u0\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3484 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/system_0.v" 3032 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.757 ns system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[23\] 7 REG LCFF_X35_Y9_N3 4 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 10.757 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 4; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" 8541 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 25.50 % ) " "Info: Total cell delay = 2.743 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.014 ns ( 74.50 % ) " "Info: Total interconnect delay = 8.014 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.757 ns" { SRAM_DQ[7] SRAM_DQ[7]~8 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3482 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3483 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3484 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.757 ns" { SRAM_DQ[7] SRAM_DQ[7]~8 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3482 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3483 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3484 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } { 0.000ns 0.000ns 6.237ns 1.159ns 0.327ns 0.291ns 0.000ns } { 0.000ns 0.863ns 0.541ns 0.177ns 0.545ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" 8541 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.419 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.519 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 3518 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3518; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[23\] 3 REG LCFF_X35_Y9_N3 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 4; REG Node = 'system_0:u0\|cpu_0:the_cpu_0\|d_readdata_d1\[23\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/cpu_0.v" 8541 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.757 ns" { SRAM_DQ[7] SRAM_DQ[7]~8 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3482 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3483 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3484 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.757 ns" { SRAM_DQ[7] SRAM_DQ[7]~8 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3482 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3483 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~3484 system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23] system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } { 0.000ns 0.000ns 6.237ns 1.159ns 0.327ns 0.291ns 0.000ns } { 0.000ns 0.863ns 0.541ns 0.177ns 0.545ns 0.521ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23] } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SCLK I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] 13.207 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SCLK\" through register \"I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\]\" is 13.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.636 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 487 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 487; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.879 ns) 3.136 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK 3 REG LCFF_X23_Y24_N7 3 " "Info: 3: + IC(0.993 ns) + CELL(0.879 ns) = 3.136 ns; Loc. = LCFF_X23_Y24_N7; Fanout = 3; REG Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { CLOCK_50~clkctrl I2C_AV_Config:u1|mI2C_CTRL_CLK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.000 ns) 4.047 ns I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl 4 COMB CLKCTRL_G10 40 " "Info: 4: + IC(0.911 ns) + CELL(0.000 ns) = 4.047 ns; Loc. = CLKCTRL_G10; Fanout = 40; COMB Node = 'I2C_AV_Config:u1\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_AV_Config.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 5.636 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] 5 REG LCFF_X23_Y24_N13 19 " "Info: 5: + IC(0.987 ns) + CELL(0.602 ns) = 5.636 ns; Loc. = LCFF_X23_Y24_N13; Fanout = 19; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 44.48 % ) " "Info: Total cell delay = 2.507 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.129 ns ( 55.52 % ) " "Info: Total interconnect delay = 3.129 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } { 0.000ns 0.000ns 0.238ns 0.993ns 0.911ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.294 ns + Longest register pin " "Info: + Longest register to pin delay is 7.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\] 1 REG LCFF_X23_Y24_N13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y24_N13; Fanout = 19; REG Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|SD_COUNTER\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.545 ns) 0.948 ns I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~253 2 COMB LCCOMB_X23_Y24_N0 1 " "Info: 2: + IC(0.403 ns) + CELL(0.545 ns) = 0.948 ns; Loc. = LCCOMB_X23_Y24_N0; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~253'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 1.411 ns I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~254 3 COMB LCCOMB_X23_Y24_N10 1 " "Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 1.411 ns; Loc. = LCCOMB_X23_Y24_N10; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~254'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 1.893 ns I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~255 4 COMB LCCOMB_X23_Y24_N28 1 " "Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 1.893 ns; Loc. = LCCOMB_X23_Y24_N28; Fanout = 1; COMB Node = 'I2C_AV_Config:u1\|I2C_Controller:u0\|I2C_SCLK~255'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255 } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/I2C_Controller.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(3.016 ns) 7.294 ns I2C_SCLK 5 PIN PIN_A3 0 " "Info: 5: + IC(2.385 ns) + CELL(3.016 ns) = 7.294 ns; Loc. = PIN_A3; Fanout = 0; PIN Node = 'I2C_SCLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" "" { Text "//file2/R1/DE1/cd/source/DE1_CD_v0.7/DE1_demonstrations/DE1_SD_Card_Audio/DE1_SD_Card_Audio.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.917 ns ( 53.70 % ) " "Info: Total cell delay = 3.917 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.377 ns ( 46.30 % ) " "Info: Total interconnect delay = 3.377 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } { 0.000ns 0.403ns 0.285ns 0.304ns 2.385ns } { 0.000ns 0.545ns 0.178ns 0.178ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl I2C_AV_Config:u1|mI2C_CTRL_CLK I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] } { 0.000ns 0.000ns 0.238ns 0.993ns 0.911ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.294 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.294 ns" { I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~253 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~254 I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~255 I2C_SCLK } { 0.000ns 0.403ns 0.285ns 0.304ns 2.385ns } { 0.000ns 0.545ns 0.178ns 0.178ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.810 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.810 ns) 2.810 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.810 ns) = 2.810 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 100.00 % ) " "Info: Total cell delay = 2.810 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\] altera_internal_jtag altera_internal_jtag~TCKUTAP 0.953 ns register " "Info: th for register \"system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.903 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.310 ns) + CELL(0.000 ns) 3.310 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 191 " "Info: 2: + IC(3.310 ns) + CELL(0.000 ns) = 3.310 ns; Loc. = CLKCTRL_G1; Fanout = 191; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 4.903 ns system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\] 3 REG LCFF_X24_Y4_N25 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 4.903 ns; Loc. = LCFF_X24_Y4_N25; Fanout = 1; REG Node = 'system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { altera_internal_jtag~TCKUTAPclkctrl system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.28 % ) " "Info: Total cell delay = 0.602 ns ( 12.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 87.72 % ) " "Info: Total interconnect delay = 4.301 ns ( 87.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } { 0.000ns 3.310ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.236 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y14_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 16; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.962 ns) + CELL(0.178 ns) 4.140 ns system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]~feeder 2 COMB LCCOMB_X24_Y4_N24 1 " "Info: 2: + IC(3.962 ns) + CELL(0.178 ns) = 4.140 ns; Loc. = LCCOMB_X24_Y4_N24; Fanout = 1; COMB Node = 'system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]~feeder'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.140 ns" { altera_internal_jtag system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.236 ns system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\] 3 REG LCFF_X24_Y4_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 4.236 ns; Loc. = LCFF_X24_Y4_N25; Fanout = 1; REG Node = 'system_0:u0\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 6.47 % ) " "Info: Total cell delay = 0.274 ns ( 6.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.962 ns ( 93.53 % ) " "Info: Total interconnect delay = 3.962 ns ( 93.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { altera_internal_jtag system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { altera_internal_jtag system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } { 0.000ns 3.962ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } { 0.000ns 3.310ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { altera_internal_jtag system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.236 ns" { altera_internal_jtag system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0] } { 0.000ns 3.962ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 30 15:52:44 2007 " "Info: Processing ended: Thu Aug 30 15:52:44 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
