

================================================================
== Vivado HLS Report for 'poly_Rq_mul'
================================================================
* Date:           Tue Aug 25 18:33:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  5748|  4045068|  5748|  4045068|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  5747|  4045067| 7 ~ 4927 |          -|          -|      821|    no    |
        | + Loop 1.1  |     0|     2460|         3|          -|          -| 0 ~ 820 |    no    |
        | + Loop 1.2  |     3|     2463|         3|          -|          -| 1 ~ 821 |    no    |
        +-------------+------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     177|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     155|
|Register         |        -|      -|     167|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     167|     332|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------------------+-----------------------------------------------+--------------+
    |                     Instance                     |                     Module                    |  Expression  |
    +--------------------------------------------------+-----------------------------------------------+--------------+
    |crypto_kem_dec_mac_muladd_16s_16s_16ns_16_1_1_U7  |crypto_kem_dec_mac_muladd_16s_16s_16ns_16_1_1  | i0 + i1 * i2 |
    |crypto_kem_dec_mac_muladd_16s_16s_16ns_16_1_1_U8  |crypto_kem_dec_mac_muladd_16s_16s_16ns_16_1_1  | i0 + i1 * i2 |
    +--------------------------------------------------+-----------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_196_p2             |     +    |      0|  0|  17|          10|           1|
    |i_13_fu_212_p2             |     +    |      0|  0|  17|          10|           1|
    |indvars_iv_next_fu_233_p2  |     +    |      0|  0|  17|           1|          10|
    |k_4_fu_149_p2              |     +    |      0|  0|  17|          10|           1|
    |tmp_62_fu_175_p2           |     +    |      0|  0|  18|          11|          11|
    |tmp_64_fu_185_p2           |     -    |      0|  0|  17|           9|          10|
    |tmp_68_fu_218_p2           |     -    |      0|  0|  18|          11|          11|
    |tmp_s_fu_160_p2            |     -    |      0|  0|  17|           9|          10|
    |exitcond1_fu_143_p2        |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_206_p2         |   icmp   |      0|  0|  13|          10|          10|
    |tmp_61_fu_170_p2           |   icmp   |      0|  0|  13|          10|          10|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 177|         101|          84|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|   10|         30|
    |ap_NS_fsm          |  47|         10|    1|         10|
    |b_coeffs_address0  |  15|          3|   10|         30|
    |i_1_reg_116        |   9|          2|   10|         20|
    |i_reg_105          |   9|          2|   10|         20|
    |indvars_iv_reg_82  |   9|          2|   10|         20|
    |k_reg_94           |   9|          2|   10|         20|
    |r_coeffs_address0  |  15|          3|   10|         30|
    |r_coeffs_d0        |  27|          5|   16|         80|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 155|         32|   87|        260|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |i_12_reg_303             |  10|   0|   10|          0|
    |i_13_reg_311             |  10|   0|   10|          0|
    |i_1_reg_116              |  10|   0|   10|          0|
    |i_reg_105                |  10|   0|   10|          0|
    |indvars_iv_next_reg_326  |  10|   0|   10|          0|
    |indvars_iv_reg_82        |  10|   0|   10|          0|
    |k_4_reg_275              |  10|   0|   10|          0|
    |k_cast2_reg_266          |  10|   0|   11|          1|
    |k_reg_94                 |  10|   0|   10|          0|
    |r_coeffs_addr_reg_280    |  10|   0|   10|          0|
    |reg_127                  |  16|   0|   16|          0|
    |reg_131                  |  16|   0|   16|          0|
    |reg_135                  |  16|   0|   16|          0|
    |tmp_s_reg_285            |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 167|   0|  168|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_done            | out |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  poly_Rq_mul | return value |
|r_coeffs_address0  | out |   10|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |   r_coeffs   |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |   a_coeffs   |     array    |
|b_coeffs_address0  | out |   10|  ap_memory |   b_coeffs   |     array    |
|b_coeffs_ce0       | out |    1|  ap_memory |   b_coeffs   |     array    |
|b_coeffs_q0        |  in |   16|  ap_memory |   b_coeffs   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

