// Seed: 416839042
module module_0 ();
  wire id_2;
  logic [7:0] id_3;
  wire id_4;
  logic [7:0][1] id_5 (
      .id_0(1'd0),
      .id_1(id_3),
      .id_2(id_3[-1]),
      .id_3(id_1),
      .id_4(id_1)
  );
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2
);
  module_0 modCall_1 ();
  parameter id_4 = 1;
  id_5(
      id_4
  );
  parameter id_6 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_6 = -1'b0;
  wire id_7;
  module_0 modCall_1 ();
endmodule
