verilog work "I:/GitHub/forbidden_architecture/Npu_640_480/output_ram.v"
verilog work "I:/GitHub/forbidden_architecture/Npu_640_480/config/Config_fifo.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_accum_fifo.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_circ_buf_fifo_large.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_circ_buf_fifo_small.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_config_fifo.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_fixed2float.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_float2fixed.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_io_fifo.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_mul_add_dsp.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_sigmoid_fifo.v"
verilog work "I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/tansig.v"
verilog work "I:/GitHub/forbidden_architecture/MMU/Emma_ROM/rom64x38400.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_dq_iob.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_dqs_iob.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_dm_iob.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_calib.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_wr.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_rd.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_addr_fifo.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_write.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_io.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_init.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_ctl_io.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_top.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_top.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_ctrl.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_mem_if_top.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_top.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_infrastructure.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_idelay_ctrl.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_chipscope.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/mig_user.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/transmit.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/receiver.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/brg.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/xfifo_1.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/top_display_rom.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/RD_FIFO.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/mig_top_module.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/data_rd_wr.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/spart.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/driver.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/vga_logic.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/vga_clk.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/main_logic.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/dvi_ifc.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Reg_clk_Gen.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/IO_port_dummy.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/IO_map_block.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/interface.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Icache_dummy_write_afterward_read.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Dcache_dummy_read_npu_rom.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Arbiter.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/spart_top_level.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/vgamult.v"
verilog work "I:/GitHub/forbidden_architecture/Npu_640_480/output_handler.v"
verilog work "I:/GitHub/forbidden_architecture/Npu_640_480/input_handler.v"
verilog work "I:/GitHub/forbidden_architecture/NPU/npu.v"
verilog work "I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/top_module_withoutchipscope_npu_specific.v"
