<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:41:40 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_24 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">83, 83, 0.830 us, 0.830 us, 84, 84, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_407">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_412">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_431">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_464">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_486">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2697, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 116, 1992, 3992, 0</column>
<column name="Memory">0, -, 182, 15, 0</column>
<column name="Multiplexer">-, -, -, 790, -</column>
<column name="Register">-, -, 2455, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_407">fiat_25519_carry_square_Pipeline_1, 0, 0, 6, 51, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_412">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 395, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_431">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 0, 4, 76, 274, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 4, 75, 311, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_464">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 0, 4, 70, 462, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_486">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 0, 16, 327, 1271, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U113">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U114">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U115">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U116">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U117">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U118">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U119">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U120">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U121">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U122">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U123">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U124">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U125">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U126">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U127">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U128">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U129">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U130">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U131">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U132">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U134">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U133">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U135">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U136">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 10, 0, 10, 64, 1, 640</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_1_fu_1098_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln100_fu_1102_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln105_1_fu_1056_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_2_fu_1062_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_fu_1108_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln106_1_fu_1116_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln106_fu_1120_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln113_10_fu_1126_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_11_fu_1448_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_1_fu_1185_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1214_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1327_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1360_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1394_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1428_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1463_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1524_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1549_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1156_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1586_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1249_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_3_fu_1239_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_4_fu_1244_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_fu_1562_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1624_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1265_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln115_3_fu_1255_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln115_4_fu_1260_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1599_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_1_fu_1271_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln116_fu_1276_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln117_1_fu_1286_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln117_fu_1292_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln118_fu_1489_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln119_fu_1495_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln120_fu_1501_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln121_fu_1507_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln122_fu_1613_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln78_1_fu_939_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln78_fu_1319_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln82_1_fu_949_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_fu_955_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln83_fu_965_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln87_1_fu_970_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln87_fu_976_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_1_fu_994_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_fu_1000_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln92_fu_1006_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln94_1_fu_1024_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln94_fu_1030_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln99_1_fu_1036_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_2_fu_1042_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_fu_1090_p2">+, 0, 0, 64, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
<column name="arr_address0">65, 14, 4, 56</column>
<column name="arr_address1">65, 13, 4, 52</column>
<column name="arr_ce0">26, 5, 1, 5</column>
<column name="arr_ce1">20, 4, 1, 4</column>
<column name="arr_d0">49, 9, 64, 576</column>
<column name="arr_d1">31, 6, 64, 384</column>
<column name="arr_we0">26, 5, 1, 5</column>
<column name="grp_fu_540_p0">14, 3, 32, 96</column>
<column name="grp_fu_540_p1">14, 3, 32, 96</column>
<column name="grp_fu_604_p0">20, 4, 32, 128</column>
<column name="grp_fu_604_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln100_reg_2099">64, 0, 64, 0</column>
<column name="add_ln105_1_reg_2079">64, 0, 64, 0</column>
<column name="add_ln105_2_reg_2084">64, 0, 64, 0</column>
<column name="add_ln106_reg_2104">64, 0, 64, 0</column>
<column name="add_ln113_10_reg_2110">26, 0, 26, 0</column>
<column name="add_ln114_2_reg_2121">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2127">26, 0, 26, 0</column>
<column name="add_ln118_reg_2156">25, 0, 25, 0</column>
<column name="add_ln119_reg_2161">26, 0, 26, 0</column>
<column name="add_ln120_reg_2166">25, 0, 25, 0</column>
<column name="add_ln121_reg_2171">26, 0, 26, 0</column>
<column name="add_ln122_reg_2181">25, 0, 25, 0</column>
<column name="add_ln78_1_reg_1996">64, 0, 64, 0</column>
<column name="add_ln78_reg_2141">64, 0, 64, 0</column>
<column name="add_ln83_reg_2011">64, 0, 64, 0</column>
<column name="add_ln89_reg_2032">64, 0, 64, 0</column>
<column name="add_ln94_reg_2053">64, 0, 64, 0</column>
<column name="add_ln99_1_reg_2059">64, 0, 64, 0</column>
<column name="add_ln99_2_reg_2064">64, 0, 64, 0</column>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="arr_load_1_reg_1916">64, 0, 64, 0</column>
<column name="arr_load_2_reg_1931">64, 0, 64, 0</column>
<column name="arr_load_3_reg_1936">64, 0, 64, 0</column>
<column name="arr_load_4_reg_1947">64, 0, 64, 0</column>
<column name="arr_load_5_reg_1975">64, 0, 64, 0</column>
<column name="arr_load_reg_1901">64, 0, 64, 0</column>
<column name="empty_32_reg_1829">31, 0, 31, 0</column>
<column name="empty_33_reg_1834">31, 0, 31, 0</column>
<column name="empty_34_reg_1839">31, 0, 31, 0</column>
<column name="empty_35_reg_1844">31, 0, 31, 0</column>
<column name="empty_36_reg_1849">31, 0, 31, 0</column>
<column name="empty_37_reg_1855">31, 0, 31, 0</column>
<column name="empty_38_reg_1861">31, 0, 31, 0</column>
<column name="empty_39_reg_1867">31, 0, 31, 0</column>
<column name="empty_40_reg_1783">31, 0, 31, 0</column>
<column name="empty_41_reg_1873">31, 0, 31, 0</column>
<column name="empty_42_reg_1879">31, 0, 31, 0</column>
<column name="empty_43_reg_1885">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_407_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_412_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_431_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_464_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_486_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_3_reg_2116">39, 0, 39, 0</column>
<column name="lshr_ln113_8_reg_2146">38, 0, 38, 0</column>
<column name="mul157_reg_1921">64, 0, 64, 0</column>
<column name="mul16_reg_1789">32, 0, 32, 0</column>
<column name="mul244_reg_1952">32, 0, 32, 0</column>
<column name="mul316_reg_1970">32, 0, 32, 0</column>
<column name="reg_625">32, 0, 32, 0</column>
<column name="tmp_reg_2176">1, 0, 1, 0</column>
<column name="trunc_ln105_1_reg_2094">26, 0, 26, 0</column>
<column name="trunc_ln105_reg_2089">26, 0, 26, 0</column>
<column name="trunc_ln113_10_reg_2151">25, 0, 25, 0</column>
<column name="trunc_ln4_reg_1769">62, 0, 62, 0</column>
<column name="trunc_ln78_1_reg_2001">26, 0, 26, 0</column>
<column name="trunc_ln83_1_reg_2006">25, 0, 25, 0</column>
<column name="trunc_ln83_reg_1980">25, 0, 25, 0</column>
<column name="trunc_ln88_1_reg_2022">26, 0, 26, 0</column>
<column name="trunc_ln88_reg_2017">25, 0, 25, 0</column>
<column name="trunc_ln89_reg_2027">26, 0, 26, 0</column>
<column name="trunc_ln93_1_reg_2043">25, 0, 25, 0</column>
<column name="trunc_ln93_reg_2038">24, 0, 24, 0</column>
<column name="trunc_ln94_reg_2048">25, 0, 25, 0</column>
<column name="trunc_ln99_1_reg_2074">26, 0, 26, 0</column>
<column name="trunc_ln99_reg_2069">26, 0, 26, 0</column>
<column name="trunc_ln_reg_1763">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
