EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# KL25P80M48SF0
#
DEF KL25P80M48SF0 U 0 40 Y Y 5 L N
F0 "U" 50 150 50 H V C CNN
F1 "KL25P80M48SF0" 300 50 50 H V C CNN
F2 "80 LQFN" 450 150 50 H I C CNN
F3 "KL25P80M48SF0-782763.pdf" 550 250 50 H I C CNN
DRAW
S 0 -600 500 0 2 0 0 N
S 0 0 550 -900 1 1 0 N
X VDD 7 -300 -150 300 R 50 50 1 1 W
X VSS 8 850 -450 300 L 50 50 1 1 W
X VSSA 20 850 -350 300 L 50 50 1 1 W
X VDD 60 -300 -450 300 R 50 50 1 1 W
X VDDA 17 -300 -250 300 R 50 50 1 1 W
X VREFH 18 -300 -650 300 R 50 50 1 1 W
X VDD 38 -300 -350 300 R 50 50 1 1 W
X VREFL 19 -300 -750 300 R 50 50 1 1 W
X VSS 39 850 -250 300 L 50 50 1 1 W
X VSS 59 850 -150 300 L 50 50 1 1 W
X USB0_DP 9 -300 -450 300 R 50 50 2 1 B
X USB0_DM 10 -300 -350 300 R 50 50 2 1 B
X VOUT33 11 -300 -250 300 R 50 50 2 1 w
X VREGIN 12 -300 -150 300 R 50 50 2 1 W
S 0 0 2700 -2200 3 1 0 N
X TSI0_CH5/PTA4/I2C1_SDA/TPM0_CH1/NMI_b 30 -300 -900 300 R 50 50 3 1 B
X EXTAL0/PTA18/UART1_RX/TPM_CLKIN0 40 -300 -1900 300 R 50 50 3 1 B C
X PTB11/SPI1_SCK 50 3000 -1200 300 L 50 50 3 1 B
X PTA5/USB_CLKIN/TPM0_CH2 31 -300 -1000 300 R 50 50 3 1 B
X XTAL0/PTA19/UART1_TX/TPM_CLKIN1/LPTMR0_ALT1 41 -300 -2000 300 R 50 50 3 1 B C
X TSI0_CH9/PTB16/SPI1_MOSI/UART0_RX/TPM_CLKIN0/SPI1_MISO 51 3000 -1400 300 L 50 50 3 1 B
X PTA12/TPM1_CH0 32 -300 -1100 300 R 50 50 3 1 B
X PTA20/RESET_b 42 -300 -2100 300 R 50 50 3 1 B
X TSI0_CH10/PTB17/SPI1_MISO/UART0_TX/TPM_CLKIN1/SPI1_MOSI 52 3000 -1600 300 L 50 50 3 1 B
X PTA13/TPM1_CH1 33 -300 -1200 300 R 50 50 3 1 B
X ADC0_SE8/TSI0_CH0/PTB0/LLWU_P5/I2C0_SCL/TPM1_CH0 43 3000 -200 300 L 50 50 3 1 B
X TSI0_CH11/PTB18/TPM2_CH0 53 3000 -1700 300 L 50 50 3 1 B
X PTA14/SPI0_PCS0/UART0_TX 34 -300 -1300 300 R 50 50 3 1 B
X ADC0_SE9/TSI0_CH6/PTB1/I2C0_SDA/TPM1_CH1 44 3000 -400 300 L 50 50 3 1 B
X TSI0_CH12/PTB19/TPM2_CH1 54 3000 -1800 300 L 50 50 3 1 B
X PTA15/SPI0_SCK/UART0_RX 35 -300 -1500 300 R 50 50 3 1 B
X ADC0_SE12/TSI0_CH7/PTB2/I2C0_SCL/TPM2_CH0 45 3000 -600 300 L 50 50 3 1 B
X TSI0_CH1/PTA0/TPM0_CH5/SWD_CLK 26 -300 -100 300 R 50 50 3 1 B
X PTA16/SPI0_MOSI/SPI0_MISO 36 -300 -1700 300 R 50 50 3 1 B
X ADC0_SE13/TSI0_CH8/PTB3/I2C0_SDA/TPM2_CH1 46 3000 -800 300 L 50 50 3 1 B
X TSI0_CH2/PTA1/UART0_RX/TPM2_CH0 27 -300 -300 300 R 50 50 3 1 B
X PTA17/SPI0_MISO/SPI0_MOSI 37 -300 -1800 300 R 50 50 3 1 B
X PTB8/EXTRG_IN 47 3000 -900 300 L 50 50 3 1 B
X TSI0_CH3/PTA2/UART0_TX/TPM2_CH1 28 -300 -500 300 R 50 50 3 1 B
X PTB9 48 3000 -1000 300 L 50 50 3 1 B
X TSI0_CH4/PTA3/I2C1_SCL/TPM0_CH0/SWD_DIO 29 -300 -700 300 R 50 50 3 1 B
X PTB10/SPI1_PCS0 49 3000 -1100 300 L 50 50 3 1 B
S 0 0 2900 -2500 4 1 0 N
X PTC13/TPM_CLKIN1 70 -300 -2200 300 R 50 50 4 1 B
X PTD7/SPI1_MISO/UART0_TX/SPI1_MOSI 80 3200 -1600 300 L 50 50 4 1 B
X PTC4/LLWU_P8/SPI0_PCS0/UART1_TX/TPM0_CH3 61 -300 -900 300 R 50 50 4 1 B
X PTC16 71 -300 -2300 300 R 50 50 4 1 B
X PTC5/LLWU_P9/SPI0_SCK/LPTMR0_ALT2/CMP0_OUT 62 -300 -1100 300 R 50 50 4 1 O
X PTC17 72 -300 -2400 300 R 50 50 4 1 B
X CMP0_IN0/PTC6/LLWU_P10/SPI0_MOSI/EXTRG_IN/SPI0_MISO 63 -300 -1300 300 R 50 50 4 1 B
X PTD0/SPI0_PCS0/TPM0_CH0 73 3200 -200 300 L 50 50 4 1 B
X CMP0_IN1/PTC7/SPI0_MISO/SPI0_MOSI 64 -300 -1500 300 R 50 50 4 1 B
X ADC0_SE5b/PTD1/SPI0_SCK/TPM0_CH1 74 3200 -400 300 L 50 50 4 1 B
X ADC0_SE14/TSI0_CH13/PTC0/EXTRG_IN/CMP0_OUT 55 -300 -100 300 R 50 50 4 1 O
X CMP0_IN2/PTC8/I2C0_SCL/TPM0_CH4 65 -300 -1700 300 R 50 50 4 1 B
X PTD2/SPI0_MOSI/UART2_RX/TPM0_CH2/SPI0_MISO 75 3200 -600 300 L 50 50 4 1 B
X ADC0_SE15/TSI0_CH14/PTC1/LLWU_P6/RTC_CLKIN/I2C1_SCL/TPM0_CH0 56 -300 -300 300 R 50 50 4 1 B
X CMP0_IN3/PTC9/I2C0_SDA/TPM0_CH5 66 -300 -1800 300 R 50 50 4 1 B
X PTD3/SPI0_MISO/UART2_TX/TPM0_CH3/SPI0_MOSI 76 3200 -800 300 L 50 50 4 1 B
X ADC0_SE11/TSI0_CH15/PTC2/I2C1_SDA/TPM0_CH1 57 -300 -500 300 R 50 50 4 1 B
X PTC10/I2C1_SCL 67 -300 -1900 300 R 50 50 4 1 B
X PTD4/LLWU_P14/SPI1_PCS0/UART2_RX/TPM0_CH4 77 3200 -1000 300 L 50 50 4 1 B
X PTC3/LLWU_P7/UART1_RX/TPM0_CH2/CLKOUT 58 -300 -700 300 R 50 50 4 1 O
X PTC11/I2C1_SDA 68 -300 -2000 300 R 50 50 4 1 B
X ADC0_SE6b/PTD5/SPI1_SCK/UART2_TX/TPM0_CH5 78 3200 -1200 300 L 50 50 4 1 B
X PTC12/TPM_CLKIN0 69 -300 -2100 300 R 50 50 4 1 B
X ADC0_SE7b/PTD6/LLWU_P15/SPI1_MOSI/UART0_RX/SPI1_MISO 79 3200 -1400 300 L 50 50 4 1 B
S 0 0 2600 -1100 5 1 0 N
X PTE0/UART1_TX/RTC_CLKOUT/CMP0_OUT/I2C1_SDA 1 -300 -100 300 R 50 50 5 1 O
X CMP0_IN5/ADC0_SE4b/PTE29/TPM0_CH2/TPM_CLKIN0 21 -300 -800 300 R 50 50 5 1 B
X DAC0_OUT/ADC0_SE23/CMP0_IN4/PTE30/TPM0_CH3/TPM_CLKIN1 22 -300 -900 300 R 50 50 5 1 O
X ADC0_DP0/ADC0_SE0/PTE20/TPM1_CH0/UART0_TX 13 -300 -200 300 R 50 50 5 1 B
X PTE31/TPM0_CH4 23 -300 -1000 300 R 50 50 5 1 B
X ADC0_DM0/ADC0_SE4a/PTE21/TPM1_CH1/UART0_RX 14 -300 -300 300 R 50 50 5 1 B
X PTE24/TPM0_CH0/I2C0_SCL 24 -300 -600 300 R 50 50 5 1 B
X ADC0_DP3/ADC0_SE3/PTE22/TPM2_CH0/UART2_TX 15 -300 -400 300 R 50 50 5 1 B
X PTE25/TPM0_CH1/I2C0_SDA 25 -300 -700 300 R 50 50 5 1 B
X ADC0_DM3/ADC0_SE7a/PTE23/TPM2_CH1/UART2_RX 16 -300 -500 300 R 50 50 5 1 B
ENDDRAW
ENDDEF
#
#End Library
