Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Oct  9 19:53:37 2018
| Host             : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7vx690tffg1761-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.626        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.272        |
| Device Static (W)        | 0.354        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 99.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |        7 |       --- |             --- |
| Slice Logic              |     0.016 |    29994 |       --- |             --- |
|   LUT as Logic           |     0.014 |    11949 |    433200 |            2.76 |
|   CARRY4                 |     0.001 |      934 |    108300 |            0.86 |
|   Register               |    <0.001 |    11293 |    866400 |            1.30 |
|   LUT as Distributed RAM |    <0.001 |       72 |    174200 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |      346 |    433200 |            0.08 |
|   LUT as Shift Register  |    <0.001 |      714 |    174200 |            0.41 |
|   Others                 |    <0.001 |     2297 |       --- |             --- |
| Signals                  |     0.034 |    25819 |       --- |             --- |
| Block RAM                |     0.061 |      772 |      1470 |           52.52 |
| MMCM                     |     0.107 |        1 |        20 |            5.00 |
| DSPs                     |     0.005 |       79 |      3600 |            2.19 |
| I/O                      |     0.004 |        5 |       850 |            0.59 |
| Static Power             |     0.354 |          |           |                 |
| Total                    |     0.626 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.360 |       0.158 |      0.202 |
| Vccaux    |       1.800 |     0.114 |       0.061 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.024 |       0.005 |      0.019 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                  | Constraint (ns) |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0 |            20.0 |
| clk_p                                                      | clk_p                                                   |             5.0 |
| clkfbout_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0 |             5.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i               |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE      |            33.3 |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                   |     0.272 |
|   design_1_i                                                                       |     0.272 |
|     BRAM1                                                                          |     0.017 |
|       U0                                                                           |     0.017 |
|         inst_blk_mem_gen                                                           |     0.017 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                    |     0.017 |
|             valid.cstr                                                             |     0.017 |
|               has_mux_a.A                                                          |    <0.001 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[10].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[14].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[16].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[17].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[18].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[19].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[20].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[21].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[22].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[23].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[24].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[25].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[26].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[27].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[28].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[29].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[30].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[31].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[32].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[33].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[34].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[35].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[36].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[37].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[38].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[39].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[3].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[40].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[41].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[42].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[43].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[44].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[45].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[46].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[47].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[48].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[49].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[4].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[50].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[51].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[52].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[53].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[54].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[55].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[56].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[57].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[58].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[59].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[5].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[60].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[61].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[62].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[63].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|     BRAM2                                                                          |     0.015 |
|       U0                                                                           |     0.015 |
|         inst_blk_mem_gen                                                           |     0.015 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                    |     0.015 |
|             valid.cstr                                                             |     0.015 |
|               has_mux_a.A                                                          |    <0.001 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[10].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[14].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[16].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[17].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[18].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[19].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[20].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[21].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[22].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[23].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[24].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[25].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[26].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[27].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[28].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[29].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[30].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[31].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[32].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[33].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[34].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[35].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[36].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[37].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[38].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[39].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[3].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[40].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[41].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[42].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[43].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[44].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[45].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[46].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[47].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[48].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[49].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[4].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[50].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[51].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[52].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[53].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[54].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[55].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[56].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[57].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[58].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[59].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[5].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[60].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[61].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[62].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[63].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|     BRAM_TRCL1                                                                     |     0.002 |
|       U0                                                                           |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                 |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                      |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                     |    <0.001 |
|             I_RD_CHNL                                                              |    <0.001 |
|               I_WRAP_BRST                                                          |    <0.001 |
|             I_WR_CHNL                                                              |    <0.001 |
|               BID_FIFO                                                             |    <0.001 |
|               I_WRAP_BRST                                                          |    <0.001 |
|     BRAM_TRCL2                                                                     |     0.001 |
|       U0                                                                           |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                 |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                      |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                     |    <0.001 |
|             I_RD_CHNL                                                              |    <0.001 |
|               I_WRAP_BRST                                                          |    <0.001 |
|             I_WR_CHNL                                                              |    <0.001 |
|               BID_FIFO                                                             |    <0.001 |
|               I_WRAP_BRST                                                          |    <0.001 |
|     Filter2D_Core                                                                  |     0.071 |
|       inst                                                                         |     0.071 |
|         AXIvideo2Mat_U0                                                            |    <0.001 |
|         Array2D2Mat_U0                                                             |    <0.001 |
|         Filter2D_Core_ctrl_s_axi_U                                                 |    <0.001 |
|         GaussianBlur_U0                                                            |     0.045 |
|           grp_Filter2D_fu_54                                                       |     0.017 |
|             LineBuffer_val_1_U                                                     |     0.001 |
|               Filter2D_LineBuffhbi_ram_U                                           |     0.001 |
|             LineBuffer_val_2_U                                                     |     0.001 |
|               Filter2D_LineBuffhbi_ram_U                                           |     0.001 |
|             LineBuffer_val_3_U                                                     |     0.001 |
|               Filter2D_LineBuffhbi_ram_U                                           |     0.001 |
|             LineBuffer_val_4_U                                                     |     0.001 |
|               Filter2D_LineBuffhbi_ram_U                                           |     0.001 |
|           grp_getGaussianKernel_fu_48                                              |     0.028 |
|             Filter2D_Core_fadbkb_U27                                               |     0.002 |
|               Filter2D_Core_ap_fadd_2_full_dsp_32_u                                |     0.002 |
|                 U0                                                                 |     0.002 |
|                   i_synth                                                          |     0.002 |
|                     ADDSUB_OP.ADDSUB                                               |     0.002 |
|                       SPEED_OP.DSP.OP                                              |     0.002 |
|                         A_IP_DELAY                                                 |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_IP_DELAY                                                 |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         DSP48E1_BODY.ALIGN_ADD                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                           ZERO_14_DET.CARRY_MUX                                    |     0.000 |
|                           ZERO_14_DET.ZERO_DET                                     |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DSP48E1_BODY.EXP                                           |    <0.001 |
|                           A_EXP_DELAY                                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           A_SIGN_DELAY                                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           BMA_EXP_DELAY                                            |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           B_EXP_DELAY                                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           B_SIGN_DELAY                                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           COND_DET_A                                               |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                            |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                           |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                               CARRY_ZERO_DET                                       |    <0.001 |
|                           COND_DET_B                                               |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ONE_DEL                            |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                             EXP_DET_LUT.EXP_ALL_ZERO_DEL                           |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                             MANT_CARRY.MANT_ALL_ZERO_DET                           |    <0.001 |
|                               CARRY_ZERO_DET                                       |    <0.001 |
|                           DET_SIGN_DELAY                                           |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_OFF.LRG_EXP_DELAY                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_OFF.STRUCT_ADD                                       |    <0.001 |
|                           NUMB_CMP                                                 |    <0.001 |
|                             NOT_FAST.CMP                                           |    <0.001 |
|                               C_CHAIN                                              |    <0.001 |
|                           STATE_DELAY                                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           SUB_DELAY                                                |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           merged_sub_mux.STRUCT_ADD                                |    <0.001 |
|                         DSP48E1_BODY.NORM_RND                                      |    <0.001 |
|                           FULL_USAGE_DSP.LOD                                       |    <0.001 |
|                             LEAD16_DELAY                                           |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                             NORM_DELAY                                             |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                           FULL_USAGE_DSP.SHIFT_RND                                 |    <0.001 |
|                           FULL_USAGE_DSP.mant_in_delay                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           FULL_USAGE_DSP.mod_lod_delay                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           FULL_USAGE_DSP.zeros_delay                               |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|             Filter2D_Core_fcmfYi_U41                                               |    <0.001 |
|               Filter2D_Core_ap_fcmp_0_no_dsp_32_u                                  |    <0.001 |
|                 U0                                                                 |    <0.001 |
|                   i_synth                                                          |    <0.001 |
|                     COMP_OP.SPD.OP                                                 |    <0.001 |
|                       STRUCT_CMP.A_EXP_ALL_ONE_DET                                 |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       STRUCT_CMP.A_FRAC_NOT_ZERO_DET                               |    <0.001 |
|                         WIDE_NOR                                                   |    <0.001 |
|                       STRUCT_CMP.A_GT_B_DET                                        |    <0.001 |
|                         C_CHAIN                                                    |    <0.001 |
|                       STRUCT_CMP.EXP_ALL_ZERO_DET                                  |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|             Filter2D_Core_fdidEe_U34                                               |     0.007 |
|               Filter2D_Core_ap_fdiv_5_no_dsp_32_u                                  |     0.007 |
|                 U0                                                                 |     0.007 |
|                   i_synth                                                          |     0.007 |
|                     DIV_OP.SPD.OP                                                  |     0.007 |
|                       EXP                                                          |    <0.001 |
|                         EXP_PRE_RND_DEL                                            |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FLOW_DEC_DEL                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FLOW_UP_DEL                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         SIGN_UP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         STATE_UP_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       MANT_DIV                                                     |     0.007 |
|                         Q_MANT_DEL                                                 |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         RT[0].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[10].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[11].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[12].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[13].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                             Q_DEL                                                  |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                         RT[13].MANT_DEL                                            |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         RT[14].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[15].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[16].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[17].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[18].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[19].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[1].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[20].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                             Q_DEL                                                  |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                         RT[20].MANT_DEL                                            |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         RT[20].Q_DEL                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         RT[21].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[22].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[23].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[24].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[25].ADDSUB                                              |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[2].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[3].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[4].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[5].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[6].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                             Q_DEL                                                  |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                         RT[6].MANT_DEL                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         RT[7].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[8].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                         RT[9].ADDSUB                                               |    <0.001 |
|                           ADDSUB                                                   |    <0.001 |
|                       OP                                                           |    <0.001 |
|                       ROUND                                                        |    <0.001 |
|                         EXP_ADD.ADD                                                |    <0.001 |
|                         LOGIC.RND1                                                 |    <0.001 |
|                         LOGIC.RND2                                                 |    <0.001 |
|                         RND_BIT_GEN                                                |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                      |    <0.001 |
|             Filter2D_Core_fexg8j_U42                                               |     0.010 |
|               Filter2D_Core_ap_fexp_3_full_dsp_32_u                                |     0.010 |
|                 U0                                                                 |     0.010 |
|                   i_synth                                                          |     0.010 |
|                     EXP_OP.i_sp_or_dp.OP                                           |     0.010 |
|                       g_Fr_sp_dsp.i_calculate_Fr                                   |    <0.001 |
|                       i_XFix_at_Xf                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       i_Xi_at_op                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       i_Xi_gt_bias_sub1                                            |    <0.001 |
|                         C_CHAIN                                                    |    <0.001 |
|                       i_Z_at_e2zm1                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       i_calculate_Xf                                               |     0.003 |
|                         dsp.one.dsp48e1_add                                        |     0.003 |
|                       i_calculate_e2A                                              |     0.005 |
|                       i_calculate_e2zmzm1                                          |    <0.001 |
|                       i_ccm_ln2                                                    |    <0.001 |
|                         g_tables[0].i_addsub                                       |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                         g_tables[1].i_addsub                                       |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                       i_ccm_recip_ln2                                              |    <0.001 |
|                         g_tables[0].i_addsub                                       |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                         g_tables[1].i_addsub                                       |    <0.001 |
|                           dsp.one.dsp48e1_add                                      |    <0.001 |
|                       i_recombination                                              |    <0.001 |
|                         result_delay                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       i_renorm_and_round                                           |    <0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                           |    <0.001 |
|                         RND_BIT_GEN                                                |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                      |    <0.001 |
|                       i_res_exp                                                    |    <0.001 |
|                       i_shift_to_fixed                                             |    <0.001 |
|                         ALIGN_Z_D                                                  |     0.000 |
|                           EQ_ZERO                                                  |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         ROUND                                                      |    <0.001 |
|                       i_special_detect                                             |    <0.001 |
|                         detector                                                   |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_LUTS.CHUNK_IS_ZERO_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                         input_sign_delay_balance                                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         range_overflow_detect                                      |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                             CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL            |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                         range_underflow_detect                                     |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                             CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL            |    <0.001 |
|                               i_pipe                                               |    <0.001 |
|                         specialcase_delay_balance                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       i_unbiased_is_127                                            |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       i_unbiased_lower_not_all_zeros                               |    <0.001 |
|                         WIDE_NOR                                                   |    <0.001 |
|             Filter2D_Core_fmucud_U28                                               |     0.001 |
|               Filter2D_Core_ap_fmul_0_max_dsp_32_u                                 |     0.001 |
|                 U0                                                                 |     0.001 |
|                   i_synth                                                          |     0.001 |
|                     MULT.OP                                                        |     0.001 |
|                       EXP                                                          |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         EXP_ADD.C_CHAIN                                            |    <0.001 |
|                       MULT                                                         |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |    <0.001 |
|                           DSP1                                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                       R_AND_R                                                      |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|             Filter2D_Core_fmucud_U29                                               |    <0.001 |
|               Filter2D_Core_ap_fmul_0_max_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |    <0.001 |
|                   i_synth                                                          |    <0.001 |
|                     MULT.OP                                                        |    <0.001 |
|                       EXP                                                          |    <0.001 |
|                         COND_DET_A                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         COND_DET_B                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         EXP_ADD.C_CHAIN                                            |    <0.001 |
|                       MULT                                                         |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |    <0.001 |
|                           DSP1                                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                       R_AND_R                                                      |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|             Filter2D_Core_fmucud_U30                                               |    <0.001 |
|               Filter2D_Core_ap_fmul_0_max_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |    <0.001 |
|                   i_synth                                                          |    <0.001 |
|                     MULT.OP                                                        |    <0.001 |
|                       EXP                                                          |    <0.001 |
|                         COND_DET_A                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         COND_DET_B                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         EXP_ADD.C_CHAIN                                            |    <0.001 |
|                       MULT                                                         |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |    <0.001 |
|                           DSP1                                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                       R_AND_R                                                      |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|             Filter2D_Core_fmucud_U31                                               |    <0.001 |
|               Filter2D_Core_ap_fmul_0_max_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |    <0.001 |
|                   i_synth                                                          |    <0.001 |
|                     MULT.OP                                                        |    <0.001 |
|                       EXP                                                          |    <0.001 |
|                         COND_DET_A                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         COND_DET_B                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         EXP_ADD.C_CHAIN                                            |    <0.001 |
|                       MULT                                                         |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |    <0.001 |
|                           DSP1                                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                       R_AND_R                                                      |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|             Filter2D_Core_fmucud_U32                                               |    <0.001 |
|               Filter2D_Core_ap_fmul_0_max_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |    <0.001 |
|                   i_synth                                                          |    <0.001 |
|                     MULT.OP                                                        |    <0.001 |
|                       EXP                                                          |    <0.001 |
|                         COND_DET_A                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         COND_DET_B                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         EXP_ADD.C_CHAIN                                            |    <0.001 |
|                       MULT                                                         |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |    <0.001 |
|                           DSP1                                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                       R_AND_R                                                      |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|             Filter2D_Core_fmucud_U33                                               |    <0.001 |
|               Filter2D_Core_ap_fmul_0_max_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |    <0.001 |
|                   i_synth                                                          |    <0.001 |
|                     MULT.OP                                                        |    <0.001 |
|                       EXP                                                          |    <0.001 |
|                         COND_DET_A                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         COND_DET_B                                                 |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|                         EXP_ADD.C_CHAIN                                            |    <0.001 |
|                       MULT                                                         |    <0.001 |
|                         DSP48E1_SPD_SGL_VARIANT.FIX_MULT                           |    <0.001 |
|                           DSP1                                                     |    <0.001 |
|                           DSP2                                                     |    <0.001 |
|                       R_AND_R                                                      |    <0.001 |
|                         LAT_OPT.FULL.R_AND_R                                       |    <0.001 |
|                           DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                           |    <0.001 |
|             Filter2D_Core_fpeeOg_U35                                               |    <0.001 |
|               Filter2D_Core_ap_fpext_0_no_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |     0.000 |
|                   i_synth                                                          |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                           |     0.000 |
|                       EXP                                                          |     0.000 |
|                         COND_DET                                                   |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|             Filter2D_Core_fpeeOg_U36                                               |    <0.001 |
|               Filter2D_Core_ap_fpext_0_no_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |     0.000 |
|                   i_synth                                                          |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                           |     0.000 |
|                       EXP                                                          |     0.000 |
|                         COND_DET                                                   |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|             Filter2D_Core_fpeeOg_U37                                               |    <0.001 |
|               Filter2D_Core_ap_fpext_0_no_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |     0.000 |
|                   i_synth                                                          |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                           |     0.000 |
|                       EXP                                                          |     0.000 |
|                         COND_DET                                                   |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|             Filter2D_Core_fpeeOg_U38                                               |    <0.001 |
|               Filter2D_Core_ap_fpext_0_no_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |     0.000 |
|                   i_synth                                                          |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                           |     0.000 |
|                       EXP                                                          |     0.000 |
|                         COND_DET                                                   |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|             Filter2D_Core_fpeeOg_U39                                               |    <0.001 |
|               Filter2D_Core_ap_fpext_0_no_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |     0.000 |
|                   i_synth                                                          |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                           |     0.000 |
|                       EXP                                                          |     0.000 |
|                         COND_DET                                                   |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|             Filter2D_Core_fpeeOg_U40                                               |    <0.001 |
|               Filter2D_Core_ap_fpext_0_no_dsp_32_u                                 |    <0.001 |
|                 U0                                                                 |     0.000 |
|                   i_synth                                                          |     0.000 |
|                     FLT_TO_FLT_OP.SPD.OP                                           |     0.000 |
|                       EXP                                                          |     0.000 |
|                         COND_DET                                                   |     0.000 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |     0.000 |
|                             CARRY_ZERO_DET                                         |     0.000 |
|         Mat2AXIvideo_U0                                                            |    <0.001 |
|         Mat2Array2D_U0                                                             |     0.002 |
|         dst_val_U                                                                  |     0.002 |
|           Filter2D_Core_srcmb6_memcore_U                                           |     0.002 |
|             Filter2D_Core_srcmb6_memcore_ram_U                                     |     0.002 |
|         p_dst_cols_V_c20_U                                                         |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                      |    <0.001 |
|         p_dst_cols_V_c_U                                                           |    <0.001 |
|           U_fifo_w32_d5_A_ram                                                      |    <0.001 |
|         p_dst_data_stream_0_s_U                                                    |    <0.001 |
|           U_fifo_w8_d2_A_ram                                                       |    <0.001 |
|         p_dst_rows_V_c19_U                                                         |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                      |    <0.001 |
|         p_dst_rows_V_c_U                                                           |    <0.001 |
|           U_fifo_w32_d5_A_ram                                                      |    <0.001 |
|         p_src_cols_V_c18_U                                                         |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                      |    <0.001 |
|         p_src_cols_V_c_U                                                           |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                      |    <0.001 |
|         p_src_data_stream_0_s_U                                                    |    <0.001 |
|           U_fifo_w8_d2_A_ram                                                       |    <0.001 |
|         p_src_rows_V_c17_U                                                         |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                      |    <0.001 |
|         p_src_rows_V_c_U                                                           |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                      |    <0.001 |
|         sigma_c_U                                                                  |    <0.001 |
|           U_fifo_w32_d4_A_ram                                                      |    <0.001 |
|         src_cols_c_U                                                               |    <0.001 |
|           U_fifo_w32_d4_A_ram                                                      |    <0.001 |
|         src_rows_c_U                                                               |    <0.001 |
|           U_fifo_w32_d4_A_ram                                                      |    <0.001 |
|         src_val_U                                                                  |     0.016 |
|           Filter2D_Core_srcmb6_memcore_U                                           |     0.016 |
|             Filter2D_Core_srcmb6_memcore_ram_U                                     |     0.016 |
|         start_for_Mat2AXIpcA_U                                                     |    <0.001 |
|         start_for_Mat2Arrocq_U                                                     |    <0.001 |
|     INTC                                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         INTC_CORE_I                                                                |    <0.001 |
|     UART                                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         UARTLITE_CORE_I                                                            |    <0.001 |
|           BAUD_RATE_I                                                              |    <0.001 |
|           UARTLITE_RX_I                                                            |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|             SRL_FIFO_I                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|           UARTLITE_TX_I                                                            |    <0.001 |
|             SRL_FIFO_I                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|     VDMA                                                                           |     0.012 |
|       U0                                                                           |     0.012 |
|         AXI_LITE_REG_INTERFACE_I                                                   |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I         |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I         |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I  |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                   |     0.001 |
|           I_CMDSTS                                                                 |    <0.001 |
|           I_SM                                                                     |    <0.001 |
|           I_STS_MNGR                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                          |    <0.001 |
|           VIDEO_REG_I                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                             |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                        |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO        |    <0.001 |
|             fg_inst                                                                |    <0.001 |
|               inst_fifo_gen                                                        |    <0.001 |
|                 gconvfifo.rf                                                       |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                            |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                          |    <0.001 |
|           I_DMA_REGISTER                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                          |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                               |    <0.001 |
|           I_CMDSTS                                                                 |    <0.001 |
|           I_SM                                                                     |    <0.001 |
|           I_STS_MNGR                                                               |    <0.001 |
|           VIDEO_GENLOCK_I                                                          |    <0.001 |
|           VIDEO_REG_I                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                   |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                             |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                        |    <0.001 |
|           GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO        |    <0.001 |
|             fg_inst                                                                |    <0.001 |
|               inst_fifo_gen                                                        |    <0.001 |
|                 gconvfifo.rf                                                       |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                            |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                          |    <0.001 |
|           I_DMA_REGISTER                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                          |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                               |    <0.001 |
|         I_AXI_DMA_INTRPT                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.005 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.002 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |    <0.001 |
|               I_DATA_FIFO                                                          |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_fwft.rdpp1_inst                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_MSTR_PCC                                                             |    <0.001 |
|             I_RD_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                      |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.004 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |    <0.001 |
|               I_DATA_FIFO                                                          |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|               I_XD_FIFO                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_fwft.rdpp1_inst                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                  |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 SLICE_INSERTION                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_WR_STATUS_CNTLR                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                   |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                   |    <0.001 |
|     clk_wiz_1                                                                      |     0.114 |
|       inst                                                                         |     0.114 |
|     mdm_1                                                                          |    <0.001 |
|       U0                                                                           |    <0.001 |
|         MDM_Core_I1                                                                |    <0.001 |
|           JTAG_CONTROL_I                                                           |    <0.001 |
|             Use_BSCAN.FDC_I                                                        |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                    |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                             |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                              |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                              |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                |    <0.001 |
|         Use_E2.BSCAN_I                                                             |    <0.001 |
|     microblaze_0                                                                   |     0.014 |
|       U0                                                                           |     0.014 |
|         MicroBlaze_Core_I                                                          |     0.014 |
|           Performance.Core                                                         |     0.014 |
|             Data_Flow_I                                                            |     0.007 |
|               ALU_I                                                                |     0.005 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                   Last_Bit.MULT_AND_I                                              |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |     0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|               Byte_Doublet_Handle_gti_I                                            |    <0.001 |
|               Data_Flow_Logic_I                                                    |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                     |    <0.001 |
|               Operand_Select_I                                                     |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                |    <0.001 |
|               Register_File_I                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|               Shift_Logic_Module_I                                                 |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                  |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                    |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                 |     0.000 |
|               Zero_Detect_I                                                        |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|               exception_registers_I1                                               |    <0.001 |
|                 CarryIn_MUXCY                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                          |    <0.001 |
|               msr_reg_i                                                            |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                   |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                   |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                              |    <0.001 |
|             Decode_I                                                               |     0.006 |
|               PC_Module_I                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                           |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                  |     0.000 |
|               PreFetch_Buffer_I1                                                   |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                        |    <0.001 |
|                 Last_Sel_DFF                                                       |    <0.001 |
|                 Mux_Select_Empty_LUT6                                              |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                           |    <0.001 |
|                 OF_Valid_DFF                                                       |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                       |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                       |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                   |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                   |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                              |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                             |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                    |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                     |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               if_pc_incr_carry_and_0                                               |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               if_pc_incr_carry_and_3                                               |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               jump_logic_I1                                                        |     0.002 |
|                 MUXCY_JUMP_CARRY                                                   |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                  |     0.002 |
|               mem_PipeRun_carry_and                                                |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                         |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                             |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                               |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                 |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                           |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|                 sync_bits[1].sync_bit                                              |    <0.001 |
|                 sync_bits[2].sync_bit                                              |    <0.001 |
|                 sync_bits[3].sync_bit                                              |    <0.001 |
|                 sync_bits[4].sync_bit                                              |    <0.001 |
|                 sync_bits[5].sync_bit                                              |    <0.001 |
|                 sync_bits[6].sync_bit                                              |    <0.001 |
|                 sync_bits[7].sync_bit                                              |    <0.001 |
|                 sync_bits[9].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                 Compare[0].MUXCY_I                                                 |    <0.001 |
|                 Compare[0].SRLC16E_I                                               |    <0.001 |
|                 Compare[1].MUXCY_I                                                 |     0.000 |
|                 Compare[1].SRLC16E_I                                               |    <0.001 |
|                 Compare[2].MUXCY_I                                                 |     0.000 |
|                 Compare[2].SRLC16E_I                                               |    <0.001 |
|                 Compare[3].MUXCY_I                                                 |     0.000 |
|                 Compare[3].SRLC16E_I                                               |    <0.001 |
|                 Compare[4].MUXCY_I                                                 |    <0.001 |
|                 Compare[4].SRLC16E_I                                               |    <0.001 |
|                 Compare[5].MUXCY_I                                                 |     0.000 |
|                 Compare[5].SRLC16E_I                                               |    <0.001 |
|                 Compare[6].MUXCY_I                                                 |     0.000 |
|                 Compare[6].SRLC16E_I                                               |    <0.001 |
|                 Compare[7].MUXCY_I                                                 |     0.000 |
|                 Compare[7].SRLC16E_I                                               |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|               sync_trig_out_0                                                      |    <0.001 |
|             instr_mux_I                                                            |    <0.001 |
|               Mux_LD.LD_inst                                                       |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|             mem_databus_ready_sel_carry_or                                         |    <0.001 |
|               MUXCY_I                                                              |    <0.001 |
|           Reset_DFF                                                                |    <0.001 |
|           Using_Async_Interrupt.Interrupt_DFF                                      |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                          |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                          |    <0.001 |
|     microblaze_0_axi_periph                                                        |     0.007 |
|       m00_couplers                                                                 |     0.001 |
|         auto_pc                                                                    |     0.001 |
|           inst                                                                     |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m01_couplers                                                                 |    <0.001 |
|         auto_pc                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |    <0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |     0.000 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m04_couplers                                                                 |     0.002 |
|         auto_pc                                                                    |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.002 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       m05_couplers                                                                 |     0.002 |
|         auto_pc                                                                    |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.002 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s00_couplers                                                                 |     0.000 |
|         auto_pc                                                                    |     0.000 |
|           inst                                                                     |     0.000 |
|       xbar                                                                         |     0.002 |
|         inst                                                                       |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.002 |
|             addr_arbiter_inst                                                      |     0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     microblaze_0_local_memory                                                      |     0.018 |
|       dlmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       dlmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       ilmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       ilmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       lmb_bram                                                                     |     0.018 |
|         U0                                                                         |     0.018 |
|           inst_blk_mem_gen                                                         |     0.018 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |     0.018 |
|               valid.cstr                                                           |     0.018 |
|                 has_mux_a.A                                                        |    <0.001 |
|                 has_mux_b.B                                                        |    <0.001 |
|                 ramloop[0].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[100].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[101].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[102].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[103].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[104].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[105].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[106].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[107].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[108].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[109].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[10].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[110].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[111].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[112].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[113].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[114].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[115].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[116].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[117].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[118].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[119].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[11].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[120].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[121].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[122].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[123].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[124].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[125].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[126].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[127].ram.r                                                 |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[12].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[13].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[14].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[15].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[16].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[17].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[18].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[19].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[20].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[21].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[22].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[23].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[24].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[25].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[26].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[27].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[28].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[29].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[2].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[30].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[31].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[32].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[33].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[34].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[35].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[36].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[37].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[38].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[39].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[3].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[40].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[41].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[42].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[43].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[44].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[45].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[46].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[47].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[48].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[49].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[4].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[50].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[51].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[52].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[53].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[54].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[55].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[56].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[57].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[58].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[59].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[5].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[60].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[61].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[62].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[63].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[64].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[65].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[66].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[67].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[68].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[69].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[6].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[70].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[71].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[72].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[73].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[74].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[75].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[76].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[77].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[78].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[79].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[7].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[80].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[81].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[82].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[83].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[84].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[85].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[86].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[87].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[88].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[89].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[8].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[90].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[91].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[92].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[93].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[94].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[95].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[96].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[97].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[98].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[99].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[9].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|     rst_clk_wiz_1_100M                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                               |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     xlconcat_0                                                                     |     0.000 |
+------------------------------------------------------------------------------------+-----------+


