{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548792358540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548792371034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 29 18:05:57 2019 " "Processing started: Tue Jan 29 18:05:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548792371034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792371034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS2_PROJETO -c NIOS2_PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792371035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548792371944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548792371945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/NIOS2_Design.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/NIOS2_Design.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design " "Found entity 1: NIOS2_Design" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_irq_mapper " "Found entity 1: NIOS2_Design_irq_mapper" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0 " "Found entity 1: NIOS2_Design_mm_interconnect_0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS2_Design_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403867 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_mux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_demux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_rsp_demux " "Found entity 1: NIOS2_Design_mm_interconnect_0_rsp_demux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_mux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_mux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS2_Design_mm_interconnect_0_cmd_demux" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403900 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_009_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_009_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403913 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_009 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_009" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_003_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403916 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_003 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_003" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403920 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_002 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_002" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403923 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router_001 " "Found entity 2: NIOS2_Design_mm_interconnect_0_router_001" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_Design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_Design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS2_Design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1548792403925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS2_Design_mm_interconnect_0_router_default_decode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403927 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_mm_interconnect_0_router " "Found entity 2: NIOS2_Design_mm_interconnect_0_router" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_uart_tx " "Found entity 1: NIOS2_Design_uart_tx" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403956 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_uart_rx_stimulus_source " "Found entity 2: NIOS2_Design_uart_rx_stimulus_source" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403956 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_Design_uart_rx " "Found entity 3: NIOS2_Design_uart_rx" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403956 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_Design_uart_regs " "Found entity 4: NIOS2_Design_uart_regs" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403956 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_Design_uart " "Found entity 5: NIOS2_Design_uart" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_timer_0 " "Found entity 1: NIOS2_Design_timer_0" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_SDRAM_input_efifo_module " "Found entity 1: NIOS2_Design_SDRAM_input_efifo_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403966 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_SDRAM " "Found entity 2: NIOS2_Design_SDRAM" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2 " "Found entity 1: NIOS2_Design_NIOS2" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792403968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792403968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2_cpu_ic_data_module " "Found entity 1: NIOS2_Design_NIOS2_cpu_ic_data_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_NIOS2_cpu_ic_tag_module " "Found entity 2: NIOS2_Design_NIOS2_cpu_ic_tag_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_Design_NIOS2_cpu_bht_module " "Found entity 3: NIOS2_Design_NIOS2_cpu_bht_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_Design_NIOS2_cpu_register_bank_a_module " "Found entity 4: NIOS2_Design_NIOS2_cpu_register_bank_a_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_Design_NIOS2_cpu_register_bank_b_module " "Found entity 5: NIOS2_Design_NIOS2_cpu_register_bank_b_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS2_Design_NIOS2_cpu_dc_tag_module " "Found entity 6: NIOS2_Design_NIOS2_cpu_dc_tag_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS2_Design_NIOS2_cpu_dc_data_module " "Found entity 7: NIOS2_Design_NIOS2_cpu_dc_data_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS2_Design_NIOS2_cpu_dc_victim_module " "Found entity 8: NIOS2_Design_NIOS2_cpu_dc_victim_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS2_Design_NIOS2_cpu_tlb_module " "Found entity 9: NIOS2_Design_NIOS2_cpu_tlb_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS2_Design_NIOS2_cpu_nios2_oci_debug " "Found entity 10: NIOS2_Design_NIOS2_cpu_nios2_oci_debug" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS2_Design_NIOS2_cpu_nios2_oci_break " "Found entity 11: NIOS2_Design_NIOS2_cpu_nios2_oci_break" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk " "Found entity 12: NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk " "Found entity 13: NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS2_Design_NIOS2_cpu_nios2_oci_itrace " "Found entity 14: NIOS2_Design_NIOS2_cpu_nios2_oci_itrace" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode " "Found entity 15: NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace " "Found entity 16: NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS2_Design_NIOS2_cpu_nios2_oci_fifo " "Found entity 20: NIOS2_Design_NIOS2_cpu_nios2_oci_fifo" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS2_Design_NIOS2_cpu_nios2_oci_pib " "Found entity 21: NIOS2_Design_NIOS2_cpu_nios2_oci_pib" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOS2_Design_NIOS2_cpu_nios2_oci_im " "Found entity 22: NIOS2_Design_NIOS2_cpu_nios2_oci_im" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOS2_Design_NIOS2_cpu_nios2_performance_monitors " "Found entity 23: NIOS2_Design_NIOS2_cpu_nios2_performance_monitors" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOS2_Design_NIOS2_cpu_nios2_avalon_reg " "Found entity 24: NIOS2_Design_NIOS2_cpu_nios2_avalon_reg" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module " "Found entity 25: NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOS2_Design_NIOS2_cpu_nios2_ocimem " "Found entity 26: NIOS2_Design_NIOS2_cpu_nios2_ocimem" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOS2_Design_NIOS2_cpu_nios2_oci " "Found entity 27: NIOS2_Design_NIOS2_cpu_nios2_oci" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""} { "Info" "ISGN_ENTITY_NAME" "28 NIOS2_Design_NIOS2_cpu " "Found entity 28: NIOS2_Design_NIOS2_cpu" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792406997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792406997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2_cpu_debug_slave_wrapper " "Found entity 1: NIOS2_Design_NIOS2_cpu_debug_slave_wrapper" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2_cpu_debug_slave_sysclk " "Found entity 1: NIOS2_Design_NIOS2_cpu_debug_slave_sysclk" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2_cpu_debug_slave_tck " "Found entity 1: NIOS2_Design_NIOS2_cpu_debug_slave_tck" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2_cpu_mult_cell " "Found entity 1: NIOS2_Design_NIOS2_cpu_mult_cell" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_NIOS2_cpu_test_bench " "Found entity 1: NIOS2_Design_NIOS2_cpu_test_bench" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_MMU " "Found entity 1: NIOS2_Design_MMU" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v 5 5 " "Found 5 design units, including 5 entities, in source file NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_Design_JTAG_sim_scfifo_w " "Found entity 1: NIOS2_Design_JTAG_sim_scfifo_w" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407026 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_Design_JTAG_scfifo_w " "Found entity 2: NIOS2_Design_JTAG_scfifo_w" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407026 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_Design_JTAG_sim_scfifo_r " "Found entity 3: NIOS2_Design_JTAG_sim_scfifo_r" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407026 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_Design_JTAG_scfifo_r " "Found entity 4: NIOS2_Design_JTAG_scfifo_r" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407026 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_Design_JTAG " "Found entity 5: NIOS2_Design_JTAG" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NIOS2_PROJETO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file NIOS2_PROJETO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_PROJETO " "Found entity 1: NIOS2_PROJETO" {  } { { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407028 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_SDRAM.v(318) " "Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548792407153 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_SDRAM.v(328) " "Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548792407153 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_SDRAM.v(338) " "Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548792407153 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_Design_SDRAM.v(682) " "Verilog HDL or VHDL warning at NIOS2_Design_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1548792407158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS2_PROJETO " "Elaborating entity \"NIOS2_PROJETO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548792407334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altpll0.v 1 1 " "Using design file altpll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1548792407368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:PLL " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:PLL\"" {  } { { "NIOS2_PROJETO.bdf" "PLL" { Schematic "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 72 -608 -368 232 "PLL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792407372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:PLL\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792407661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:PLL\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792407698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:PLL\|altpll:altpll_component " "Instantiated megafunction \"altpll0:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3333 " "Parameter \"clk1_phase_shift\" = \"-3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792407700 ""}  } { { "altpll0.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/altpll0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548792407700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792407867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792407867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:PLL\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792407870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design NIOS2_Design:NIOS2 " "Elaborating entity \"NIOS2_Design\" for hierarchy \"NIOS2_Design:NIOS2\"" {  } { { "NIOS2_PROJETO.bdf" "NIOS2" { Schematic "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 0 768 1184 368 "NIOS2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792407920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_JTAG NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag " "Elaborating entity \"NIOS2_Design_JTAG\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "jtag" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792407997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_JTAG_scfifo_w NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w " "Elaborating entity \"NIOS2_Design_JTAG_scfifo_w\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "the_NIOS2_Design_JTAG_scfifo_w" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792408030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "wfifo" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792408720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792408732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792408732 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548792408732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792408829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792408829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792408830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792408887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792408887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792408889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792408907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792408907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792408910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792409017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792409017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792409019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792409189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792409189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792409192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792409370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792409370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_w:the_NIOS2_Design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792409372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_JTAG_scfifo_r NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r " "Elaborating entity \"NIOS2_Design_JTAG_scfifo_r\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|NIOS2_Design_JTAG_scfifo_r:the_NIOS2_Design_JTAG_scfifo_r\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "the_NIOS2_Design_JTAG_scfifo_r" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792409392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "NIOS2_Design_JTAG_alt_jtag_atlantic" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792410228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792410299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792410300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792410300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792410300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792410300 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548792410300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792412063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_JTAG:jtag\|alt_jtag_atlantic:NIOS2_Design_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792412537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_MMU NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu " "Elaborating entity \"NIOS2_Design_MMU\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "mmu" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792412685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792412849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792412875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_Design_MMU.hex " "Parameter \"init_file\" = \"NIOS2_Design_MMU.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792412876 ""}  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_MMU.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548792412876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_af22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_af22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_af22 " "Found entity 1: altsyncram_af22" {  } { { "db/altsyncram_af22.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_af22.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792412996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792412996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_af22 NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram\|altsyncram_af22:auto_generated " "Elaborating entity \"altsyncram_af22\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_MMU:mmu\|altsyncram:the_altsyncram\|altsyncram_af22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792412998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2 " "Elaborating entity \"NIOS2_Design_NIOS2\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "nios2" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792413137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu " "Elaborating entity \"NIOS2_Design_NIOS2_cpu\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v" "cpu" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792413309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_test_bench NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_test_bench:the_NIOS2_Design_NIOS2_cpu_test_bench " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_test_bench\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_test_bench:the_NIOS2_Design_NIOS2_cpu_test_bench\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_test_bench" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 6550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792415435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_ic_data_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_ic_data_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_ic_data" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 7554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792415634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792415776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792415915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792415915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_data_module:NIOS2_Design_NIOS2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792415917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_ic_tag_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_ic_tag_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_ic_tag" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 7620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792416366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792416366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_ic_tag_module:NIOS2_Design_NIOS2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_bht_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_bht_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_bht" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792416715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792416715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_bht_module:NIOS2_Design_NIOS2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_register_bank_a_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_register_bank_a_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_register_bank_a" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 9268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792416978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792417128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792417128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_a_module:NIOS2_Design_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_register_bank_b_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_register_bank_b_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_register_bank_b_module:NIOS2_Design_NIOS2_cpu_register_bank_b\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_register_bank_b" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_mult_cell NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_mult_cell\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_mult_cell" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 9871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792417571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792417571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792417952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792418664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_dc_tag_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_dc_tag_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_dc_tag" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792419831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792419904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_5jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792420039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792420039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_tag_module:NIOS2_Design_NIOS2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_dc_data_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_dc_data_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_dc_data" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 10225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792420496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792420496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_data_module:NIOS2_Design_NIOS2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_dc_victim_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_dc_victim_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_dc_victim" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 10337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792420983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792420983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_dc_victim_module:NIOS2_Design_NIOS2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792420985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_tlb_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_tlb_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_tlb" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 12415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792421172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792421352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qc1 " "Found entity 1: altsyncram_4qc1" {  } { { "db/altsyncram_4qc1.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_4qc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792421499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792421499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qc1 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated " "Elaborating entity \"altsyncram_4qc1\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_tlb_module:NIOS2_Design_NIOS2_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792421501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 12543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792421707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_debug NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_debug\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792421926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_debug:the_NIOS2_Design_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altera_std_synchronizer" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792422004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_break NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_break\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_break:the_NIOS2_Design_NIOS2_cpu_nios2_oci_break\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_break" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792422153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_xbrk" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792422437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_dbrk" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792422587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_itrace NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_itrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_itrace\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_itrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792422739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792422891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace\|NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode:NIOS2_Design_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_dtrace\|NIOS2_Design_NIOS2_cpu_nios2_oci_td_mode:NIOS2_Design_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792423213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_fifo NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792423357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\|NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\|NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792423592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792423738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo\|NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792423884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_pib NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_pib:the_NIOS2_Design_NIOS2_cpu_nios2_oci_pib " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_pib\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_pib:the_NIOS2_Design_NIOS2_cpu_nios2_oci_pib\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_pib" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792424030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_oci_im NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_im:the_NIOS2_Design_NIOS2_cpu_nios2_oci_im " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_oci_im\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_oci_im:the_NIOS2_Design_NIOS2_cpu_nios2_oci_im\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_im" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792424173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_avalon_reg NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_avalon_reg\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_avalon_reg:the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_avalon_reg" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792424339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_nios2_ocimem NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_nios2_ocimem\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_ocimem" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792424493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "NIOS2_Design_NIOS2_cpu_ociram_sp_ram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792424773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_altsyncram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792424866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792425005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792425005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_nios2_ocimem:the_NIOS2_Design_NIOS2_cpu_nios2_ocimem\|NIOS2_Design_NIOS2_cpu_ociram_sp_ram_module:NIOS2_Design_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_debug_slave_wrapper NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_debug_slave_tck NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_debug_slave_tck\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|NIOS2_Design_NIOS2_cpu_debug_slave_tck:the_NIOS2_Design_NIOS2_cpu_debug_slave_tck\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" "the_NIOS2_Design_NIOS2_cpu_debug_slave_tck" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_NIOS2_cpu_debug_slave_sysclk NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk " "Elaborating entity \"NIOS2_Design_NIOS2_cpu_debug_slave_sysclk\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|NIOS2_Design_NIOS2_cpu_debug_slave_sysclk:the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" "the_NIOS2_Design_NIOS2_cpu_debug_slave_sysclk" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" "NIOS2_Design_NIOS2_cpu_debug_slave_phy" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci\|NIOS2_Design_NIOS2_cpu_debug_slave_wrapper:the_NIOS2_Design_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOS2_Design_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_SDRAM NIOS2_Design:NIOS2\|NIOS2_Design_SDRAM:sdram " "Elaborating entity \"NIOS2_Design_SDRAM\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_SDRAM:sdram\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "sdram" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_SDRAM_input_efifo_module NIOS2_Design:NIOS2\|NIOS2_Design_SDRAM:sdram\|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module " "Elaborating entity \"NIOS2_Design_SDRAM_input_efifo_module\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_SDRAM:sdram\|NIOS2_Design_SDRAM_input_efifo_module:the_NIOS2_Design_SDRAM_input_efifo_module\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "the_NIOS2_Design_SDRAM_input_efifo_module" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_timer_0 NIOS2_Design:NIOS2\|NIOS2_Design_timer_0:timer_0 " "Elaborating entity \"NIOS2_Design_timer_0\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_timer_0:timer_0\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "timer_0" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart " "Elaborating entity \"NIOS2_Design_uart\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "uart" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_tx NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx " "Elaborating entity \"NIOS2_Design_uart_tx\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_tx:the_NIOS2_Design_uart_tx\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_tx" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_rx NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx " "Elaborating entity \"NIOS2_Design_uart_rx\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_rx" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_rx_stimulus_source NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx\|NIOS2_Design_uart_rx_stimulus_source:the_NIOS2_Design_uart_rx_stimulus_source " "Elaborating entity \"NIOS2_Design_uart_rx_stimulus_source\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_rx:the_NIOS2_Design_uart_rx\|NIOS2_Design_uart_rx_stimulus_source:the_NIOS2_Design_uart_rx_stimulus_source\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_rx_stimulus_source" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_uart_regs NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs " "Elaborating entity \"NIOS2_Design_uart_regs\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_uart:uart\|NIOS2_Design_uart_regs:the_NIOS2_Design_uart_regs\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "the_NIOS2_Design_uart_regs" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792425998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "mm_interconnect_0" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792426025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792426975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mmu_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "mmu_s1_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "uart_s1_translator" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792427943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router\|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router:router\|NIOS2_Design_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_001" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_001_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001\|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_001:router_001\|NIOS2_Design_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_002 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_002\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_002" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_002_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002\|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_002:router_002\|NIOS2_Design_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_003 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_003\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_003" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_003_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003\|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_003:router_003\|NIOS2_Design_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_009 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_009\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_009:router_009\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "router_009" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_router_009_default_decode NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_009:router_009\|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_router_009_default_decode\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_router_009:router_009\|NIOS2_Design_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_demux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_demux" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_demux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_mux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_mux" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_cmd_mux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_demux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_demux" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_demux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_mux NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_mux" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_rsp_mux_001 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_avalon_st_adapter NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_mm_interconnect_0:mm_interconnect_0\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_Design_irq_mapper NIOS2_Design:NIOS2\|NIOS2_Design_irq_mapper:irq_mapper " "Elaborating entity \"NIOS2_Design_irq_mapper\" for hierarchy \"NIOS2_Design:NIOS2\|NIOS2_Design_irq_mapper:irq_mapper\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "irq_mapper" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "rst_controller" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS2_Design/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS2_Design:NIOS2\|altera_reset_controller:rst_controller_001\"" {  } { { "NIOS2_Design/synthesis/NIOS2_Design.v" "rst_controller_001" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/NIOS2_Design.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792428908 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 3291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1548792434277 "|NIOS2_PROJETO|NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_nios2_oci:the_NIOS2_Design_NIOS2_cpu_nios2_oci|NIOS2_Design_NIOS2_cpu_nios2_oci_itrace:the_NIOS2_Design_NIOS2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1548792437143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.01.29.18:07:34 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl " "2019.01.29.18:07:34 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792454246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792461866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792462288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792465497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792465924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792466377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792466899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792466930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792466933 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1548792467709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0ad134cf/alt_sld_fab.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792468599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792468599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792469018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792469018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792469021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792469021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792469311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792469311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792469687 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792469687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792469687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792469993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792469993 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548792491510 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548792491510 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1548792491510 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548792491510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792491641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491641 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548792491641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792491740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792491740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792491800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOS2_Design:NIOS2\|NIOS2_Design_NIOS2:nios2\|NIOS2_Design_NIOS2_cpu:cpu\|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548792491801 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548792491801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548792491899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792491899 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1548792496230 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1548792496230 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1548792496439 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1548792496439 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1548792496439 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1548792496440 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1548792496440 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1548792496491 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 442 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_SDRAM.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 352 -1 0 } } { "NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8647 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_JTAG.v" 398 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 10912 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 10985 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11058 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11131 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11204 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11277 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11393 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 7861 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 7916 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 7971 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8026 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11381 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 2687 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8100 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8656 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 6240 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 4166 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11369 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 43 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_uart.v" 42 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8088 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 6159 -1 0 } } { "NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11357 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_timer_0.v" 167 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 8076 -1 0 } } { "NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" "" { Text "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules/NIOS2_Design_NIOS2_cpu.v" 11345 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1548792497164 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1548792497165 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "NIOS2_PROJETO.bdf" "" { Schematic "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_PROJETO.bdf" { { 192 320 496 208 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548792505132 "|NIOS2_PROJETO|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548792505132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792506837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1548792521173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792522332 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1548792523632 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1548792523632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792524271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.map.smsg " "Generated suppressed messages file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/output_files/NIOS2_PROJETO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792527003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548792535935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548792535935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7215 " "Implemented 7215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548792538613 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548792538613 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1548792538613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6815 " "Implemented 6815 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548792538613 ""} { "Info" "ICUT_CUT_TM_RAMS" "330 " "Implemented 330 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1548792538613 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1548792538613 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1548792538613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548792538613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1383 " "Peak virtual memory: 1383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548792538792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 29 18:08:58 2019 " "Processing ended: Tue Jan 29 18:08:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548792538792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:01 " "Elapsed time: 00:03:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548792538792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548792538792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548792538792 ""}
