read_verilog -sv ../top.v
proc
sim -a top
