reference_id,article_title,matched_title,score,matched_doi,meta_id,query_type
b5,Bio-inspiredrobustopticalflowprocessorsystem for VLSI implementation,Bio-inspired Robust Optical Flow Processor System For VLSI Implementation,65,10.1049/el.2009.1718,https://w3id.org/oc/meta/br/06802331455,year_volume_page
b6,Robust bioinspired architecture for optical-flow computation,Robust Bioinspired Architecture For Optical-Flow Computation,70,10.1109/tvlsi.2009.2013957,https://w3id.org/oc/meta/br/06901480891,year_volume_page
b9,Decision making and perceptual bistability in spike-based neuromorphic VLSI systems,Decision Making And Perceptual Bistability In Spike-Based Neuromorphic VLSI Systems,70,10.1109/iscas.2015.7169245,https://w3id.org/oc/meta/br/06402946708,author_title
b11,A comparative study of color image compression standards using perceptually driven quality metrics,A Comparative Study Of Color Image Compression Standards Using Perceptually Driven Quality Metrics,70,10.1117/12.797795,https://w3id.org/oc/meta/br/062203224236,author_title
b13,A comprehensive assessment of the structural similarity index,A Comprehensive Assessment Of The Structural Similarity Index,70,10.1007/s11760-009-0144-1,https://w3id.org/oc/meta/br/06101427994,year_volume_page
b14,A general-purpose processor-per-pixel analog SIMD vision chip,A General-Purpose Processor-Per-Pixel Analog SIMD Vision Chip,70,10.1109/tcsi.2004.840093,https://w3id.org/oc/meta/br/061603126816,year_volume_page
b16,N/A,Development Of Software For Digital Image Processing For Analysis Of Neuroangiogenesis,50,10.1088/1742-6596/332/1/012031,https://w3id.org/oc/meta/br/06190586482,author_title
b17,A neuromorphic cortical-layer microchip for spike-based event processing vision systems,A Neuromorphic Cortical-Layer Microchip For Spike-Based Event Processing Vision Systems,70,10.1109/tcsi.2006.883843,https://w3id.org/oc/meta/br/061603126280,year_volume_page
b21,Analog CMOS processor for early vision processing with highly reduced power consumption,Analog CMOS Processor For Early Vision Processing With Highly Reduced Power Consumption,70,10.1109/ecctd.2011.6043651,https://w3id.org/oc/meta/br/061903009247,author_title
b22,CMOS realization of analogue processor for early vision processing,CMOS Realisation Of Analogue Processor For Early Vision Processing,65,10.2478/v10175-011-0018-x,https://w3id.org/oc/meta/br/06202335712,year_volume_page
b23,A low power analog CMOS vision chip for edge detection using electronic switches,A Low Power Analog CMOS Vision Chip For Edge Detection Using Electronic Switches,70,10.4218/etrij.05.0905.0008,https://w3id.org/oc/meta/br/061501689651,year_volume_page
b24,A programmable analog cellular neural network CMOS chip for high speed image processing,A Programmable Analog Cellular Neural Network CMOS Chip For High Speed Image Processing,70,10.1109/4.364437,https://w3id.org/oc/meta/br/06190694976,year_volume_page
b27,ImageNet classification with deep convolutional neural networks,ImageNet Classification With Deep Convolutional Neural Networks,50,10.1145/3065386,https://w3id.org/oc/meta/br/062602410664,author_title
b28,A 12-bit 40 nm DAC achieving SFDR[70 dB at 1.6 GSPS and IMD \-61 dB at 2.8 GSPS with DEMDRZ technique,A 12-Bit 40 Nm DAC Achieving SFDR > 70 dB At 1.6 GS/s And IMD < â€“61dB At 2.8 GS/s With DEMDRZ Technique,65,10.1109/jssc.2014.2301769,https://w3id.org/oc/meta/br/06230691923,year_author_page
b30,A neuromorphic aVLSI model of global motion processing in the fly,A Neuromorphic aVLSI Model Of Global Motion Processing In The Fly,70,10.1109/82.899640,https://w3id.org/oc/meta/br/06803527695,year_volume_page
b31,A programmable SIMD vision chip for real-time vision applications,A Programmable SIMD Vision Chip For Real-Time Vision Applications,70,10.1109/jssc.2008.923621,https://w3id.org/oc/meta/br/06240677189,year_volume_page
b38,Reliability optimization of analog integrated circuits considering the tradeoff between lifetime and area,Reliability Optimization Of Analog Integrated Circuits Considering The Trade-Off Between Lifetime And Area,65,10.1016/j.microrel.2011.09.026,https://w3id.org/oc/meta/br/06160759726,year_volume_page
b39,Feasibility of analogue computation for image processing application,Feasibility Of Analogue Computation For Image Processing Applications,70,10.1049/ip-g-2.1989.0002,https://w3id.org/oc/meta/br/0660864166,year_volume_page
b40,An ultra-low-power wideband inductorless CMOS LNA with tunable active shunt-feedback,An Ultra-Low-Power Wideband Inductorless CMOS LNA With Tunable Active Shunt-Feedback,70,10.1109/tmtt.2016.2562003,https://w3id.org/oc/meta/br/06203747616,author_title
b42,Vector matrix multiplier on field programmable analog array,Vector Matrix Multiplier On Field Programmable Analog Array,70,10.1109/icassp.2010.5495508,https://w3id.org/oc/meta/br/06203597145,author_title
b45,Neuromorphic binocular vision system for real-time disparity estimation,Neuromorphic Binocular Vision System For Real-Time Disparity Estimation,70,10.1109/robot.2007.364229,https://w3id.org/oc/meta/br/06503696517,author_title
b46,Analog VLSI focal-plane array with dynamic connections for the estimation of piecewise-smooth optical flow,Analog VLSI Focal-Plane Array With Dynamic Connections For The Estimation Of Piecewise-Smooth Optical Flow,70,10.1109/tcsi.2004.827619,https://w3id.org/oc/meta/br/061603126953,year_volume_page
b50,Image processing using a CMOS analog parallel architecture,Image Processing Using A CMOS Analog Parallel Architecture,70,10.1109/smicnd.2010.5650530,https://w3id.org/oc/meta/br/061903168148,author_title
b55,Homogeneous spiking neuromorphic system for real-world pattern recognition,Homogeneous Spiking Neuromorphic System For Real-World Pattern Recognition,70,10.1109/jetcas.2015.2433552,https://w3id.org/oc/meta/br/06402549257,year_volume_page
b56,Silicon primary visual cortex designed with a mixed analog-digital architecture,Silicon Primary Visual Cortex Designed With A Mixed Analog-Digital Architecture,70,10.1109/ijcnn.2007.4371389,https://w3id.org/oc/meta/br/06303676165,author_title
