

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Thu Jun 20 10:58:27 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vta_store
* Solution:       soln
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 6.125 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |                                     |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip    |          |
        |              Loop Name              |   min   |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +-------------------------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |- Loop 1                             |        ?|        ?| 8 ~ 131082 |          -|          -|           ?|    no    |
        | + memcpy.outputs.V.out_mem.V.addr1  |        0|   131074|           5|          1|          1| 0 ~ 131071 |    yes   |
        +-------------------------------------+---------+---------+------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%outputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %outputs_V)"   --->   Operation 15 'read' 'outputs_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %outputs_V_read, i32 3, i32 31)"   --->   Operation 16 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast4 = zext i29 %tmp_1 to i34"   --->   Operation 17 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_port), !map !228"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i128]* %out_mem_V), !map !234"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %store_queue_V_V), !map !246"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %g2s_dep_queue_V), !map !250"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s2g_dep_queue_V), !map !254"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @store_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_port, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str11, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:523]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %outputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:523]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %store_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:524]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %g2s_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:525]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s2g_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:526]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i128]* %out_mem_V, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:528]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i128]* %out_mem_V, [1 x i8]* @p_str1, [7 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %store_queue_V_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:532]   --->   Operation 32 'read' 'tmp_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 96, i32 111)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556]   --->   Operation 33 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 3)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:538]   --->   Operation 34 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:538]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast_0 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %g2s_dep_queue_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:539]   --->   Operation 36 'read' 'tmp_cast_0' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:540]   --->   Operation 37 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sram_idx_V = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 10, i32 25)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:543]   --->   Operation 38 'partselect' 'sram_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V, i32 26, i32 57)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 39 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 64, i32 79)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:532]   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 80, i32 95)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555]   --->   Operation 41 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i16 %tmp_3 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 42 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%and_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln2, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 43 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i17 %and_ln to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 44 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sram_idx_V_0 = phi i16 [ %sram_idx_V, %._crit_edge ], [ %sram_idx_V_1, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2" ]"   --->   Operation 46 'phi' 'sram_idx_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dram_idx_V = phi i32 [ %trunc_ln1, %._crit_edge ], [ %add_ln304, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2" ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 47 'phi' 'dram_idx_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %._crit_edge ], [ %y, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2" ]"   --->   Operation 48 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.42ns)   --->   "%icmp_ln547 = icmp eq i16 %y_0, %tmp" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 49 'icmp' 'icmp_ln547' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.07ns)   --->   "%y = add i16 %y_0, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 50 'add' 'y' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln547, label %3, label %hls_label_0_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %dram_idx_V, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 52 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i33 %ret_V to i34" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 53 'zext' 'zext_ln1352' <Predicate = (!icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.59ns)   --->   "%add_ln551 = add i34 %p_cast4, %zext_ln1352" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 54 'add' 'add_ln551' <Predicate = (!icmp_ln547)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 5)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:560]   --->   Operation 55 'bitselect' 'tmp_6' <Predicate = (icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %4, label %._crit_edge173" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:560]   --->   Operation 56 'br' <Predicate = (icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %s2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:561]   --->   Operation 57 'write' <Predicate = (icmp_ln547 & tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 58 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:548]   --->   Operation 59 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i34 %add_ln551 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 60 'zext' 'zext_ln551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_port_addr = getelementptr i64* %data_port, i64 %zext_ln551" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 61 'getelementptr' 'data_port_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i16 %sram_idx_V_0 to i13" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 62 'trunc' 'trunc_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln552, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (6.12ns)   --->   "%data_port_addr_wr_re = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln552)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 64 'writereq' 'data_port_addr_wr_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%phi_ln552 = phi i17 [ 0, %hls_label_0_begin ], [ %add_ln552, %burstwrite.region ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 66 'phi' 'phi_ln552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.43ns)   --->   "%icmp_ln552 = icmp eq i17 %phi_ln552, %and_ln" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 67 'icmp' 'icmp_ln552' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 131071, i64 0)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.10ns)   --->   "%add_ln552 = add i17 %phi_ln552, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 69 'add' 'add_ln552' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln552, label %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2", label %burstwrite.region" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i17 %phi_ln552 to i14" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 71 'trunc' 'trunc_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.81ns)   --->   "%add_ln552_1 = add i14 %shl_ln, %trunc_ln552_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 72 'add' 'add_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln552_1 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %add_ln552_1, i32 1, i32 13)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 73 'partselect' 'lshr_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i13 %lshr_ln552_1 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 74 'zext' 'zext_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%out_mem_V_addr = getelementptr [2048 x i128]* %out_mem_V, i64 0, i64 %zext_ln552_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 75 'getelementptr' 'out_mem_V_addr' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.56ns)   --->   "%out_mem_V_load = load i128* %out_mem_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 76 'load' 'out_mem_V_load' <Predicate = (!icmp_ln552)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_9 = trunc i17 %phi_ln552 to i1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 77 'trunc' 'empty_9' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 78 [1/2] (2.56ns)   --->   "%out_mem_V_load = load i128* %out_mem_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 78 'load' 'out_mem_V_load' <Predicate = (!icmp_ln552)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %empty_9, i6 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 79 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_10 = or i7 %tmp_8, 63" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 80 'or' 'empty_10' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.48ns)   --->   "%icmp_ln552_1 = icmp ugt i7 %tmp_8, %empty_10" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 81 'icmp' 'icmp_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i7 %tmp_8 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 82 'zext' 'zext_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln552_3 = zext i7 %empty_10 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 83 'zext' 'zext_ln552_3' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%tmp_7 = call i128 @llvm.part.select.i128(i128 %out_mem_V_load, i32 127, i32 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln552 & icmp_ln552_1)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.87ns)   --->   "%sub_ln552 = sub i8 %zext_ln552_2, %zext_ln552_3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 85 'sub' 'sub_ln552' <Predicate = (!icmp_ln552 & icmp_ln552_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%xor_ln552 = xor i8 %zext_ln552_2, 127" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 86 'xor' 'xor_ln552' <Predicate = (!icmp_ln552 & icmp_ln552_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.87ns)   --->   "%sub_ln552_1 = sub i8 %zext_ln552_3, %zext_ln552_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 87 'sub' 'sub_ln552_1' <Predicate = (!icmp_ln552 & !icmp_ln552_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln552_2)   --->   "%select_ln552 = select i1 %icmp_ln552_1, i8 %sub_ln552, i8 %sub_ln552_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 88 'select' 'select_ln552' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%select_ln552_1 = select i1 %icmp_ln552_1, i128 %tmp_7, i128 %out_mem_V_load" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 89 'select' 'select_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%select_ln552_2 = select i1 %icmp_ln552_1, i8 %xor_ln552, i8 %zext_ln552_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 90 'select' 'select_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln552_2 = sub i8 127, %select_ln552" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 91 'sub' 'sub_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%zext_ln552_4 = zext i8 %select_ln552_2 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 92 'zext' 'zext_ln552_4' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln552 = lshr i128 %select_ln552_1, %zext_ln552_4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 93 'lshr' 'lshr_ln552' <Predicate = (!icmp_ln552)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.14>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln552)   --->   "%zext_ln552_5 = zext i8 %sub_ln552_2 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 94 'zext' 'zext_ln552_5' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln552)   --->   "%lshr_ln552_2 = lshr i128 -1, %zext_ln552_5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 95 'lshr' 'lshr_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln552 = and i128 %lshr_ln552, %lshr_ln552_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 96 'and' 'and_ln552' <Predicate = (!icmp_ln552)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln552_2 = trunc i128 %and_ln552 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 97 'trunc' 'trunc_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.12>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 98 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_outputs_OC)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 100 'specloopname' 'empty_8' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (6.12ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %data_port_addr, i64 %trunc_ln552_2, i8 -1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 101 'write' <Predicate = (!icmp_ln552)> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 102 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 103 'br' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 6.12>
ST_9 : Operation 104 [5/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 104 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [1/1] (2.07ns)   --->   "%sram_idx_V_1 = add i16 %trunc_ln2, %sram_idx_V_0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555]   --->   Operation 105 'add' 'sram_idx_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %sram_idx_V_1, [111 x i8]* @p_str23, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556]   --->   Operation 106 'specfucore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln304 = add i32 %dram_idx_V, %zext_ln304" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 107 'add' 'add_ln304' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.12>
ST_10 : Operation 108 [4/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 108 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 6.12>
ST_11 : Operation 109 [3/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 109 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 6.12>
ST_12 : Operation 110 [2/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 110 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 6.12>
ST_13 : Operation 111 [1/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 111 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([111 x i8]* @p_str23)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556]   --->   Operation 112 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([111 x i8]* @p_str23, i32 %tmp_5)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:557]   --->   Operation 113 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:557]   --->   Operation 114 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "br label %2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %s2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:561]   --->   Operation 116 'write' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge173" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:562]   --->   Operation 117 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:563]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sram_idx.V') with incoming values : ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:543) ('sram_idx.V', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555) [41]  (1.77 ns)

 <State 2>: 3.46ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln547', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547) [44]  (2.43 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('data_port_addr', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551) [54]  (0 ns)
	bus request on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [57]  (6.12 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	'phi' operation ('phi_ln552', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) with incoming values : ('add_ln552', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [60]  (0 ns)
	'add' operation ('add_ln552_1', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [70]  (1.81 ns)
	'getelementptr' operation ('out_mem_V_addr', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [73]  (0 ns)
	'load' operation ('out_mem_V_load', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) on array 'out_mem_V' [74]  (2.57 ns)

 <State 5>: 2.57ns
The critical path consists of the following:
	'load' operation ('out_mem_V_load', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) on array 'out_mem_V' [74]  (2.57 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	'select' operation ('select_ln552_2', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [87]  (0 ns)
	'lshr' operation ('lshr_ln552', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [91]  (4.89 ns)

 <State 7>: 3.15ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln552_2', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [92]  (0 ns)
	'and' operation ('and_ln552', /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [93]  (3.15 ns)

 <State 8>: 6.12ns
The critical path consists of the following:
	bus write on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [95]  (6.12 ns)

 <State 9>: 6.12ns
The critical path consists of the following:
	bus access on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [99]  (6.12 ns)

 <State 10>: 6.12ns
The critical path consists of the following:
	bus access on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [99]  (6.12 ns)

 <State 11>: 6.12ns
The critical path consists of the following:
	bus access on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [99]  (6.12 ns)

 <State 12>: 6.12ns
The critical path consists of the following:
	bus access on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [99]  (6.12 ns)

 <State 13>: 6.12ns
The critical path consists of the following:
	bus access on port 'data_port' (/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552) [99]  (6.12 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
