
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49421500                       # Number of ticks simulated
final_tick                                   49421500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95730                       # Simulator instruction rate (inst/s)
host_op_rate                                   101360                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44090689                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653076                       # Number of bytes of host memory used
host_seconds                                     1.12                       # Real time elapsed on the host
sim_insts                                      107300                       # Number of instructions simulated
sim_ops                                        113613                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33792                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 873                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         660441306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         441589187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          23309693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5179932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1130520118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    660441306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     23309693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        683750999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        660441306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        441589187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         23309693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5179932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1130520118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49381500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.617284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.225953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.379215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           48     29.63%     29.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     25.31%     54.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     13.58%     68.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      4.94%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      5.56%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.94%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.47%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.85%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19     11.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          162                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9152750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                25521500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10484.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29234.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1130.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1130.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56565.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1013040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   552750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5421000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31969305                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               143250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42150705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            897.253047                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        59250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1021800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23452650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7614000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35408565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.734554                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12887250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32910250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10867                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8788                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1088                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8812                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5675                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            64.400817                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    789                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  41                       # Number of system calls
system.cpu0.numCycles                           98844                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             23311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         81934                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10867                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6464                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        31938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2277                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    10393                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  679                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             56392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.606877                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.962726                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   41795     74.12%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     879      1.56%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1102      1.95%     77.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     626      1.11%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     973      1.73%     80.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     478      0.85%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     879      1.56%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3182      5.64%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6478     11.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               56392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.109941                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.828922                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   19498                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                23193                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    11797                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1067                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   837                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 871                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  313                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 83410                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1141                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   837                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   20354                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2703                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7224                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    11964                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                13310                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 81111                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   353                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    90                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12503                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              96429                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               391623                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          116990                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                74077                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   22352                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               125                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           125                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4520                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               15217                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8084                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              781                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             497                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     76858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                259                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    68704                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              681                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          15512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        47749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            74                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        56392                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.218329                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.678183                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34106     60.48%     60.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3991      7.08%     67.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2538      4.50%     72.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3391      6.01%     78.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              12366     21.93%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          56392                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                40554     59.03%     59.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6733      9.80%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               14267     20.77%     89.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7147     10.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 68704                       # Type of FU issued
system.cpu0.iq.rate                          0.695075                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                         19                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000277                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            194444                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            92649                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        66510                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 68695                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             115                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3388                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1436                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   837                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2148                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  537                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              77124                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              215                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                15217                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8084                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               117                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           281                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          558                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 839                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                67660                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                13732                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1044                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       20742                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    7159                       # Number of branches executed
system.cpu0.iew.exec_stores                      7010                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.684513                       # Inst execution rate
system.cpu0.iew.wb_sent                         66874                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        66538                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    46236                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    88290                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.673162                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.523683                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          15518                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              787                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        54060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.139567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.165902                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35665     65.97%     65.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         7153     13.23%     79.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2415      4.47%     83.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1042      1.93%     85.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1763      3.26%     88.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2267      4.19%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          686      1.27%     94.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          559      1.03%     95.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2510      4.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        54060                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               56159                       # Number of instructions committed
system.cpu0.commit.committedOps                 61605                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18477                       # Number of memory references committed
system.cpu0.commit.loads                        11829                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      6311                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    55785                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 284                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           36445     59.16%     59.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.84%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11829     19.20%     89.21% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6648     10.79%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            61605                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2510                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      128464                       # The number of ROB reads
system.cpu0.rob.rob_writes                     156583                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      56159                       # Number of Instructions Simulated
system.cpu0.committedOps                        61605                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.760074                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.760074                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.568158                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.568158                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   96081                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  49416                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   241818                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   30352                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  21571                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               63                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          191.034876                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16696                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              382                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            43.706806                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   191.034876                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.373115                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.373115                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            40282                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           40282                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        13033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          13033                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3549                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16582                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16582                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16587                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16587                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          297                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2947                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3244                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3244                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3244                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3244                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16862724                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16862724                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    217368515                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    217368515                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234231239                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234231239                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234231239                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234231239                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        13330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        13330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        19826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        19831                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19831                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022281                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.453664                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.453664                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.163624                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.163624                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.163582                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.163582                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56776.848485                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56776.848485                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 73759.251781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73759.251781                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 72204.450986                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72204.450986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 72204.450986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72204.450986                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.928571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu0.dcache.writebacks::total               27                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2706                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2706                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2832                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2832                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2832                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2832                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          171                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          241                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          241                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          412                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          412                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11257517                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11257517                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     18181238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     18181238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     29438755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29438755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     29438755                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29438755                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012828                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012828                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037100                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020781                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020781                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020776                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020776                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65833.432749                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65833.432749                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 75440.821577                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75440.821577                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71453.288835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71453.288835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71453.288835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71453.288835                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          248.403744                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9600                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            16.026711                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   248.403744                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.485164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.485164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            21385                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           21385                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         9600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           9600                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         9600                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            9600                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         9600                       # number of overall hits
system.cpu0.icache.overall_hits::total           9600                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          793                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          793                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           793                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          793                       # number of overall misses
system.cpu0.icache.overall_misses::total          793                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53592246                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53592246                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53592246                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53592246                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53592246                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53592246                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        10393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        10393                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        10393                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        10393                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        10393                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        10393                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.076301                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.076301                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.076301                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.076301                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.076301                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.076301                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67581.646910                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67581.646910                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67581.646910                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67581.646910                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67581.646910                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67581.646910                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          659                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   329.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42107004                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42107004                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42107004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42107004                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42107004                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42107004                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.057827                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.057827                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.057827                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.057827                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.057827                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.057827                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70061.570715                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70061.570715                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70061.570715                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70061.570715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70061.570715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70061.570715                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   8172                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7755                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              260                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                7900                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5173                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            65.481013                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    172                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           20250                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              6898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         61126                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       8172                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5345                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        11539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    583                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     5723                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  154                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             18736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.351783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.754378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   10013     53.44%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     298      1.59%     55.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      93      0.50%     55.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     109      0.58%     56.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     224      1.20%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     104      0.56%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     135      0.72%     58.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2318     12.37%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5442     29.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.403556                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.018568                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    7314                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3015                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5958                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2186                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   262                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 184                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 59983                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   262                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    7540                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    524                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1266                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     7896                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1247                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 59162                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1147                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              86782                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               289937                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           90628                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                76991                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9787                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3079                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               12973                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1139                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              504                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             123                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     57565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    54128                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              631                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           5620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        20613                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        18736                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.888984                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.631670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3675     19.61%     19.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1075      5.74%     25.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                820      4.38%     29.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1251      6.68%     36.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              11915     63.59%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18736                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    46    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                34693     64.09%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6148     11.36%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               12351     22.82%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                936      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 54128                       # Type of FU issued
system.cpu1.iq.rate                          2.672988                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         46                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000850                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            127669                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            63259                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        53249                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 54174                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1515                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          239                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   262                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    524                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              57631                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                12973                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1139                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           159                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 235                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                53797                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                12217                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              331                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       13142                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6870                       # Number of branches executed
system.cpu1.iew.exec_stores                       925                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.656642                       # Inst execution rate
system.cpu1.iew.wb_sent                         53450                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        53249                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    42875                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    74668                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.629580                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.574208                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           5561                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              231                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17949                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.897543                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.774998                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4422     24.64%     24.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4316     24.05%     48.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          731      4.07%     52.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2062     11.49%     64.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           70      0.39%     64.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         3429     19.10%     83.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          221      1.23%     84.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          291      1.62%     86.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2407     13.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17949                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               51141                       # Number of instructions committed
system.cpu1.commit.committedOps                 52008                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         12358                       # Number of memory references committed
system.cpu1.commit.loads                        11458                       # Number of loads committed
system.cpu1.commit.membars                         32                       # Number of memory barriers committed
system.cpu1.commit.branches                      6783                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    45353                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  80                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           33503     64.42%     64.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     11.82%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          11458     22.03%     98.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           900      1.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            52008                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2407                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       72799                       # The number of ROB reads
system.cpu1.rob.rob_writes                     115994                       # The number of ROB writes
system.cpu1.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       78593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      51141                       # Number of Instructions Simulated
system.cpu1.committedOps                        52008                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.395964                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.395964                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.525481                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.525481                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   82157                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  39081                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   196998                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   39920                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  13351                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           15.591136                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              12853                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               97                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           132.505155                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    15.591136                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.030451                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.030451                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            26267                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           26267                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        12005                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          12005                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           840                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        12845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           12845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        12847                       # number of overall hits
system.cpu1.dcache.overall_hits::total          12847                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          169                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          169                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          223                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           223                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          226                       # number of overall misses
system.cpu1.dcache.overall_misses::total          226                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1128249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1128249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1203000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1203000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2331249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2331249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2331249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2331249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        12174                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        12174                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        13068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        13073                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13073                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013882                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013882                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.060403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.060403                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017065                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017065                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017288                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017288                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6676.029586                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6676.029586                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22277.777778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22277.777778                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10454.031390                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10454.031390                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10315.261062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10315.261062                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           87                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          115                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           82                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          108                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          108                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       417751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       417751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       383500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       383500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       801251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       801251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       815251                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       815251                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.029083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008264                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008264                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008414                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008414                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5094.524390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5094.524390                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        14750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        14750                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7418.990741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7418.990741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7411.372727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7411.372727                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.776272                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5657                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           106.735849                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.776272                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.017141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.017141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            11499                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           11499                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         5657                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5657                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         5657                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5657                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         5657                       # number of overall hits
system.cpu1.icache.overall_hits::total           5657                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2616743                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2616743                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2616743                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2616743                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2616743                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2616743                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         5723                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5723                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         5723                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5723                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         5723                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5723                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011532                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011532                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011532                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011532                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011532                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011532                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 39647.621212                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39647.621212                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 39647.621212                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39647.621212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 39647.621212                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39647.621212                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2006504                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2006504                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2006504                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2006504                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2006504                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2006504                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009261                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009261                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009261                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009261                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009261                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009261                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 37858.566038                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37858.566038                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 37858.566038                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37858.566038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 37858.566038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37858.566038                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   393.001806                       # Cycle average of tags in use
system.l2.tags.total_refs                         175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.267994                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.685684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       307.793586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.334911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         3.187626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.037572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047974                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.079712                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18684                       # Number of tag accesses
system.l2.tags.data_accesses                    18684                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  86                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     170                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               27                       # number of Writeback hits
system.l2.Writeback_hits::total                    27                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                      174                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  86                       # number of overall hits
system.l2.overall_hits::cpu0.data                  42                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu1.data                  15                       # number of overall hits
system.l2.overall_hits::total                     174                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               515                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   668                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    900                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               515                       # number of overall misses
system.l2.overall_misses::cpu0.data               358                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::total                   900                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40602500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10825500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1624000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        57750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53109750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17658500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17963500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40602500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     28484000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       362750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71073250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40602500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     28484000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1624000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       362750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71073250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 838                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           27                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                27                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               236                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               20                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1074                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              20                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1074                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.856905                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.764706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.415094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.797136                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983051                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.856905                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.895000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.415094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837989                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.856905                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.895000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.415094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837989                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78839.805825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83273.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        57750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79505.613772                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 77449.561404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77428.879310                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78839.805825                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79564.245810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78970.277778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78839.805825                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79564.245810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78970.277778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 26                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  26                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 26                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              642                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              874                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34077500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8220750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1125250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43423500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       125007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       125007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14819500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15074000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34077500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23040250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1125250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58497500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34077500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23040250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1125250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58497500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.850250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.664706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.766110                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983051                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.850250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.852500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.813780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.850250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.852500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.813780                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66687.866928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data        72750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 62513.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67637.850467                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17858.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17858.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 64997.807018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64974.137931                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66687.866928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 67566.715543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 62513.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66930.778032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66687.866928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 67566.715543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 62513.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66930.778032                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 641                       # Transaction distribution
system.membus.trans_dist::ReadResp                640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples               886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 886                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1068500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4629492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                913                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               911                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  70336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              98                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1210                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1210    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1210                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             632000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            996496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            679491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83996                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            167249                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
