// Seed: 1640858208
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wire id_7
    , id_14,
    input tri0 id_8,
    output tri0 id_9,
    input uwire id_10,
    input wand id_11,
    output wand id_12
);
  wire id_15;
  assign id_12 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input logic id_2,
    output wor id_3,
    input tri id_4,
    output logic id_5,
    output logic id_6,
    input supply1 id_7,
    output wand id_8
);
  supply1 id_10, id_11;
  module_0(
      id_0, id_7, id_0, id_7, id_7, id_1, id_7, id_7, id_0, id_3, id_0, id_7, id_8
  );
  always @(1) begin
    if (id_10 | 1) begin
      id_5 <= id_2;
    end
    id_6 = #id_12 1;
  end
endmodule
