\hypertarget{structCircuit__Netlist_1_1Logic__Gate}{\section{Circuit\-\_\-\-Netlist\-:\-:Logic\-\_\-\-Gate Struct Reference}
\label{structCircuit__Netlist_1_1Logic__Gate}\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
}


Struct which represents a \hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Logic\-\_\-\-Gate}.  




{\ttfamily \#include $<$circuit\-\_\-netlist.\-h$>$}



Collaboration diagram for Circuit\-\_\-\-Netlist\-:\-:Logic\-\_\-\-Gate\-:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=222pt]{structCircuit__Netlist_1_1Logic__Gate__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structCircuit__Netlist_1_1Logic__Gate_a81569a5c27c575b1725c5da2c2090f54}{Logic\-\_\-\-Gate} (const string \hyperlink{structCircuit__Netlist_1_1Logic__Gate_aa780fa4baf5244fcf34c52053005f73a}{name}, const string \hyperlink{structCircuit__Netlist_1_1Logic__Gate_a3b48b229126233bf5a98f39b003e7e5a}{cell\-Type}, const unsigned inputs, int \hyperlink{structCircuit__Netlist_1_1Logic__Gate_ac77535e3e3fff92529fa21d711cd0487}{fanout\-Net\-Index}, const bool \hyperlink{structCircuit__Netlist_1_1Logic__Gate_ad08611514342cd0293640fac9eebc61a}{input\-Driver}=false, const bool \hyperlink{structCircuit__Netlist_1_1Logic__Gate_a475c5b2598538600935f66be43c163fa}{primary\-\_\-output}=false)
\begin{DoxyCompactList}\small\item\em \hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Logic\-\_\-\-Gate} constructor. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{structCircuit__Netlist_1_1Logic__Gate_aa780fa4baf5244fcf34c52053005f73a}{name}
\item 
string \hyperlink{structCircuit__Netlist_1_1Logic__Gate_a3b48b229126233bf5a98f39b003e7e5a}{cell\-Type}
\item 
vector$<$ int $>$ \hyperlink{structCircuit__Netlist_1_1Logic__Gate_a0ada4f530d1846973daed17e35eb10a7}{in\-Nets}
\item 
int \hyperlink{structCircuit__Netlist_1_1Logic__Gate_ac77535e3e3fff92529fa21d711cd0487}{fanout\-Net\-Index}
\item 
bool \hyperlink{structCircuit__Netlist_1_1Logic__Gate_ad08611514342cd0293640fac9eebc61a}{input\-Driver}
\item 
bool \hyperlink{structCircuit__Netlist_1_1Logic__Gate_a3919c593d1a40b4467d6735be783eee6}{sequential}
\item 
bool \hyperlink{structCircuit__Netlist_1_1Logic__Gate_a475c5b2598538600935f66be43c163fa}{primary\-\_\-output}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Struct which represents a \hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Logic\-\_\-\-Gate}. 



\subsection{Constructor \& Destructor Documentation}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_a81569a5c27c575b1725c5da2c2090f54}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!Logic\-\_\-\-Gate@{Logic\-\_\-\-Gate}}
\index{Logic\-\_\-\-Gate@{Logic\-\_\-\-Gate}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{Logic\-\_\-\-Gate}]{\setlength{\rightskip}{0pt plus 5cm}Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::\-Logic\-\_\-\-Gate (
\begin{DoxyParamCaption}
\item[{const string}]{name, }
\item[{const string}]{cell\-Type, }
\item[{const unsigned}]{inputs, }
\item[{int}]{fanout\-Net\-Index, }
\item[{const bool}]{input\-Driver = {\ttfamily false}, }
\item[{const bool}]{primary\-\_\-output = {\ttfamily false}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{structCircuit__Netlist_1_1Logic__Gate_a81569a5c27c575b1725c5da2c2090f54}


\hyperlink{structCircuit__Netlist_1_1Logic__Gate}{Logic\-\_\-\-Gate} constructor. 


\begin{DoxyParams}{Parameters}
{\em const} & string name, const string cell\-Type, const unsigned inputs, int fanout\-Net\-Index, const bool input\-Driver(false default), const bool primary\-\_\-output(false default) \\
\hline
\end{DoxyParams}


\subsection{Member Data Documentation}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_a3b48b229126233bf5a98f39b003e7e5a}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!cell\-Type@{cell\-Type}}
\index{cell\-Type@{cell\-Type}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{cell\-Type}]{\setlength{\rightskip}{0pt plus 5cm}string Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::cell\-Type}}\label{structCircuit__Netlist_1_1Logic__Gate_a3b48b229126233bf5a98f39b003e7e5a}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_ac77535e3e3fff92529fa21d711cd0487}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!fanout\-Net\-Index@{fanout\-Net\-Index}}
\index{fanout\-Net\-Index@{fanout\-Net\-Index}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{fanout\-Net\-Index}]{\setlength{\rightskip}{0pt plus 5cm}int Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::fanout\-Net\-Index}}\label{structCircuit__Netlist_1_1Logic__Gate_ac77535e3e3fff92529fa21d711cd0487}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_a0ada4f530d1846973daed17e35eb10a7}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!in\-Nets@{in\-Nets}}
\index{in\-Nets@{in\-Nets}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{in\-Nets}]{\setlength{\rightskip}{0pt plus 5cm}vector$<$int$>$ Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::in\-Nets}}\label{structCircuit__Netlist_1_1Logic__Gate_a0ada4f530d1846973daed17e35eb10a7}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_ad08611514342cd0293640fac9eebc61a}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!input\-Driver@{input\-Driver}}
\index{input\-Driver@{input\-Driver}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{input\-Driver}]{\setlength{\rightskip}{0pt plus 5cm}bool Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::input\-Driver}}\label{structCircuit__Netlist_1_1Logic__Gate_ad08611514342cd0293640fac9eebc61a}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_aa780fa4baf5244fcf34c52053005f73a}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!name@{name}}
\index{name@{name}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}string Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::name}}\label{structCircuit__Netlist_1_1Logic__Gate_aa780fa4baf5244fcf34c52053005f73a}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_a475c5b2598538600935f66be43c163fa}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!primary\-\_\-output@{primary\-\_\-output}}
\index{primary\-\_\-output@{primary\-\_\-output}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{primary\-\_\-output}]{\setlength{\rightskip}{0pt plus 5cm}bool Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::primary\-\_\-output}}\label{structCircuit__Netlist_1_1Logic__Gate_a475c5b2598538600935f66be43c163fa}
\hypertarget{structCircuit__Netlist_1_1Logic__Gate_a3919c593d1a40b4467d6735be783eee6}{\index{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}!sequential@{sequential}}
\index{sequential@{sequential}!Circuit_Netlist::Logic_Gate@{Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate}}
\subsubsection[{sequential}]{\setlength{\rightskip}{0pt plus 5cm}bool Circuit\-\_\-\-Netlist\-::\-Logic\-\_\-\-Gate\-::sequential}}\label{structCircuit__Netlist_1_1Logic__Gate_a3919c593d1a40b4467d6735be783eee6}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
Timing\-Analysis/src/include/\hyperlink{circuit__netlist_8h}{circuit\-\_\-netlist.\-h}\end{DoxyCompactItemize}
