module mux1b16(
	input [7:0] In,
	output reg [15:0] Out
);


always begin
	Out <= { {8{In[7]}}, In[7:0] };
end

endmodule
