TimeQuest Timing Analyzer report for DDS
Sun Dec 02 23:31:47 2012
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'dds_ram_wrclock'
 14. Slow Model Setup: 'clk_25'
 15. Slow Model Setup: 'bus_in_step_to_next_value'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'bus_in_step_to_next_value'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 22. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 23. Slow Model Minimum Pulse Width: 'clk_system'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'dds_ram_wrclock'
 38. Fast Model Setup: 'clk_system'
 39. Fast Model Setup: 'clk_25'
 40. Fast Model Setup: 'bus_in_step_to_next_value'
 41. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'bus_in_step_to_next_value'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 48. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 49. Fast Model Minimum Pulse Width: 'clk_system'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 78.64 MHz  ; 78.64 MHz       ; clk_25                          ;                                                               ;
; 184.74 MHz ; 184.74 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 377.5 MHz  ; 377.5 MHz       ; clk_system                      ;                                                               ;
; 506.33 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -2.537 ; -65.356       ;
; PLL|altpll_component|pll|clk[0] ; -2.223 ; -71.129       ;
; dds_ram_wrclock                 ; -1.915 ; -103.700      ;
; clk_25                          ; -1.613 ; -95.955       ;
; bus_in_step_to_next_value       ; -0.975 ; -5.320        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.683 ; -1.683        ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.900  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -10.222       ;
; clk_system                      ; -0.500 ; -54.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -2.537 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.385     ; 2.188      ;
; -2.522 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.385     ; 2.173      ;
; -2.495 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.385     ; 2.146      ;
; -2.245 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.385     ; 1.896      ;
; -1.649 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.702      ;
; -1.649 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.702      ;
; -1.489 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.525      ;
; -1.472 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.525      ;
; -1.472 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.525      ;
; -1.427 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.463      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.422 ; ram_process_count[2] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.474      ;
; -1.409 ; ram_process_count[2] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.444      ;
; -1.409 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.444      ;
; -1.409 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.444      ;
; -1.409 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.444      ;
; -1.391 ; count_serial[0]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 2.428      ;
; -1.367 ; ram_process_count[2] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.418      ;
; -1.367 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.418      ;
; -1.344 ; count_serial[1]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.380      ;
; -1.337 ; ram_process_count[2] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.378      ;
; -1.336 ; count_serial[3]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.372      ;
; -1.323 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.376      ;
; -1.323 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 2.376      ;
; -1.279 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.314      ;
; -1.247 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.282      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.245 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.297      ;
; -1.232 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.267      ;
; -1.232 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.267      ;
; -1.232 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.267      ;
; -1.232 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.267      ;
; -1.226 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.267      ;
; -1.225 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.266      ;
; -1.216 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.257      ;
; -1.212 ; ram_process_count[1] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.253      ;
; -1.209 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.250      ;
; -1.193 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.005      ; 2.234      ;
; -1.190 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.241      ;
; -1.190 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.241      ;
; -1.181 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.217      ;
; -1.174 ; ram_process_count[2] ; ram_process_count[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.210      ;
; -1.129 ; ram_process_count[1] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.164      ;
; -1.125 ; ram_process_count[3] ; ram_process_count[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.161      ;
; -1.110 ; write_ram_address[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.146      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.105 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.140      ;
; -1.098 ; count_serial[0]      ; count_serial[4]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.134      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.096 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 2.148      ;
; -1.083 ; ram_process_count[0] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.118      ;
; -1.083 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; -0.001     ; 2.118      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.223 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.962      ;
; -2.198 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 4.926      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.171 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.903      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.303     ; 4.897      ;
; -2.134 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.290     ; 4.880      ;
; -2.109 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.301     ; 4.844      ;
; -2.104 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.293     ; 4.847      ;
; -2.095 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.302     ; 4.829      ;
; -2.089 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.828      ;
; -2.087 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.823      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.297     ; 4.821      ;
; -2.079 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.304     ; 4.811      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.296     ; 4.815      ;
; -2.070 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 4.793      ;
; -2.064 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 4.792      ;
; -2.062 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.311     ; 4.787      ;
; -2.060 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.277     ; 4.819      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.052 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.300     ; 4.788      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.299     ; 4.782      ;
; -2.043 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 4.770      ;
; -2.043 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 4.770      ;
; -2.043 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 4.770      ;
; -2.043 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 4.770      ;
; -2.043 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 4.770      ;
; -2.043 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.309     ; 4.770      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.055 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.836      ;
; -0.996 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.775      ;
; -0.978 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.754      ;
; -0.964 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.737      ;
; -0.962 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.735      ;
; -0.921 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.710      ;
; -0.920 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 1.694      ;
; -0.907 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.333      ; 1.705      ;
; -0.848 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.605      ;
; -0.841 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.598      ;
; -0.840 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.612      ;
; -0.839 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.596      ;
; -0.836 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.617      ;
; -0.835 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.591      ;
; -0.833 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.590      ;
; -0.826 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.598      ;
; -0.825 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.582      ;
; -0.823 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.595      ;
; -0.822 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.578      ;
; -0.821 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.593      ;
; -0.811 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.583      ;
; -0.810 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.566      ;
; -0.806 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.578      ;
; -0.802 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.558      ;
; -0.800 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.579      ;
; -0.799 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.556      ;
; -0.797 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.553      ;
; -0.797 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.569      ;
; -0.795 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.564      ;
; -0.795 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.564      ;
; -0.794 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.563      ;
; -0.793 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.550      ;
; -0.790 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.546      ;
; -0.789 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.568      ;
; -0.788 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.569      ;
; -0.788 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.567      ;
; -0.787 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.568      ;
; -0.783 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.539      ;
; -0.781 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.560      ;
; -0.780 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.549      ;
; -0.778 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.547      ;
; -0.777 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.553      ;
; -0.776 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.557      ;
; -0.776 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.333      ; 1.574      ;
; -0.775 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.564      ;
; -0.774 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.550      ;
; -0.768 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.537      ;
; -0.768 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.549      ;
; -0.767 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.543      ;
; -0.766 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.542      ;
; -0.765 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.544      ;
; -0.760 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.539      ;
; -0.758 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.537      ;
; -0.758 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.531      ;
; -0.757 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.526      ;
; -0.756 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.532      ;
; -0.750 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.526      ;
; -0.747 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.528      ;
; -0.746 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.331      ; 1.542      ;
; -0.742 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.521      ;
; -0.741 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.321      ; 1.527      ;
; -0.693 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.331      ; 1.489      ;
; -0.692 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.325      ; 1.482      ;
; -0.691 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.484      ;
; -0.628 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.401      ;
; -0.625 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.321      ; 1.411      ;
; -0.598 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.355      ;
; -0.590 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.362      ;
; -0.579 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.335      ;
; -0.577 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.349      ;
; -0.575 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.332      ;
; -0.568 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.324      ;
; -0.559 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.307      ; 1.331      ;
; -0.553 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.291      ; 1.309      ;
; -0.551 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.308      ;
; -0.549 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.330      ;
; -0.543 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.312      ;
; -0.542 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.311      ;
; -0.534 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.315      ;
; -0.522 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.291      ;
; -0.522 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.316      ; 1.303      ;
; -0.520 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.313      ;
; -0.520 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.311      ; 1.296      ;
; -0.520 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.325      ; 1.310      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.613 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.790      ;
; -1.611 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.791      ;
; -1.580 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.754      ;
; -1.546 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.716      ;
; -1.455 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.613      ;
; -1.452 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.625      ;
; -1.443 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.601      ;
; -1.437 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.610      ;
; -1.433 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.591      ;
; -1.430 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.588      ;
; -1.429 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.586      ;
; -1.428 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.586      ;
; -1.425 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.582      ;
; -1.425 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.598      ;
; -1.423 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.596      ;
; -1.418 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.575      ;
; -1.415 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.573      ;
; -1.412 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.594      ;
; -1.411 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.593      ;
; -1.410 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.583      ;
; -1.409 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.566      ;
; -1.409 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.591      ;
; -1.408 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.581      ;
; -1.404 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.584      ;
; -1.400 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.582      ;
; -1.399 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.557      ;
; -1.399 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.579      ;
; -1.398 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.571      ;
; -1.398 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.580      ;
; -1.395 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.575      ;
; -1.394 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.576      ;
; -1.391 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.548      ;
; -1.391 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.571      ;
; -1.390 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.572      ;
; -1.390 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.567      ;
; -1.389 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.546      ;
; -1.387 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.567      ;
; -1.387 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.564      ;
; -1.384 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.561      ;
; -1.381 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.563      ;
; -1.378 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.548      ;
; -1.376 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.533      ;
; -1.375 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.549      ;
; -1.374 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.551      ;
; -1.368 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.542      ;
; -1.366 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.543      ;
; -1.366 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.540      ;
; -1.365 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.545      ;
; -1.365 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.539      ;
; -1.362 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.539      ;
; -1.349 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.523      ;
; -1.343 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.517      ;
; -1.320 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.490      ;
; -1.163 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.336      ;
; -1.160 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.318      ;
; -1.160 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.807     ; 1.318      ;
; -1.155 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.792     ; 1.328      ;
; -1.149 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.326      ;
; -1.148 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.328      ;
; -1.146 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.303      ;
; -1.146 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.808     ; 1.303      ;
; -1.138 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.783     ; 1.320      ;
; -1.135 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.305      ;
; -1.134 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.785     ; 1.314      ;
; -1.131 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.788     ; 1.308      ;
; -1.120 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.294      ;
; -1.104 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.274      ;
; -1.089 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.791     ; 1.263      ;
; -1.087 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.257      ;
; -1.080 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.250      ;
; -1.079 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 1.249      ;
; -0.825 ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.795     ; 0.995      ;
; 2.479  ; clk_system                                                                                                      ; clk_system                                                                                                                               ; clk_system                ; clk_25      ; 0.500        ; 2.350      ; 0.657      ;
; 2.979  ; clk_system                                                                                                      ; clk_system                                                                                                                               ; clk_system                ; clk_25      ; 1.000        ; 2.350      ; 0.657      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.378      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.016     ; 6.290      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.768 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.017     ; 6.251      ;
; 13.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[24]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.035     ; 6.230      ;
; 13.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[25]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.035     ; 6.230      ;
; 13.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[30]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.035     ; 6.230      ;
; 13.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[31]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.035     ; 6.230      ;
; 13.771 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[26]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.035     ; 6.230      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.975 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.011      ;
; -0.958 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.994      ;
; -0.904 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.940      ;
; -0.890 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.926      ;
; -0.887 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.923      ;
; -0.833 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.869      ;
; -0.819 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.855      ;
; -0.816 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.852      ;
; -0.762 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.798      ;
; -0.752 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.788      ;
; -0.748 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.784      ;
; -0.745 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.781      ;
; -0.691 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.727      ;
; -0.681 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.717      ;
; -0.677 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.713      ;
; -0.674 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.710      ;
; -0.639 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.675      ;
; -0.620 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.656      ;
; -0.610 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.646      ;
; -0.608 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.644      ;
; -0.606 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.642      ;
; -0.603 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.639      ;
; -0.568 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.604      ;
; -0.539 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.575      ;
; -0.537 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.573      ;
; -0.535 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.571      ;
; -0.498 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.534      ;
; -0.497 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.533      ;
; -0.468 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.504      ;
; -0.466 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.502      ;
; -0.466 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.502      ;
; -0.461 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.497      ;
; -0.444 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.480      ;
; -0.427 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.463      ;
; -0.426 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.462      ;
; -0.184 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.220      ;
; -0.082 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.118      ;
; -0.080 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.116      ;
; -0.080 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.116      ;
; -0.074 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.110      ;
; -0.061 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.097      ;
; -0.060 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.096      ;
; -0.044 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.080      ;
; -0.043 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.079      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.523  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.789      ;
; 0.528  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.794      ;
; 0.535  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.801      ;
; 0.540  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.806      ;
; 0.541  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.807      ;
; 0.575  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.841      ;
; 0.650  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.916      ;
; 0.652  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.918      ;
; 0.660  ; main_frequency_var[11]   ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.926      ;
; 0.663  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.929      ;
; 0.664  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.930      ;
; 0.665  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.931      ;
; 0.666  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.932      ;
; 0.667  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.933      ;
; 0.689  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.953      ;
; 0.716  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.980      ;
; 0.739  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.006      ;
; 0.745  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.012      ;
; 0.793  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.059      ;
; 0.798  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.064      ;
; 0.801  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.067      ;
; 0.806  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.073      ;
; 0.835  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.103      ;
; 0.838  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.104      ;
; 0.842  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.113      ;
; 0.848  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.114      ;
; 0.885  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.151      ;
; 0.888  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.154      ;
; 0.933  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.199      ;
; 0.975  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.241      ;
; 1.001  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.269      ;
; 1.003  ; count[1]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.269      ;
; 1.007  ; count[1]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.273      ;
; 1.014  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.280      ;
; 1.032  ; \process_5:main_count[0] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.300      ;
; 1.037  ; \process_5:main_count[0] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.305      ;
; 1.038  ; \process_5:main_count[0] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.306      ;
; 1.063  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.329      ;
; 1.078  ; command_count[2]         ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.342      ;
; 1.078  ; command_count[2]         ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.342      ;
; 1.079  ; command_count[2]         ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.343      ;
; 1.079  ; command_count[2]         ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.343      ;
; 1.080  ; command_count[2]         ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.344      ;
; 1.082  ; command_count[1]         ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 1.346      ;
; 1.108  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.374      ;
; 1.111  ; count[1]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.377      ;
; 1.117  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.383      ;
; 1.125  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 1.388      ;
; 1.135  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.404      ;
; 1.136  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.405      ;
; 1.136  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.405      ;
; 1.178  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.436      ;
; 1.200  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 1.462      ;
; 1.200  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.460      ;
; 1.200  ; command_count[5]         ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.466      ;
; 1.201  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 1.463      ;
; 1.202  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 1.464      ;
; 1.205  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 1.467      ;
; 1.209  ; command_count[3]         ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.475      ;
; 1.210  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.476      ;
; 1.213  ; command_count[2]         ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 1.472      ;
; 1.213  ; command_count[2]         ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 1.472      ;
; 1.213  ; command_count[2]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 1.472      ;
; 1.215  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.481      ;
; 1.217  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.485      ;
; 1.224  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.490      ;
; 1.244  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.510      ;
; 1.249  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.515      ;
; 1.263  ; \process_5:main_count[0] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.531      ;
; 1.263  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.532      ;
; 1.263  ; \process_5:main_count[0] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.531      ;
; 1.263  ; \process_5:main_count[0] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.531      ;
; 1.266  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.535      ;
; 1.267  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.535      ;
; 1.268  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.537      ;
; 1.275  ; command_count[2]         ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 1.532      ;
; 1.291  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.557      ;
; 1.308  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.574      ;
; 1.311  ; command_count[1]         ; instruction[1]           ; clk_25       ; clk_25      ; 0.000        ; -0.005     ; 1.572      ;
; 1.312  ; command_count[1]         ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; -0.005     ; 1.573      ;
; 1.313  ; command_count[1]         ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; -0.005     ; 1.574      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.683 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.824      ; 0.657      ;
; -1.183 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.824      ; 0.657      ;
; 0.391  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.521  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.787      ;
; 0.556  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.822      ;
; 0.745  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.011      ;
; 0.749  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.015      ;
; 0.801  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.838  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.840  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.106      ;
; 0.857  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.123      ;
; 0.892  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.158      ;
; 0.977  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.242      ;
; 0.984  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.250      ;
; 1.002  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.285      ;
; 1.002  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.268      ;
; 1.007  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.272      ;
; 1.008  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.291      ;
; 1.014  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.297      ;
; 1.016  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.299      ;
; 1.016  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.299      ;
; 1.024  ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.307      ;
; 1.030  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.297      ;
; 1.033  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.300      ;
; 1.140  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.423      ;
; 1.141  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.424      ;
; 1.184  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.199  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.465      ;
; 1.200  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.466      ;
; 1.212  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.478      ;
; 1.219  ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.485      ;
; 1.224  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.227  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.493      ;
; 1.232  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.498      ;
; 1.239  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.505      ;
; 1.243  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.526      ;
; 1.243  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.005      ; 1.514      ;
; 1.246  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.512      ;
; 1.255  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.521      ;
; 1.256  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.522      ;
; 1.256  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.522      ;
; 1.277  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.543      ;
; 1.278  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.543      ;
; 1.295  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.562      ;
; 1.309  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.574      ;
; 1.317  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.582      ;
; 1.326  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.592      ;
; 1.327  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.593      ;
; 1.348  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.614      ;
; 1.353  ; ram_process_count[0]  ; dds_ram_data_in[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.619      ;
; 1.353  ; ram_process_count[0]  ; dds_ram_data_in[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.619      ;
; 1.353  ; ram_process_count[0]  ; dds_ram_data_in[14]   ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.619      ;
; 1.353  ; ram_process_count[0]  ; dds_ram_data_in[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.619      ;
; 1.366  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.371  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.636      ;
; 1.382  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 1.665      ;
; 1.384  ; count_serial[2]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.651      ;
; 1.384  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.650      ;
; 1.391  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.657      ;
; 1.397  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.663      ;
; 1.398  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.664      ;
; 1.415  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.682      ;
; 1.419  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.685      ;
; 1.437  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.703      ;
; 1.437  ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.703      ;
; 1.438  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.705      ;
; 1.447  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 1.714      ;
; 1.453  ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 1.718      ;
; 1.455  ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.721      ;
; 1.455  ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.721      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.589 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.594 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.794 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.828 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.095      ;
; 0.835 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.841 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.850 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.868 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.134      ;
; 0.868 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.134      ;
; 0.870 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.136      ;
; 0.871 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.873 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.139      ;
; 0.899 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.165      ;
; 0.901 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.167      ;
; 0.976 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.242      ;
; 0.977 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.243      ;
; 0.999 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.265      ;
; 1.001 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.273      ;
; 1.022 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.295      ;
; 1.029 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.299      ;
; 1.030 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.300      ;
; 1.031 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.301      ;
; 1.033 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.303      ;
; 1.033 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.303      ;
; 1.035 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.307      ;
; 1.098 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.364      ;
; 1.126 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.400      ;
; 1.131 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.405      ;
; 1.199 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.464      ;
; 1.202 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.467      ;
; 1.203 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.468      ;
; 1.224 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.493      ;
; 1.230 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.251 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.521      ;
; 1.255 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.528      ;
; 1.303 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.573      ;
; 1.306 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.579      ;
; 1.320 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.579      ;
; 1.340 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.605      ;
; 1.341 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.606      ;
; 1.344 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.609      ;
; 1.352 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.614      ;
; 1.354 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.616      ;
; 1.358 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.620      ;
; 1.358 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.620      ;
; 1.361 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.623      ;
; 1.384 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.646      ;
; 1.475 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.748      ;
; 1.498 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.770      ;
; 1.509 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.775      ;
; 1.545 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.819      ;
; 1.548 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.820      ;
; 1.620 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.886      ;
; 1.661 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.933      ;
; 1.690 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.960      ;
; 1.715 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.987      ;
; 1.797 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.069      ;
; 1.983 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.245      ;
; 1.983 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.245      ;
; 1.983 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.245      ;
; 1.983 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.245      ;
; 1.983 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.245      ;
; 1.983 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.245      ;
; 1.984 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.257      ;
; 2.004 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.263      ;
; 2.111 ; main_phase_var[4]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.385      ;
; 2.111 ; main_phase_var[4]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.385      ;
; 2.111 ; main_phase_var[4]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.385      ;
; 2.113 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.375      ;
; 2.113 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.375      ;
; 2.113 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.375      ;
; 2.113 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.375      ;
; 2.113 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.375      ;
; 2.113 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.375      ;
; 2.115 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.374      ;
; 2.227 ; main_amplitude_var[9]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.501      ;
; 2.227 ; main_amplitude_var[9]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.501      ;
; 2.227 ; main_amplitude_var[9]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.501      ;
; 2.238 ; main_phase_var[2]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.512      ;
; 2.238 ; main_phase_var[2]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.512      ;
; 2.238 ; main_phase_var[2]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.512      ;
; 2.347 ; main_amplitude_var[1]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.621      ;
; 2.347 ; main_amplitude_var[1]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.621      ;
; 2.347 ; main_amplitude_var[1]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.621      ;
; 2.424 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.689      ;
; 2.424 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.689      ;
; 2.424 ; main_count[0]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.689      ;
; 2.424 ; main_count[0]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.689      ;
; 2.424 ; main_count[0]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.689      ;
; 2.424 ; main_count[0]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.689      ;
; 2.514 ; main_phase_var[6]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.787      ;
; 2.514 ; main_phase_var[6]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.787      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.813 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.080      ;
; 0.830 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.097      ;
; 0.844 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.110      ;
; 0.850 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.116      ;
; 0.852 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.118      ;
; 0.954 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.220      ;
; 1.196 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.463      ;
; 1.214 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.480      ;
; 1.231 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.497      ;
; 1.236 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.502      ;
; 1.238 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.504      ;
; 1.267 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.534      ;
; 1.305 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.571      ;
; 1.307 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.573      ;
; 1.309 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.575      ;
; 1.338 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.604      ;
; 1.373 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.639      ;
; 1.376 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.642      ;
; 1.378 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.644      ;
; 1.380 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.646      ;
; 1.390 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.656      ;
; 1.409 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.675      ;
; 1.444 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.710      ;
; 1.447 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.713      ;
; 1.451 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.717      ;
; 1.461 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.727      ;
; 1.515 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.781      ;
; 1.518 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.784      ;
; 1.522 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.788      ;
; 1.532 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.798      ;
; 1.586 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.852      ;
; 1.589 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.855      ;
; 1.603 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.869      ;
; 1.657 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.923      ;
; 1.660 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.926      ;
; 1.674 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.940      ;
; 1.728 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.994      ;
; 1.745 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.011      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.900 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.926      ;
; 0.901 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.927      ;
; 0.901 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.927      ;
; 0.904 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.930      ;
; 0.905 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.931      ;
; 0.910 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.936      ;
; 0.911 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 0.937      ;
; 0.940 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 0.982      ;
; 0.941 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 0.983      ;
; 0.955 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 0.997      ;
; 0.959 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.001      ;
; 1.154 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 1.175      ;
; 1.161 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.287      ; 1.182      ;
; 1.187 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.229      ;
; 1.196 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 1.245      ;
; 1.197 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.295      ; 1.226      ;
; 1.198 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.300      ; 1.232      ;
; 1.200 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.300      ; 1.234      ;
; 1.204 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.249      ;
; 1.213 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.245      ;
; 1.216 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.258      ;
; 1.217 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.262      ;
; 1.223 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.265      ;
; 1.226 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.268      ;
; 1.234 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.276      ;
; 1.244 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.289      ;
; 1.248 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.296      ;
; 1.250 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.293      ;
; 1.251 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.313      ;
; 1.251 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.296      ;
; 1.251 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.325      ; 1.310      ;
; 1.253 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.291      ;
; 1.253 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.303      ;
; 1.265 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.315      ;
; 1.273 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.311      ;
; 1.274 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.312      ;
; 1.280 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.330      ;
; 1.282 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.308      ;
; 1.284 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.309      ;
; 1.290 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.331      ;
; 1.299 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.324      ;
; 1.306 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.332      ;
; 1.308 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.349      ;
; 1.310 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.335      ;
; 1.321 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.362      ;
; 1.329 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.355      ;
; 1.356 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 1.411      ;
; 1.359 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.401      ;
; 1.422 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.484      ;
; 1.423 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.325      ; 1.482      ;
; 1.424 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.331      ; 1.489      ;
; 1.472 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.321      ; 1.527      ;
; 1.473 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.521      ;
; 1.477 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.331      ; 1.542      ;
; 1.478 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.528      ;
; 1.481 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.526      ;
; 1.487 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.532      ;
; 1.488 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.526      ;
; 1.489 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.537      ;
; 1.489 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.531      ;
; 1.491 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.539      ;
; 1.496 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.544      ;
; 1.497 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.542      ;
; 1.498 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.543      ;
; 1.499 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.537      ;
; 1.499 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.549      ;
; 1.505 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.550      ;
; 1.506 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.564      ;
; 1.507 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.557      ;
; 1.507 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.333      ; 1.574      ;
; 1.508 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.311      ; 1.553      ;
; 1.509 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.547      ;
; 1.511 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.549      ;
; 1.512 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.560      ;
; 1.514 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.539      ;
; 1.518 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.568      ;
; 1.519 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.569      ;
; 1.519 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.567      ;
; 1.520 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.568      ;
; 1.521 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.546      ;
; 1.524 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.550      ;
; 1.525 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.563      ;
; 1.526 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.564      ;
; 1.526 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.564      ;
; 1.528 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.553      ;
; 1.528 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.569      ;
; 1.530 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.556      ;
; 1.531 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.579      ;
; 1.533 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.558      ;
; 1.537 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.578      ;
; 1.541 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.566      ;
; 1.542 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.583      ;
; 1.552 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.593      ;
; 1.553 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.578      ;
; 1.554 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.595      ;
; 1.556 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.582      ;
; 1.557 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.307      ; 1.598      ;
; 1.564 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.590      ;
; 1.566 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.291      ; 1.591      ;
; 1.567 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.316      ; 1.617      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[5]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 6.704 ; 6.704 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 8.873 ; 8.873 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.873 ; 8.873 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.587 ; 8.587 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.171 ; 7.171 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 5.046 ; 5.046 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.809 ; 4.809 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.611 ; 4.611 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.741 ; 4.741 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.632 ; 4.632 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.428 ; 4.428 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.623 ; 4.623 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.372 ; 4.372 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.610 ; 4.610 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.348 ; 4.348 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.345 ; 4.345 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.676 ; 4.676 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.730 ; 4.730 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.814 ; 4.814 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.993 ; 4.993 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 5.011 ; 5.011 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 5.046 ; 5.046 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.508 ; 7.508 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.098 ; 7.098 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 8.483 ; 8.483 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 8.483 ; 8.483 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 8.348 ; 8.348 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 7.072 ; 7.072 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -4.605 ; -4.605 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -6.082 ; -6.082 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -6.410 ; -6.410 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -6.082 ; -6.082 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -6.543 ; -6.543 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -4.115 ; -4.115 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -4.579 ; -4.579 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -4.381 ; -4.381 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -4.511 ; -4.511 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -4.402 ; -4.402 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -4.198 ; -4.198 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -4.393 ; -4.393 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -4.142 ; -4.142 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -4.380 ; -4.380 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -4.118 ; -4.118 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -4.115 ; -4.115 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -4.446 ; -4.446 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -4.500 ; -4.500 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -4.584 ; -4.584 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -4.763 ; -4.763 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -4.781 ; -4.781 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -4.816 ; -4.816 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -5.207 ; -5.207 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -5.069 ; -5.069 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -6.444 ; -6.444 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -7.855 ; -7.855 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -7.720 ; -7.720 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -6.444 ; -6.444 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 3.700 ; 3.700 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.103 ; 5.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.064 ; 5.064 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.103 ; 5.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.788 ; 4.788 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.822 ; 4.822 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.527 ; 4.527 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.531 ; 4.531 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.294 ; 4.294 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.292 ; 4.292 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.080 ; 4.080 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.100 ; 4.100 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.081 ; 4.081 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 3.818 ; 3.818 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.057 ; 4.057 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.048 ; 4.048 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.033 ; 4.033 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.023 ; 4.023 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.760 ; 4.760 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.194 ; 6.194 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.447 ; 6.447 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.246 ; 7.246 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.251 ; 7.251 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.229 ; 7.229 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 5.689 ; 5.689 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 5.653 ; 5.653 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.309 ; 6.309 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.309 ; 6.309 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 5.738 ; 5.738 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.398 ; 5.398 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 3.700 ; 3.700 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 3.818 ; 3.818 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.064 ; 5.064 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.103 ; 5.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.788 ; 4.788 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.822 ; 4.822 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.527 ; 4.527 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.531 ; 4.531 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.294 ; 4.294 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.292 ; 4.292 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.080 ; 4.080 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.100 ; 4.100 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.081 ; 4.081 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 3.818 ; 3.818 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.057 ; 4.057 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.048 ; 4.048 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.033 ; 4.033 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.023 ; 4.023 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.760 ; 4.760 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.194 ; 6.194 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.447 ; 6.447 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.246 ; 7.246 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.251 ; 7.251 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.229 ; 7.229 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 5.689 ; 5.689 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 5.653 ; 5.653 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.309 ; 6.309 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.309 ; 6.309 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 5.738 ; 5.738 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.398 ; 5.398 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Propagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.189 ; 12.189 ; 12.189 ; 12.189 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.503 ; 12.503 ; 12.503 ; 12.503 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.553 ; 12.553 ; 12.553 ; 12.553 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.903 ; 11.903 ; 11.903 ; 11.903 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 12.217 ; 12.217 ; 12.217 ; 12.217 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.796 ; 10.796 ; 10.796 ; 10.796 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.846 ; 10.846 ; 10.846 ; 10.846 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.136 ; 11.136 ; 11.136 ; 11.136 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.799 ; 11.799 ; 11.799 ; 11.799 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 12.113 ; 12.113 ; 12.113 ; 12.113 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 12.163 ; 12.163 ; 12.163 ; 12.163 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.664 ; 11.664 ; 11.664 ; 11.664 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.978 ; 11.978 ; 11.978 ; 11.978 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 12.028 ; 12.028 ; 12.028 ; 12.028 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 12.318 ; 12.318 ; 12.318 ; 12.318 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.387 ; 10.387 ; 10.387 ; 10.387 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.701 ; 10.701 ; 10.701 ; 10.701 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.751 ; 10.751 ; 10.751 ; 10.751 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 11.041 ; 11.041 ; 11.041 ; 11.041 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.189 ; 12.189 ; 12.189 ; 12.189 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.503 ; 12.503 ; 12.503 ; 12.503 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.553 ; 12.553 ; 12.553 ; 12.553 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.903 ; 11.903 ; 11.903 ; 11.903 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 12.217 ; 12.217 ; 12.217 ; 12.217 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.796 ; 10.796 ; 10.796 ; 10.796 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.846 ; 10.846 ; 10.846 ; 10.846 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.136 ; 11.136 ; 11.136 ; 11.136 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.799 ; 11.799 ; 11.799 ; 11.799 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 12.113 ; 12.113 ; 12.113 ; 12.113 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 12.163 ; 12.163 ; 12.163 ; 12.163 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.664 ; 11.664 ; 11.664 ; 11.664 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.978 ; 11.978 ; 11.978 ; 11.978 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 12.028 ; 12.028 ; 12.028 ; 12.028 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 12.318 ; 12.318 ; 12.318 ; 12.318 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.387 ; 10.387 ; 10.387 ; 10.387 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.701 ; 10.701 ; 10.701 ; 10.701 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.751 ; 10.751 ; 10.751 ; 10.751 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 11.041 ; 11.041 ; 11.041 ; 11.041 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -30.861       ;
; clk_system                      ; -0.595 ; -5.515        ;
; clk_25                          ; -0.133 ; -2.351        ;
; bus_in_step_to_next_value       ; 0.095  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 1.094  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.037 ; -1.037        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.657  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; bus_in_step_to_next_value       ; -1.222 ; -10.222       ;
; clk_system                      ; -0.500 ; -54.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.239 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.904      ;
; -0.194 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.858      ;
; -0.187 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.845      ;
; -0.184 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.842      ;
; -0.180 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.842      ;
; -0.154 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.826      ;
; -0.152 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.810      ;
; -0.151 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.793      ;
; -0.148 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.790      ;
; -0.146 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.788      ;
; -0.144 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.825      ;
; -0.143 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.799      ;
; -0.142 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.784      ;
; -0.140 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.782      ;
; -0.140 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.781      ;
; -0.136 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.777      ;
; -0.136 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.792      ;
; -0.136 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.801      ;
; -0.135 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.791      ;
; -0.132 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.788      ;
; -0.124 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.780      ;
; -0.123 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.765      ;
; -0.123 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.764      ;
; -0.123 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.779      ;
; -0.122 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.763      ;
; -0.121 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.763      ;
; -0.118 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.774      ;
; -0.117 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.758      ;
; -0.115 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.756      ;
; -0.112 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.753      ;
; -0.110 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.774      ;
; -0.107 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.761      ;
; -0.107 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.761      ;
; -0.106 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.760      ;
; -0.105 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.770      ;
; -0.105 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.770      ;
; -0.105 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.769      ;
; -0.103 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.767      ;
; -0.101 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.766      ;
; -0.097 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.751      ;
; -0.097 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.761      ;
; -0.096 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.768      ;
; -0.095 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.749      ;
; -0.095 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.760      ;
; -0.093 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.755      ;
; -0.091 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.753      ;
; -0.090 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.754      ;
; -0.090 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.754      ;
; -0.089 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.743      ;
; -0.089 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.770      ;
; -0.088 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.752      ;
; -0.088 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.750      ;
; -0.085 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.747      ;
; -0.085 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.743      ;
; -0.084 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.738      ;
; -0.082 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.744      ;
; -0.081 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.746      ;
; -0.079 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.181      ; 0.759      ;
; -0.078 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.740      ;
; -0.074 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.738      ;
; -0.070 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.171      ; 0.740      ;
; -0.054 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.181      ; 0.734      ;
; -0.051 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.179      ; 0.729      ;
; -0.050 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.175      ; 0.724      ;
; -0.041 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.683      ;
; -0.033 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.689      ;
; -0.027 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.158      ; 0.684      ;
; -0.023 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.664      ;
; -0.020 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.662      ;
; -0.019 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.171      ; 0.689      ;
; -0.019 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.675      ;
; -0.011 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.652      ;
; -0.008 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.143      ; 0.650      ;
; -0.007 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 0.663      ;
; -0.004 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.142      ; 0.645      ;
; 0.005  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.660      ;
; 0.009  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.645      ;
; 0.012  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.653      ;
; 0.013  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.641      ;
; 0.019  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.646      ;
; 0.023  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.155      ; 0.631      ;
; 0.023  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.641      ;
; 0.024  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.634      ;
; 0.025  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.633      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                           ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -0.595 ; dds_step_count[1]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.642     ; 0.985      ;
; -0.593 ; dds_step_count[0]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.642     ; 0.983      ;
; -0.570 ; dds_step_count[3]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.642     ; 0.960      ;
; -0.471 ; dds_step_count[2]    ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.642     ; 0.861      ;
; -0.283 ; ram_process_count[2] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.331      ;
; -0.283 ; ram_process_count[2] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.331      ;
; -0.227 ; ram_process_count[1] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.275      ;
; -0.227 ; ram_process_count[1] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.275      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.183 ; ram_process_count[2] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.232      ;
; -0.174 ; ram_process_count[2] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.207      ;
; -0.174 ; ram_process_count[2] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.207      ;
; -0.174 ; ram_process_count[2] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.207      ;
; -0.174 ; ram_process_count[2] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.207      ;
; -0.142 ; ram_process_count[2] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.189      ;
; -0.142 ; ram_process_count[2] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.189      ;
; -0.140 ; ram_process_count[0] ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.188      ;
; -0.140 ; ram_process_count[0] ; dds_ram_data_in[4]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.188      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.127 ; ram_process_count[1] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.176      ;
; -0.118 ; ram_process_count[1] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.151      ;
; -0.118 ; ram_process_count[1] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.151      ;
; -0.118 ; ram_process_count[1] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.151      ;
; -0.118 ; ram_process_count[1] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.151      ;
; -0.111 ; count_serial[3]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.143      ;
; -0.087 ; count_serial[1]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.119      ;
; -0.086 ; ram_process_count[1] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.133      ;
; -0.086 ; ram_process_count[1] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.133      ;
; -0.081 ; count_serial[0]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.113      ;
; -0.070 ; count_serial[1]      ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.102      ;
; -0.063 ; count_serial[3]      ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.095      ;
; -0.048 ; ram_process_count[2] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.084      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.040 ; ram_process_count[0] ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.017      ; 1.089      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[1]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[2]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[3]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[4]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[5]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[6]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[7]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[8]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[9]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.037 ; ram_process_count[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.069      ;
; -0.036 ; ram_process_count[0] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.069      ;
; -0.031 ; ram_process_count[0] ; dds_ram_wraddress[2]  ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.064      ;
; -0.031 ; ram_process_count[0] ; dds_ram_data_in[7]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.064      ;
; -0.031 ; ram_process_count[0] ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.064      ;
; -0.031 ; ram_process_count[0] ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.064      ;
; -0.028 ; ram_process_count[1] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.064      ;
; -0.024 ; ram_process_count[1] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.060      ;
; -0.023 ; ram_process_count[1] ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.059      ;
; -0.022 ; ram_process_count[0] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.058      ;
; -0.016 ; ram_process_count[2] ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.049      ;
; -0.008 ; ram_process_count[0] ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.044      ;
; -0.005 ; write_ram_address[0] ; write_ram_address[10] ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.037      ;
; -0.002 ; ram_process_count[2] ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.004      ; 1.038      ;
; 0.001  ; ram_process_count[0] ; dds_ram_data_in[9]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.046      ;
; 0.001  ; ram_process_count[0] ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 1.046      ;
; 0.012  ; ram_process_count[3] ; ram_process_count[0]  ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.020      ;
+--------+----------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.133 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.871      ;
; -0.130 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.866      ;
; -0.110 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.842      ;
; -0.104 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.832      ;
; -0.082 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.798      ;
; -0.079 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.809      ;
; -0.074 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.790      ;
; -0.065 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.781      ;
; -0.064 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.780      ;
; -0.064 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.794      ;
; -0.061 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.777      ;
; -0.061 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.791      ;
; -0.060 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.775      ;
; -0.058 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.773      ;
; -0.055 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.785      ;
; -0.053 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.769      ;
; -0.049 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.764      ;
; -0.048 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.763      ;
; -0.048 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.778      ;
; -0.047 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.763      ;
; -0.047 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.786      ;
; -0.046 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.776      ;
; -0.045 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.784      ;
; -0.043 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.773      ;
; -0.043 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.782      ;
; -0.041 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.780      ;
; -0.041 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.779      ;
; -0.038 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.777      ;
; -0.037 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.752      ;
; -0.037 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.776      ;
; -0.035 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.750      ;
; -0.035 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.773      ;
; -0.034 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.773      ;
; -0.034 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.772      ;
; -0.034 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.772      ;
; -0.029 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.744      ;
; -0.028 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.764      ;
; -0.027 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.765      ;
; -0.027 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.763      ;
; -0.026 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.762      ;
; -0.022 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.758      ;
; -0.020 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.748      ;
; -0.020 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.759      ;
; -0.019 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.757      ;
; -0.019 ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.751      ;
; -0.017 ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.753      ;
; -0.016 ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.752      ;
; -0.013 ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.745      ;
; -0.012 ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.744      ;
; -0.010 ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.742      ;
; -0.007 ; dds_step_count[8]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.739      ;
; -0.004 ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.736      ;
; 0.005  ; dds_step_count[6]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.723      ;
; 0.064  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.652      ;
; 0.066  ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.283     ; 0.650      ;
; 0.067  ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.663      ;
; 0.069  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.269     ; 0.661      ;
; 0.078  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.637      ;
; 0.079  ; dds_step_count[2]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.649      ;
; 0.079  ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.659      ;
; 0.080  ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.284     ; 0.635      ;
; 0.082  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.260     ; 0.657      ;
; 0.084  ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.652      ;
; 0.087  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.261     ; 0.651      ;
; 0.090  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.263     ; 0.646      ;
; 0.098  ; dds_step_count[5]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.630      ;
; 0.099  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.633      ;
; 0.107  ; dds_step_count[4]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.621      ;
; 0.108  ; dds_step_count[3]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.267     ; 0.624      ;
; 0.111  ; dds_step_count[7]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.617      ;
; 0.111  ; dds_step_count[0]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.617      ;
; 0.232  ; dds_step_count[1]                                                                                               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.271     ; 0.496      ;
; 1.726  ; clk_system                                                                                                      ; clk_system                                                                                                                               ; clk_system                ; clk_25      ; 0.500        ; 1.420      ; 0.367      ;
; 2.226  ; clk_system                                                                                                      ; clk_system                                                                                                                               ; clk_system                ; clk_25      ; 1.000        ; 1.420      ; 0.367      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.985      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[4]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[5]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.051 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; command_count[6]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.021     ; 2.960      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[24]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[25]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[30]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[31]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[26]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[27]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[28]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.075 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; main_frequency_var[29]                                                                                                                   ; clk_25                    ; clk_25      ; 20.000       ; -0.041     ; 2.916      ;
; 17.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[0]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.022     ; 2.919      ;
; 17.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[1]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.022     ; 2.919      ;
; 17.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[2]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.022     ; 2.919      ;
; 17.091 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[3]                                                                                                                         ; clk_25                    ; clk_25      ; 20.000       ; -0.022     ; 2.919      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.095 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.937      ;
; 0.099 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.933      ;
; 0.130 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.902      ;
; 0.134 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.898      ;
; 0.139 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.893      ;
; 0.165 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.867      ;
; 0.169 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.863      ;
; 0.174 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.858      ;
; 0.200 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.832      ;
; 0.204 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.828      ;
; 0.209 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.823      ;
; 0.222 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.810      ;
; 0.235 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.797      ;
; 0.239 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.793      ;
; 0.244 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.788      ;
; 0.257 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.775      ;
; 0.270 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.762      ;
; 0.274 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.758      ;
; 0.274 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.758      ;
; 0.279 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.753      ;
; 0.292 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.740      ;
; 0.293 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.739      ;
; 0.309 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.723      ;
; 0.314 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.718      ;
; 0.327 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.705      ;
; 0.328 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.704      ;
; 0.344 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.688      ;
; 0.344 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.688      ;
; 0.362 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.670      ;
; 0.363 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.669      ;
; 0.363 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.669      ;
; 0.364 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.668      ;
; 0.368 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.379 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.653      ;
; 0.379 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.653      ;
; 0.448 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.584      ;
; 0.502 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.530      ;
; 0.503 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.529      ;
; 0.503 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.529      ;
; 0.503 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.529      ;
; 0.504 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.528      ;
; 0.507 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.525      ;
; 0.517 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.515      ;
; 0.517 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.515      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.094 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.344      ;
; 1.104 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.325      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.125 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.308      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.307      ;
; 1.142 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.586     ; 2.304      ;
; 1.143 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.594     ; 2.295      ;
; 1.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.588     ; 2.298      ;
; 1.152 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.596     ; 2.284      ;
; 1.152 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.597     ; 2.283      ;
; 1.152 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.595     ; 2.285      ;
; 1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.603     ; 2.276      ;
; 1.156 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.597     ; 2.279      ;
; 1.162 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.605     ; 2.265      ;
; 1.162 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.606     ; 2.264      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.268      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.259      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.591     ; 2.267      ;
; 1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.573     ; 2.285      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.175 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.599     ; 2.258      ;
; 1.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.593     ; 2.262      ;
; 1.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.593     ; 2.262      ;
; 1.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.593     ; 2.262      ;
; 1.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.593     ; 2.262      ;
; 1.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.593     ; 2.262      ;
; 1.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.593     ; 2.262      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.394      ;
; 0.246  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.398      ;
; 0.253  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.270  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.422      ;
; 0.288  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.440      ;
; 0.294  ; main_frequency_var[11]   ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.446      ;
; 0.298  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.450      ;
; 0.298  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.450      ;
; 0.299  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.451      ;
; 0.300  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.452      ;
; 0.300  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.452      ;
; 0.316  ; main_frequency_var[18]   ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.468      ;
; 0.322  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.473      ;
; 0.329  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.480      ;
; 0.338  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.491      ;
; 0.342  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.495      ;
; 0.361  ; main_frequency_var[19]   ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; main_frequency_var[31]   ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.516      ;
; 0.369  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.521      ;
; 0.378  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.532      ;
; 0.385  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.537      ;
; 0.396  ; main_frequency_var[9]    ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.548      ;
; 0.400  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.552      ;
; 0.401  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.553      ;
; 0.403  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.555      ;
; 0.403  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.555      ;
; 0.417  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.569      ;
; 0.442  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.594      ;
; 0.452  ; count[1]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.604      ;
; 0.455  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.607      ;
; 0.458  ; count[1]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.610      ;
; 0.462  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.614      ;
; 0.477  ; \process_5:main_count[0] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.631      ;
; 0.477  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.629      ;
; 0.481  ; \process_5:main_count[0] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.635      ;
; 0.482  ; \process_5:main_count[0] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.636      ;
; 0.489  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.641      ;
; 0.501  ; command_count[2]         ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.650      ;
; 0.501  ; command_count[2]         ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.650      ;
; 0.502  ; command_count[1]         ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.651      ;
; 0.502  ; command_count[2]         ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.651      ;
; 0.502  ; command_count[2]         ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.651      ;
; 0.503  ; command_count[2]         ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.652      ;
; 0.504  ; count[1]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.657      ;
; 0.514  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.669      ;
; 0.514  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.669      ;
; 0.514  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.669      ;
; 0.522  ; count[3]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.674      ;
; 0.529  ; command_count[5]         ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.681      ;
; 0.532  ; sclk_pin~reg0            ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.684      ;
; 0.534  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.683      ;
; 0.535  ; command_count[3]         ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.687      ;
; 0.539  ; count[3]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.692      ;
; 0.545  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.697      ;
; 0.546  ; \process_5:main_count[0] ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.695      ;
; 0.551  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.703      ;
; 0.556  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; command_count[2]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.701      ;
; 0.557  ; command_count[2]         ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.702      ;
; 0.559  ; command_count[2]         ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.704      ;
; 0.560  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.712      ;
; 0.567  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.712      ;
; 0.568  ; \process_5:main_count[0] ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.717      ;
; 0.569  ; \process_5:main_count[0] ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.718      ;
; 0.569  ; \process_5:main_count[0] ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; -0.003     ; 0.718      ;
; 0.578  ; main_frequency_var[16]   ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.726      ;
; 0.578  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.730      ;
; 0.581  ; count[0]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.736      ;
; 0.587  ; command_count[2]         ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.732      ;
; 0.593  ; data_bit_count[3]        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.745      ;
; 0.595  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.750      ;
; 0.599  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.754      ;
; 0.600  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 0.755      ;
; 0.602  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.755      ;
; 0.602  ; \process_5:main_count[0] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.756      ;
; 0.603  ; \process_5:main_count[0] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.757      ;
; 0.603  ; \process_5:main_count[0] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.757      ;
; 0.604  ; command_count[1]         ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.752      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.037 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.111      ; 0.367      ;
; -0.537 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.111      ; 0.367      ;
; 0.215  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.390      ;
; 0.259  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.411      ;
; 0.342  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.494      ;
; 0.346  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.498      ;
; 0.358  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.371  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.379  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.534      ;
; 0.410  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.562      ;
; 0.440  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.592      ;
; 0.443  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.595      ;
; 0.454  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.607      ;
; 0.455  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.624      ;
; 0.456  ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.608      ;
; 0.460  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.629      ;
; 0.463  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.632      ;
; 0.464  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.633      ;
; 0.464  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.616      ;
; 0.469  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.621      ;
; 0.470  ; write_ram_address[3]  ; dds_ram_wraddress[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.639      ;
; 0.479  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.648      ;
; 0.496  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.511  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.530  ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.682      ;
; 0.531  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.541  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.710      ;
; 0.541  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.710      ;
; 0.546  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.703      ;
; 0.559  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.711      ;
; 0.560  ; ram_process_count[2]  ; dds_ram_wrclock       ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 0.716      ;
; 0.560  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.712      ;
; 0.563  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.732      ;
; 0.563  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.570  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.722      ;
; 0.581  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.734      ;
; 0.585  ; ram_process_count[3]  ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.001      ; 0.738      ;
; 0.586  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.738      ;
; 0.601  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; count_serial[2]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.759      ;
; 0.609  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.761      ;
; 0.612  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.764      ;
; 0.615  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.767      ;
; 0.616  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.621  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.773      ;
; 0.630  ; count_serial[4]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.782      ;
; 0.641  ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; count_serial[1]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.643  ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.797      ;
; 0.646  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.798      ;
; 0.650  ; write_ram_address[7]  ; dds_ram_wraddress[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.017      ; 0.819      ;
; 0.651  ; write_ram_address[5]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.803      ;
; 0.656  ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.808      ;
; 0.659  ; ram_process_count[3]  ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.004      ; 0.815      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.275 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.427      ;
; 0.279 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.431      ;
; 0.361 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.370 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.381 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.386 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.392 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.544      ;
; 0.392 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.545      ;
; 0.397 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.550      ;
; 0.404 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.556      ;
; 0.406 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.558      ;
; 0.408 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.560      ;
; 0.438 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.443 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.595      ;
; 0.456 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.613      ;
; 0.471 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.626      ;
; 0.471 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.630      ;
; 0.472 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.627      ;
; 0.473 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.628      ;
; 0.474 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.629      ;
; 0.475 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.630      ;
; 0.476 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.633      ;
; 0.486 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.638      ;
; 0.508 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.667      ;
; 0.512 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.671      ;
; 0.543 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.693      ;
; 0.544 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.694      ;
; 0.547 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.697      ;
; 0.549 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.707      ;
; 0.561 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.716      ;
; 0.573 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.730      ;
; 0.586 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.743      ;
; 0.588 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.743      ;
; 0.611 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.761      ;
; 0.612 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.757      ;
; 0.614 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.764      ;
; 0.614 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.764      ;
; 0.627 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.775      ;
; 0.628 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.776      ;
; 0.631 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.779      ;
; 0.631 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.779      ;
; 0.632 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.632 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.670 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.827      ;
; 0.684 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.841      ;
; 0.695 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.852      ;
; 0.711 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.870      ;
; 0.746 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.903      ;
; 0.753 ; main_count[0]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.758 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.913      ;
; 0.784 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.941      ;
; 0.807 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.964      ;
; 0.822 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.895 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.052      ;
; 0.959 ; main_phase_var[4]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.118      ;
; 0.960 ; main_phase_var[4]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.119      ;
; 0.960 ; main_phase_var[4]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.119      ;
; 0.975 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.123      ;
; 0.975 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.123      ;
; 0.975 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.123      ;
; 0.975 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.123      ;
; 0.975 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.123      ;
; 0.975 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.123      ;
; 0.987 ; main_count[0]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.132      ;
; 1.022 ; main_amplitude_var[9]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.181      ;
; 1.023 ; main_amplitude_var[9]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.182      ;
; 1.023 ; main_amplitude_var[9]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.182      ;
; 1.030 ; main_phase_var[2]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.189      ;
; 1.031 ; main_phase_var[2]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.190      ;
; 1.031 ; main_phase_var[2]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.190      ;
; 1.041 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 1.041 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 1.041 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 1.041 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 1.041 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 1.041 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.189      ;
; 1.056 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.201      ;
; 1.071 ; main_amplitude_var[1]  ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.230      ;
; 1.072 ; main_amplitude_var[1]  ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.231      ;
; 1.072 ; main_amplitude_var[1]  ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.231      ;
; 1.155 ; main_phase_var[6]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.314      ;
; 1.156 ; main_phase_var[6]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.315      ;
; 1.156 ; main_phase_var[6]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.315      ;
; 1.158 ; main_count[0]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.308      ;
; 1.158 ; main_count[0]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.308      ;
; 1.158 ; main_count[0]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.308      ;
; 1.158 ; main_count[0]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.308      ;
; 1.158 ; main_count[0]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.308      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.363 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.515      ;
; 0.373 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.530      ;
; 0.432 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.584      ;
; 0.501 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.653      ;
; 0.512 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.516 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.670      ;
; 0.536 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.688      ;
; 0.552 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.705      ;
; 0.566 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.718      ;
; 0.571 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.723      ;
; 0.587 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.739      ;
; 0.588 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.740      ;
; 0.601 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.753      ;
; 0.606 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.758      ;
; 0.610 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.762      ;
; 0.623 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.775      ;
; 0.636 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.788      ;
; 0.641 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.793      ;
; 0.645 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.797      ;
; 0.658 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.810      ;
; 0.671 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.823      ;
; 0.676 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.828      ;
; 0.680 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.832      ;
; 0.706 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.858      ;
; 0.711 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.863      ;
; 0.715 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.867      ;
; 0.741 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.893      ;
; 0.746 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.898      ;
; 0.750 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.902      ;
; 0.781 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.933      ;
; 0.785 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.937      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.657 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.452      ;
; 0.658 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.158      ; 0.454      ;
; 0.659 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.158      ; 0.455      ;
; 0.659 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.156      ; 0.453      ;
; 0.659 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.156      ; 0.453      ;
; 0.662 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.457      ;
; 0.663 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.458      ;
; 0.694 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.158      ; 0.490      ;
; 0.694 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.491      ;
; 0.701 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.498      ;
; 0.703 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.500      ;
; 0.776 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.154      ; 0.568      ;
; 0.781 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.154      ; 0.573      ;
; 0.790 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.161      ; 0.589      ;
; 0.792 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.609      ;
; 0.796 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.598      ;
; 0.797 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.599      ;
; 0.801 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.178      ; 0.617      ;
; 0.802 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.603      ;
; 0.806 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.174      ; 0.618      ;
; 0.811 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.608      ;
; 0.816 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.617      ;
; 0.825 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.622      ;
; 0.830 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.631      ;
; 0.832 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.629      ;
; 0.832 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.175      ; 0.645      ;
; 0.833 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.650      ;
; 0.833 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.634      ;
; 0.836 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.633      ;
; 0.837 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.634      ;
; 0.838 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.631      ;
; 0.838 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.641      ;
; 0.842 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.646      ;
; 0.848 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.641      ;
; 0.849 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.653      ;
; 0.852 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.645      ;
; 0.856 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.660      ;
; 0.865 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.645      ;
; 0.868 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.663      ;
; 0.869 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.650      ;
; 0.872 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.652      ;
; 0.880 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.171      ; 0.689      ;
; 0.880 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.675      ;
; 0.881 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.662      ;
; 0.884 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.664      ;
; 0.888 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.158      ; 0.684      ;
; 0.894 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.689      ;
; 0.902 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.683      ;
; 0.911 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.175      ; 0.724      ;
; 0.912 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.729      ;
; 0.915 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.181      ; 0.734      ;
; 0.931 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.171      ; 0.740      ;
; 0.935 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.738      ;
; 0.939 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.740      ;
; 0.940 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.181      ; 0.759      ;
; 0.942 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.746      ;
; 0.943 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.744      ;
; 0.945 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.738      ;
; 0.946 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.747      ;
; 0.946 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.743      ;
; 0.949 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.752      ;
; 0.949 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.750      ;
; 0.950 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.743      ;
; 0.950 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.770      ;
; 0.951 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.754      ;
; 0.951 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.754      ;
; 0.952 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.753      ;
; 0.954 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.755      ;
; 0.956 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.749      ;
; 0.956 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.760      ;
; 0.957 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.768      ;
; 0.958 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.751      ;
; 0.958 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.761      ;
; 0.962 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.766      ;
; 0.964 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.767      ;
; 0.966 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.770      ;
; 0.966 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.770      ;
; 0.966 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.769      ;
; 0.967 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.760      ;
; 0.968 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.761      ;
; 0.968 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.155      ; 0.761      ;
; 0.971 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.774      ;
; 0.973 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.753      ;
; 0.976 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.756      ;
; 0.978 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.758      ;
; 0.979 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.774      ;
; 0.982 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.763      ;
; 0.983 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.763      ;
; 0.984 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.765      ;
; 0.984 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.764      ;
; 0.984 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.779      ;
; 0.985 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.780      ;
; 0.993 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.788      ;
; 0.996 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.791      ;
; 0.997 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.777      ;
; 0.997 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.157      ; 0.792      ;
; 0.997 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.801      ;
; 1.001 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.782      ;
; 1.001 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.142      ; 0.781      ;
; 1.003 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.143      ; 0.784      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[5]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 3.438 ; 3.438 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 4.531 ; 4.531 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 4.531 ; 4.531 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 4.407 ; 4.407 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 3.798 ; 3.798 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 2.811 ; 2.811 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 2.693 ; 2.693 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 2.553 ; 2.553 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 2.648 ; 2.648 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 2.567 ; 2.567 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 2.475 ; 2.475 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 2.552 ; 2.552 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 2.444 ; 2.444 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 2.552 ; 2.552 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 2.443 ; 2.443 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 2.421 ; 2.421 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 2.595 ; 2.595 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 2.631 ; 2.631 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 2.667 ; 2.667 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 2.789 ; 2.789 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 2.791 ; 2.791 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 2.811 ; 2.811 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 3.858 ; 3.858 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 3.847 ; 3.847 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 4.299 ; 4.299 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 3.723 ; 3.723 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.575 ; -2.575 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.230 ; -3.230 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.382 ; -3.382 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.230 ; -3.230 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.450 ; -3.450 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.301 ; -2.301 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.573 ; -2.573 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.433 ; -2.433 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.528 ; -2.528 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.447 ; -2.447 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.355 ; -2.355 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.432 ; -2.432 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.324 ; -2.324 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.432 ; -2.432 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.323 ; -2.323 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.301 ; -2.301 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.475 ; -2.475 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.511 ; -2.511 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.547 ; -2.547 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.669 ; -2.669 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.671 ; -2.671 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.691 ; -2.691 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.851 ; -2.851 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.822 ; -2.822 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.387 ; -3.387 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -4.021 ; -4.021 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.963 ; -3.963 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.387 ; -3.387 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.798 ; 1.798 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.505 ; 2.505 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.484 ; 2.484 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.505 ; 2.505 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.346 ; 2.346 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.369 ; 2.369 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.220 ; 2.220 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.223 ; 2.223 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.116 ; 2.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.114 ; 2.114 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.024 ; 2.024 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.032 ; 2.032 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.020 ; 2.020 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 1.894 ; 1.894 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.008 ; 2.008 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 1.997 ; 1.997 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 1.987 ; 1.987 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.331 ; 2.331 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.454 ; 3.454 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.569 ; 3.569 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.981 ; 3.981 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.942 ; 3.942 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.936 ; 3.936 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.151 ; 3.151 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.128 ; 3.128 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.451 ; 3.451 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.451 ; 3.451 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.162 ; 3.162 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.001 ; 3.001 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.798 ; 1.798 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.894 ; 1.894 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.484 ; 2.484 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.505 ; 2.505 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.346 ; 2.346 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.369 ; 2.369 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.220 ; 2.220 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.223 ; 2.223 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.116 ; 2.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.114 ; 2.114 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.024 ; 2.024 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.032 ; 2.032 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.020 ; 2.020 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 1.894 ; 1.894 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.008 ; 2.008 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 1.997 ; 1.997 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 1.987 ; 1.987 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.331 ; 2.331 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.454 ; 3.454 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.569 ; 3.569 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.981 ; 3.981 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.942 ; 3.942 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.936 ; 3.936 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.151 ; 3.151 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.128 ; 3.128 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.451 ; 3.451 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.451 ; 3.451 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.162 ; 3.162 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.001 ; 3.001 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------+
; Propagation Delay                                                         ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.878 ; 6.878 ; 6.878 ; 6.878 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.799 ; 5.799 ; 5.799 ; 5.799 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.002 ; 6.002 ; 6.002 ; 6.002 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.929 ; 5.929 ; 5.929 ; 5.929 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------+
; Minimum Propagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.878 ; 6.878 ; 6.878 ; 6.878 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.799 ; 5.799 ; 5.799 ; 5.799 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.002 ; 6.002 ; 6.002 ; 6.002 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.929 ; 5.929 ; 5.929 ; 5.929 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -2.537   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.223   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -0.975   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  clk_25                          ; -1.613   ; -2.209 ; N/A      ; N/A     ; 17.620              ;
;  clk_system                      ; -2.537   ; -1.683 ; N/A      ; N/A     ; -0.500              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.657  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -341.46  ; -3.892 ; 0.0      ; 0.0     ; -545.502            ;
;  PLL|altpll_component|pll|clk[0] ; -71.129  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -5.320   ; 0.000  ; N/A      ; N/A     ; -10.222             ;
;  clk_25                          ; -95.955  ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -65.356  ; -1.683 ; N/A      ; N/A     ; -54.000             ;
;  dds_ram_wrclock                 ; -103.700 ; 0.000  ; N/A      ; N/A     ; -481.280            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; 6.704 ; 6.704 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; 8.873 ; 8.873 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; 8.873 ; 8.873 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; 8.587 ; 8.587 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; 7.171 ; 7.171 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; 5.046 ; 5.046 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; 4.809 ; 4.809 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; 4.611 ; 4.611 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; 4.741 ; 4.741 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; 4.632 ; 4.632 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; 4.428 ; 4.428 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; 4.623 ; 4.623 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; 4.372 ; 4.372 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; 4.610 ; 4.610 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; 4.348 ; 4.348 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; 4.345 ; 4.345 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; 4.676 ; 4.676 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; 4.730 ; 4.730 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; 4.814 ; 4.814 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; 4.993 ; 4.993 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; 5.011 ; 5.011 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; 5.046 ; 5.046 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; 7.508 ; 7.508 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; 7.098 ; 7.098 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; 8.483 ; 8.483 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; 8.483 ; 8.483 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; 8.348 ; 8.348 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; 7.072 ; 7.072 ; Rise       ; clk_system      ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip ; clk_25     ; -2.575 ; -2.575 ; Fall       ; clk_25          ;
; bus_in_address[*]     ; clk_system ; -3.230 ; -3.230 ; Rise       ; clk_system      ;
;  bus_in_address[0]    ; clk_system ; -3.382 ; -3.382 ; Rise       ; clk_system      ;
;  bus_in_address[1]    ; clk_system ; -3.230 ; -3.230 ; Rise       ; clk_system      ;
;  bus_in_address[2]    ; clk_system ; -3.450 ; -3.450 ; Rise       ; clk_system      ;
; bus_in_data[*]        ; clk_system ; -2.301 ; -2.301 ; Rise       ; clk_system      ;
;  bus_in_data[0]       ; clk_system ; -2.573 ; -2.573 ; Rise       ; clk_system      ;
;  bus_in_data[1]       ; clk_system ; -2.433 ; -2.433 ; Rise       ; clk_system      ;
;  bus_in_data[2]       ; clk_system ; -2.528 ; -2.528 ; Rise       ; clk_system      ;
;  bus_in_data[3]       ; clk_system ; -2.447 ; -2.447 ; Rise       ; clk_system      ;
;  bus_in_data[4]       ; clk_system ; -2.355 ; -2.355 ; Rise       ; clk_system      ;
;  bus_in_data[5]       ; clk_system ; -2.432 ; -2.432 ; Rise       ; clk_system      ;
;  bus_in_data[6]       ; clk_system ; -2.324 ; -2.324 ; Rise       ; clk_system      ;
;  bus_in_data[7]       ; clk_system ; -2.432 ; -2.432 ; Rise       ; clk_system      ;
;  bus_in_data[8]       ; clk_system ; -2.323 ; -2.323 ; Rise       ; clk_system      ;
;  bus_in_data[9]       ; clk_system ; -2.301 ; -2.301 ; Rise       ; clk_system      ;
;  bus_in_data[10]      ; clk_system ; -2.475 ; -2.475 ; Rise       ; clk_system      ;
;  bus_in_data[11]      ; clk_system ; -2.511 ; -2.511 ; Rise       ; clk_system      ;
;  bus_in_data[12]      ; clk_system ; -2.547 ; -2.547 ; Rise       ; clk_system      ;
;  bus_in_data[13]      ; clk_system ; -2.669 ; -2.669 ; Rise       ; clk_system      ;
;  bus_in_data[14]      ; clk_system ; -2.671 ; -2.671 ; Rise       ; clk_system      ;
;  bus_in_data[15]      ; clk_system ; -2.691 ; -2.691 ; Rise       ; clk_system      ;
; bus_in_fifo_empty     ; clk_system ; -2.851 ; -2.851 ; Rise       ; clk_system      ;
; bus_in_ram_reset      ; clk_system ; -2.822 ; -2.822 ; Rise       ; clk_system      ;
; dip_in[*]             ; clk_system ; -3.387 ; -3.387 ; Rise       ; clk_system      ;
;  dip_in[0]            ; clk_system ; -4.021 ; -4.021 ; Rise       ; clk_system      ;
;  dip_in[1]            ; clk_system ; -3.963 ; -3.963 ; Rise       ; clk_system      ;
;  dip_in[2]            ; clk_system ; -3.387 ; -3.387 ; Rise       ; clk_system      ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 3.700 ; 3.700 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.103 ; 5.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.064 ; 5.064 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.103 ; 5.103 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.788 ; 4.788 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.822 ; 4.822 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.527 ; 4.527 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.531 ; 4.531 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.294 ; 4.294 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.292 ; 4.292 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.080 ; 4.080 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.100 ; 4.100 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.081 ; 4.081 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 3.818 ; 3.818 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.057 ; 4.057 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.048 ; 4.048 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.033 ; 4.033 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.023 ; 4.023 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.760 ; 4.760 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 6.194 ; 6.194 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.447 ; 6.447 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.246 ; 7.246 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.251 ; 7.251 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.229 ; 7.229 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 5.689 ; 5.689 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 5.653 ; 5.653 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.309 ; 6.309 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.309 ; 6.309 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 5.738 ; 5.738 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.398 ; 5.398 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.798 ; 1.798 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.894 ; 1.894 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.484 ; 2.484 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.505 ; 2.505 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.346 ; 2.346 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.369 ; 2.369 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.220 ; 2.220 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.223 ; 2.223 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.116 ; 2.116 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.114 ; 2.114 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.024 ; 2.024 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.032 ; 2.032 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.020 ; 2.020 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 1.894 ; 1.894 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.009 ; 2.009 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.008 ; 2.008 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 1.997 ; 1.997 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 1.987 ; 1.987 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.331 ; 2.331 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.454 ; 3.454 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.569 ; 3.569 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 3.981 ; 3.981 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.942 ; 3.942 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.936 ; 3.936 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.151 ; 3.151 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.128 ; 3.128 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.451 ; 3.451 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.451 ; 3.451 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.162 ; 3.162 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.001 ; 3.001 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Progagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.189 ; 12.189 ; 12.189 ; 12.189 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 12.503 ; 12.503 ; 12.503 ; 12.503 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 12.553 ; 12.553 ; 12.553 ; 12.553 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.843 ; 12.843 ; 12.843 ; 12.843 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.903 ; 11.903 ; 11.903 ; 11.903 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 12.217 ; 12.217 ; 12.217 ; 12.217 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.796 ; 10.796 ; 10.796 ; 10.796 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.846 ; 10.846 ; 10.846 ; 10.846 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.136 ; 11.136 ; 11.136 ; 11.136 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.799 ; 11.799 ; 11.799 ; 11.799 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 12.113 ; 12.113 ; 12.113 ; 12.113 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 12.163 ; 12.163 ; 12.163 ; 12.163 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.664 ; 11.664 ; 11.664 ; 11.664 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.978 ; 11.978 ; 11.978 ; 11.978 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 12.028 ; 12.028 ; 12.028 ; 12.028 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 12.318 ; 12.318 ; 12.318 ; 12.318 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.387 ; 10.387 ; 10.387 ; 10.387 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.701 ; 10.701 ; 10.701 ; 10.701 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.751 ; 10.751 ; 10.751 ; 10.751 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 11.041 ; 11.041 ; 11.041 ; 11.041 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------+
; Minimum Progagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.542 ; 6.542 ; 6.542 ; 6.542 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.745 ; 6.745 ; 6.745 ; 6.745 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.878 ; 6.878 ; 6.878 ; 6.878 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.418 ; 6.418 ; 6.418 ; 6.418 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.799 ; 5.799 ; 5.799 ; 5.799 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 6.002 ; 6.002 ; 6.002 ; 6.002 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.135 ; 6.135 ; 6.135 ; 6.135 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.571 ; 6.571 ; 6.571 ; 6.571 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.704 ; 6.704 ; 6.704 ; 6.704 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.513 ; 6.513 ; 6.513 ; 6.513 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.646 ; 6.646 ; 6.646 ; 6.646 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.929 ; 5.929 ; 5.929 ; 5.929 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 45       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 72       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 629      ; 0        ; 1440     ; 3369     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 280      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 45       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 72       ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 629      ; 0        ; 1440     ; 3369     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 280      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 206   ; 206  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 02 23:31:44 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #2
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.537       -65.356 clk_system 
    Info (332119):    -2.223       -71.129 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.915      -103.700 dds_ram_wrclock 
    Info (332119):    -1.613       -95.955 clk_25 
    Info (332119):    -0.975        -5.320 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.683        -1.683 clk_system 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
    Info (332119):     0.900         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -10.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -54.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -30.861 dds_ram_wrclock 
    Info (332119):    -0.595        -5.515 clk_system 
    Info (332119):    -0.133        -2.351 clk_25 
    Info (332119):     0.095         0.000 bus_in_step_to_next_value 
    Info (332119):     1.094         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.037        -1.037 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.657         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -1.222       -10.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -54.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Sun Dec 02 23:31:47 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


