```markdown
# Table of Contents

- Chapter 14 Dynamic Logic Gates
  - 14.1 Fundamentals of Dynamic Logic
    - 14.1.1 Charge Leakage
    - 14.1.2 Simulating Dynamic Circuits
    - 14.1.3 Nonoverlapping Clock Generation
    - 14.1.4 CMOS TG in Dynamic Circuits
  - 14.2 Clocked CMOS Logic
    - Clocked CMOS Latch
    - PE Logic
    - Domino Logic
    - NP Logic (Zipper Logic)
    - Pipelining
- Additional Reading
- Problems
  - 14.1 PMOS Off Current Determination
  - 14.2 Storage Node Charging Behavior
  - 14.3 Usefulness of Dynamic Logic at 50 nm
  - 14.4 Current from VDD vs Time in Fig. 14.6 Circuit
  - 14.5 Nonoverlapping Clock Generator Simulation
  - 14.6 Clocked CMOS Latch Simulation
  - 14.7 PE Gate Design for F = ABCD + E
  - 14.8 Worst-case tPHL Estimation for PE Gate Driving 50 fF
  - 14.9 XOR Gate Implementation Using Domino Logic
  - 14.10 High-Speed Adder Cell Logic Type and Operation
  - 14.11 Design and Timing of 2-bit and 32-bit Adders
  - 14.12 NP Logic Half Adder Sketch
  - 14.13 Full Adder Circuit Using PE Logic
  - 14.14 Simulation of Problem 14.10 Circuit
  - 14.15 True-Single Phase Clocked Flip-Flop Verification
```
