{
  "module_name": "phy-meson-g12a-usb2.c",
  "hash_id": "8b59e5f3f66ba88a8f037c8ee6248d50e5f5faaa982f3375500ade92530ceb15",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/amlogic/phy-meson-g12a-usb2.c",
  "human_readable_source": "\n \n\n#include <linux/bitfield.h>\n#include <linux/bitops.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/regmap.h>\n#include <linux/reset.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n\n#define PHY_CTRL_R0\t\t\t\t\t\t0x0\n#define PHY_CTRL_R1\t\t\t\t\t\t0x4\n#define PHY_CTRL_R2\t\t\t\t\t\t0x8\n#define PHY_CTRL_R3\t\t\t\t\t\t0xc\n\t#define PHY_CTRL_R3_SQUELCH_REF\t\t\t\tGENMASK(1, 0)\n\t#define PHY_CTRL_R3_HSDIC_REF\t\t\t\tGENMASK(3, 2)\n\t#define PHY_CTRL_R3_DISC_THRESH\t\t\t\tGENMASK(7, 4)\n\n#define PHY_CTRL_R4\t\t\t\t\t\t0x10\n\t#define PHY_CTRL_R4_CALIB_CODE_7_0\t\t\tGENMASK(7, 0)\n\t#define PHY_CTRL_R4_CALIB_CODE_15_8\t\t\tGENMASK(15, 8)\n\t#define PHY_CTRL_R4_CALIB_CODE_23_16\t\t\tGENMASK(23, 16)\n\t#define PHY_CTRL_R4_I_C2L_CAL_EN\t\t\tBIT(24)\n\t#define PHY_CTRL_R4_I_C2L_CAL_RESET_N\t\t\tBIT(25)\n\t#define PHY_CTRL_R4_I_C2L_CAL_DONE\t\t\tBIT(26)\n\t#define PHY_CTRL_R4_TEST_BYPASS_MODE_EN\t\t\tBIT(27)\n\t#define PHY_CTRL_R4_I_C2L_BIAS_TRIM_1_0\t\t\tGENMASK(29, 28)\n\t#define PHY_CTRL_R4_I_C2L_BIAS_TRIM_3_2\t\t\tGENMASK(31, 30)\n\n#define PHY_CTRL_R5\t\t\t\t\t\t0x14\n#define PHY_CTRL_R6\t\t\t\t\t\t0x18\n#define PHY_CTRL_R7\t\t\t\t\t\t0x1c\n#define PHY_CTRL_R8\t\t\t\t\t\t0x20\n#define PHY_CTRL_R9\t\t\t\t\t\t0x24\n#define PHY_CTRL_R10\t\t\t\t\t\t0x28\n#define PHY_CTRL_R11\t\t\t\t\t\t0x2c\n#define PHY_CTRL_R12\t\t\t\t\t\t0x30\n#define PHY_CTRL_R13\t\t\t\t\t\t0x34\n\t#define PHY_CTRL_R13_CUSTOM_PATTERN_19\t\t\tGENMASK(7, 0)\n\t#define PHY_CTRL_R13_LOAD_STAT\t\t\t\tBIT(14)\n\t#define PHY_CTRL_R13_UPDATE_PMA_SIGNALS\t\t\tBIT(15)\n\t#define PHY_CTRL_R13_MIN_COUNT_FOR_SYNC_DET\t\tGENMASK(20, 16)\n\t#define PHY_CTRL_R13_CLEAR_HOLD_HS_DISCONNECT\t\tBIT(21)\n\t#define PHY_CTRL_R13_BYPASS_HOST_DISCONNECT_VAL\t\tBIT(22)\n\t#define PHY_CTRL_R13_BYPASS_HOST_DISCONNECT_EN\t\tBIT(23)\n\t#define PHY_CTRL_R13_I_C2L_HS_EN\t\t\tBIT(24)\n\t#define PHY_CTRL_R13_I_C2L_FS_EN\t\t\tBIT(25)\n\t#define PHY_CTRL_R13_I_C2L_LS_EN\t\t\tBIT(26)\n\t#define PHY_CTRL_R13_I_C2L_HS_OE\t\t\tBIT(27)\n\t#define PHY_CTRL_R13_I_C2L_FS_OE\t\t\tBIT(28)\n\t#define PHY_CTRL_R13_I_C2L_HS_RX_EN\t\t\tBIT(29)\n\t#define PHY_CTRL_R13_I_C2L_FSLS_RX_EN\t\t\tBIT(30)\n\n#define PHY_CTRL_R14\t\t\t\t\t\t0x38\n\t#define PHY_CTRL_R14_I_RDP_EN\t\t\t\tBIT(0)\n\t#define PHY_CTRL_R14_I_RPU_SW1_EN\t\t\tBIT(1)\n\t#define PHY_CTRL_R14_I_RPU_SW2_EN\t\t\tGENMASK(3, 2)\n\t#define PHY_CTRL_R14_PG_RSTN\t\t\t\tBIT(4)\n\t#define PHY_CTRL_R14_I_C2L_DATA_16_8\t\t\tBIT(5)\n\t#define PHY_CTRL_R14_I_C2L_ASSERT_SINGLE_EN_ZERO\tBIT(6)\n\t#define PHY_CTRL_R14_BYPASS_CTRL_7_0\t\t\tGENMASK(15, 8)\n\t#define PHY_CTRL_R14_BYPASS_CTRL_15_8\t\t\tGENMASK(23, 16)\n\n#define PHY_CTRL_R15\t\t\t\t\t\t0x3c\n#define PHY_CTRL_R16\t\t\t\t\t\t0x40\n\t#define PHY_CTRL_R16_MPLL_M\t\t\t\tGENMASK(8, 0)\n\t#define PHY_CTRL_R16_MPLL_N\t\t\t\tGENMASK(14, 10)\n\t#define PHY_CTRL_R16_MPLL_TDC_MODE\t\t\tBIT(20)\n\t#define PHY_CTRL_R16_MPLL_SDM_EN\t\t\tBIT(21)\n\t#define PHY_CTRL_R16_MPLL_LOAD\t\t\t\tBIT(22)\n\t#define PHY_CTRL_R16_MPLL_DCO_SDM_EN\t\t\tBIT(23)\n\t#define PHY_CTRL_R16_MPLL_LOCK_LONG\t\t\tGENMASK(25, 24)\n\t#define PHY_CTRL_R16_MPLL_LOCK_F\t\t\tBIT(26)\n\t#define PHY_CTRL_R16_MPLL_FAST_LOCK\t\t\tBIT(27)\n\t#define PHY_CTRL_R16_MPLL_EN\t\t\t\tBIT(28)\n\t#define PHY_CTRL_R16_MPLL_RESET\t\t\t\tBIT(29)\n\t#define PHY_CTRL_R16_MPLL_LOCK\t\t\t\tBIT(30)\n\t#define PHY_CTRL_R16_MPLL_LOCK_DIG\t\t\tBIT(31)\n\n#define PHY_CTRL_R17\t\t\t\t\t\t0x44\n\t#define PHY_CTRL_R17_MPLL_FRAC_IN\t\t\tGENMASK(13, 0)\n\t#define PHY_CTRL_R17_MPLL_FIX_EN\t\t\tBIT(16)\n\t#define PHY_CTRL_R17_MPLL_LAMBDA1\t\t\tGENMASK(19, 17)\n\t#define PHY_CTRL_R17_MPLL_LAMBDA0\t\t\tGENMASK(22, 20)\n\t#define PHY_CTRL_R17_MPLL_FILTER_MODE\t\t\tBIT(23)\n\t#define PHY_CTRL_R17_MPLL_FILTER_PVT2\t\t\tGENMASK(27, 24)\n\t#define PHY_CTRL_R17_MPLL_FILTER_PVT1\t\t\tGENMASK(31, 28)\n\n#define PHY_CTRL_R18\t\t\t\t\t\t0x48\n\t#define PHY_CTRL_R18_MPLL_LKW_SEL\t\t\tGENMASK(1, 0)\n\t#define PHY_CTRL_R18_MPLL_LK_W\t\t\t\tGENMASK(5, 2)\n\t#define PHY_CTRL_R18_MPLL_LK_S\t\t\t\tGENMASK(11, 6)\n\t#define PHY_CTRL_R18_MPLL_DCO_M_EN\t\t\tBIT(12)\n\t#define PHY_CTRL_R18_MPLL_DCO_CLK_SEL\t\t\tBIT(13)\n\t#define PHY_CTRL_R18_MPLL_PFD_GAIN\t\t\tGENMASK(15, 14)\n\t#define PHY_CTRL_R18_MPLL_ROU\t\t\t\tGENMASK(18, 16)\n\t#define PHY_CTRL_R18_MPLL_DATA_SEL\t\t\tGENMASK(21, 19)\n\t#define PHY_CTRL_R18_MPLL_BIAS_ADJ\t\t\tGENMASK(23, 22)\n\t#define PHY_CTRL_R18_MPLL_BB_MODE\t\t\tGENMASK(25, 24)\n\t#define PHY_CTRL_R18_MPLL_ALPHA\t\t\t\tGENMASK(28, 26)\n\t#define PHY_CTRL_R18_MPLL_ADJ_LDO\t\t\tGENMASK(30, 29)\n\t#define PHY_CTRL_R18_MPLL_ACG_RANGE\t\t\tBIT(31)\n\n#define PHY_CTRL_R19\t\t\t\t\t\t0x4c\n#define PHY_CTRL_R20\t\t\t\t\t\t0x50\n\t#define PHY_CTRL_R20_USB2_IDDET_EN\t\t\tBIT(0)\n\t#define PHY_CTRL_R20_USB2_OTG_VBUS_TRIM_2_0\t\tGENMASK(3, 1)\n\t#define PHY_CTRL_R20_USB2_OTG_VBUSDET_EN\t\tBIT(4)\n\t#define PHY_CTRL_R20_USB2_AMON_EN\t\t\tBIT(5)\n\t#define PHY_CTRL_R20_USB2_CAL_CODE_R5\t\t\tBIT(6)\n\t#define PHY_CTRL_R20_BYPASS_OTG_DET\t\t\tBIT(7)\n\t#define PHY_CTRL_R20_USB2_DMON_EN\t\t\tBIT(8)\n\t#define PHY_CTRL_R20_USB2_DMON_SEL_3_0\t\t\tGENMASK(12, 9)\n\t#define PHY_CTRL_R20_USB2_EDGE_DRV_EN\t\t\tBIT(13)\n\t#define PHY_CTRL_R20_USB2_EDGE_DRV_TRIM_1_0\t\tGENMASK(15, 14)\n\t#define PHY_CTRL_R20_USB2_BGR_ADJ_4_0\t\t\tGENMASK(20, 16)\n\t#define PHY_CTRL_R20_USB2_BGR_START\t\t\tBIT(21)\n\t#define PHY_CTRL_R20_USB2_BGR_VREF_4_0\t\t\tGENMASK(28, 24)\n\t#define PHY_CTRL_R20_USB2_BGR_DBG_1_0\t\t\tGENMASK(30, 29)\n\t#define PHY_CTRL_R20_BYPASS_CAL_DONE_R5\t\t\tBIT(31)\n\n#define PHY_CTRL_R21\t\t\t\t\t\t0x54\n\t#define PHY_CTRL_R21_USB2_BGR_FORCE\t\t\tBIT(0)\n\t#define PHY_CTRL_R21_USB2_CAL_ACK_EN\t\t\tBIT(1)\n\t#define PHY_CTRL_R21_USB2_OTG_ACA_EN\t\t\tBIT(2)\n\t#define PHY_CTRL_R21_USB2_TX_STRG_PD\t\t\tBIT(3)\n\t#define PHY_CTRL_R21_USB2_OTG_ACA_TRIM_1_0\t\tGENMASK(5, 4)\n\t#define PHY_CTRL_R21_BYPASS_UTMI_CNTR\t\t\tGENMASK(15, 6)\n\t#define PHY_CTRL_R21_BYPASS_UTMI_REG\t\t\tGENMASK(25, 20)\n\n#define PHY_CTRL_R22\t\t\t\t\t\t0x58\n#define PHY_CTRL_R23\t\t\t\t\t\t0x5c\n\n#define RESET_COMPLETE_TIME\t\t\t\t\t1000\n#define PLL_RESET_COMPLETE_TIME\t\t\t\t\t100\n\nenum meson_soc_id {\n\tMESON_SOC_G12A  = 0,\n\tMESON_SOC_A1,\n};\n\nstruct phy_meson_g12a_usb2_priv {\n\tstruct device\t\t*dev;\n\tstruct regmap\t\t*regmap;\n\tstruct clk\t\t*clk;\n\tstruct reset_control\t*reset;\n\tint                     soc_id;\n};\n\nstatic const struct regmap_config phy_meson_g12a_usb2_regmap_conf = {\n\t.reg_bits = 8,\n\t.val_bits = 32,\n\t.reg_stride = 4,\n\t.max_register = PHY_CTRL_R23,\n};\n\nstatic int phy_meson_g12a_usb2_init(struct phy *phy)\n{\n\tstruct phy_meson_g12a_usb2_priv *priv = phy_get_drvdata(phy);\n\tint ret;\n\tunsigned int value;\n\n\tret = clk_prepare_enable(priv->clk);\n\tif (ret)\n\t\treturn ret;\n\n\tret = reset_control_reset(priv->reset);\n\tif (ret) {\n\t\tclk_disable_unprepare(priv->clk);\n\t\treturn ret;\n\t}\n\n\tudelay(RESET_COMPLETE_TIME);\n\n\t \n\tregmap_update_bits(priv->regmap, PHY_CTRL_R21,\n\t\t\t   PHY_CTRL_R21_USB2_OTG_ACA_EN, 0);\n\n\t \n\tregmap_write(priv->regmap, PHY_CTRL_R16,\n\t\t     FIELD_PREP(PHY_CTRL_R16_MPLL_M, 20) |\n\t\t     FIELD_PREP(PHY_CTRL_R16_MPLL_N, 1) |\n\t\t     PHY_CTRL_R16_MPLL_LOAD |\n\t\t     FIELD_PREP(PHY_CTRL_R16_MPLL_LOCK_LONG, 1) |\n\t\t     PHY_CTRL_R16_MPLL_FAST_LOCK |\n\t\t     PHY_CTRL_R16_MPLL_EN |\n\t\t     PHY_CTRL_R16_MPLL_RESET);\n\n\tregmap_write(priv->regmap, PHY_CTRL_R17,\n\t\t     FIELD_PREP(PHY_CTRL_R17_MPLL_FRAC_IN, 0) |\n\t\t     FIELD_PREP(PHY_CTRL_R17_MPLL_LAMBDA1, 7) |\n\t\t     FIELD_PREP(PHY_CTRL_R17_MPLL_LAMBDA0, 7) |\n\t\t     FIELD_PREP(PHY_CTRL_R17_MPLL_FILTER_PVT2, 2) |\n\t\t     FIELD_PREP(PHY_CTRL_R17_MPLL_FILTER_PVT1, 9));\n\n\tvalue = FIELD_PREP(PHY_CTRL_R18_MPLL_LKW_SEL, 1) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_LK_W, 9) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_LK_S, 0x27) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_PFD_GAIN, 1) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_ROU, 7) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_DATA_SEL, 3) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_BIAS_ADJ, 1) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_BB_MODE, 0) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_ALPHA, 3) |\n\t\tFIELD_PREP(PHY_CTRL_R18_MPLL_ADJ_LDO, 1) |\n\t\tPHY_CTRL_R18_MPLL_ACG_RANGE;\n\n\tif (priv->soc_id == MESON_SOC_A1)\n\t\tvalue |= PHY_CTRL_R18_MPLL_DCO_CLK_SEL;\n\n\tregmap_write(priv->regmap, PHY_CTRL_R18, value);\n\n\tudelay(PLL_RESET_COMPLETE_TIME);\n\n\t \n\tregmap_write(priv->regmap, PHY_CTRL_R16,\n\t\t     FIELD_PREP(PHY_CTRL_R16_MPLL_M, 20) |\n\t\t     FIELD_PREP(PHY_CTRL_R16_MPLL_N, 1) |\n\t\t     PHY_CTRL_R16_MPLL_LOAD |\n\t\t     FIELD_PREP(PHY_CTRL_R16_MPLL_LOCK_LONG, 1) |\n\t\t     PHY_CTRL_R16_MPLL_FAST_LOCK |\n\t\t     PHY_CTRL_R16_MPLL_EN);\n\n\t \n\tregmap_write(priv->regmap, PHY_CTRL_R20,\n\t\t     FIELD_PREP(PHY_CTRL_R20_USB2_OTG_VBUS_TRIM_2_0, 4) |\n\t\t     PHY_CTRL_R20_USB2_OTG_VBUSDET_EN |\n\t\t     FIELD_PREP(PHY_CTRL_R20_USB2_DMON_SEL_3_0, 15) |\n\t\t     PHY_CTRL_R20_USB2_EDGE_DRV_EN |\n\t\t     FIELD_PREP(PHY_CTRL_R20_USB2_EDGE_DRV_TRIM_1_0, 3) |\n\t\t     FIELD_PREP(PHY_CTRL_R20_USB2_BGR_ADJ_4_0, 0) |\n\t\t     FIELD_PREP(PHY_CTRL_R20_USB2_BGR_VREF_4_0, 0) |\n\t\t     FIELD_PREP(PHY_CTRL_R20_USB2_BGR_DBG_1_0, 0));\n\n\tif (priv->soc_id == MESON_SOC_G12A)\n\t\tregmap_write(priv->regmap, PHY_CTRL_R4,\n\t\t\t     FIELD_PREP(PHY_CTRL_R4_CALIB_CODE_7_0, 0xf) |\n\t\t\t     FIELD_PREP(PHY_CTRL_R4_CALIB_CODE_15_8, 0xf) |\n\t\t\t     FIELD_PREP(PHY_CTRL_R4_CALIB_CODE_23_16, 0xf) |\n\t\t\t     PHY_CTRL_R4_TEST_BYPASS_MODE_EN |\n\t\t\t     FIELD_PREP(PHY_CTRL_R4_I_C2L_BIAS_TRIM_1_0, 0) |\n\t\t\t     FIELD_PREP(PHY_CTRL_R4_I_C2L_BIAS_TRIM_3_2, 0));\n\telse if (priv->soc_id == MESON_SOC_A1) {\n\t\tregmap_write(priv->regmap, PHY_CTRL_R21,\n\t\t\t     PHY_CTRL_R21_USB2_CAL_ACK_EN |\n\t\t\t     PHY_CTRL_R21_USB2_TX_STRG_PD |\n\t\t\t     FIELD_PREP(PHY_CTRL_R21_USB2_OTG_ACA_TRIM_1_0, 2));\n\n\t\t \n\t\tregmap_write(priv->regmap, PHY_CTRL_R13,\n\t\t\t     FIELD_PREP(PHY_CTRL_R13_MIN_COUNT_FOR_SYNC_DET, 7));\n\t}\n\n\t \n\tregmap_write(priv->regmap, PHY_CTRL_R3,\n\t\t     FIELD_PREP(PHY_CTRL_R3_SQUELCH_REF, 0) |\n\t\t     FIELD_PREP(PHY_CTRL_R3_HSDIC_REF, 1) |\n\t\t     FIELD_PREP(PHY_CTRL_R3_DISC_THRESH, 3));\n\n\tif (priv->soc_id == MESON_SOC_G12A) {\n\t\t \n\t\tregmap_write(priv->regmap, PHY_CTRL_R14, 0);\n\t\tregmap_write(priv->regmap, PHY_CTRL_R13,\n\t\t\t     PHY_CTRL_R13_UPDATE_PMA_SIGNALS |\n\t\t\t     FIELD_PREP(PHY_CTRL_R13_MIN_COUNT_FOR_SYNC_DET, 7));\n\t}\n\n\treturn 0;\n}\n\nstatic int phy_meson_g12a_usb2_exit(struct phy *phy)\n{\n\tstruct phy_meson_g12a_usb2_priv *priv = phy_get_drvdata(phy);\n\tint ret;\n\n\tret = reset_control_reset(priv->reset);\n\tif (!ret)\n\t\tclk_disable_unprepare(priv->clk);\n\n\treturn ret;\n}\n\n \nstatic const struct phy_ops phy_meson_g12a_usb2_ops = {\n\t.init\t\t= phy_meson_g12a_usb2_init,\n\t.exit\t\t= phy_meson_g12a_usb2_exit,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic int phy_meson_g12a_usb2_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct phy_provider *phy_provider;\n\tstruct phy_meson_g12a_usb2_priv *priv;\n\tstruct phy *phy;\n\tvoid __iomem *base;\n\tint ret;\n\n\tpriv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tpriv->dev = dev;\n\tplatform_set_drvdata(pdev, priv);\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tpriv->soc_id = (uintptr_t)of_device_get_match_data(&pdev->dev);\n\n\tpriv->regmap = devm_regmap_init_mmio(dev, base,\n\t\t\t\t\t     &phy_meson_g12a_usb2_regmap_conf);\n\tif (IS_ERR(priv->regmap))\n\t\treturn PTR_ERR(priv->regmap);\n\n\tpriv->clk = devm_clk_get(dev, \"xtal\");\n\tif (IS_ERR(priv->clk))\n\t\treturn PTR_ERR(priv->clk);\n\n\tpriv->reset = devm_reset_control_get(dev, \"phy\");\n\tif (IS_ERR(priv->reset))\n\t\treturn PTR_ERR(priv->reset);\n\n\tret = reset_control_deassert(priv->reset);\n\tif (ret)\n\t\treturn ret;\n\n\tphy = devm_phy_create(dev, NULL, &phy_meson_g12a_usb2_ops);\n\tif (IS_ERR(phy)) {\n\t\tret = PTR_ERR(phy);\n\t\tif (ret != -EPROBE_DEFER)\n\t\t\tdev_err(dev, \"failed to create PHY\\n\");\n\n\t\treturn ret;\n\t}\n\n\tphy_set_bus_width(phy, 8);\n\tphy_set_drvdata(phy, priv);\n\n\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\n\treturn PTR_ERR_OR_ZERO(phy_provider);\n}\n\nstatic const struct of_device_id phy_meson_g12a_usb2_of_match[] = {\n\t{\n\t\t.compatible = \"amlogic,g12a-usb2-phy\",\n\t\t.data = (void *)MESON_SOC_G12A,\n\t},\n\t{\n\t\t.compatible = \"amlogic,a1-usb2-phy\",\n\t\t.data = (void *)MESON_SOC_A1,\n\t},\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, phy_meson_g12a_usb2_of_match);\n\nstatic struct platform_driver phy_meson_g12a_usb2_driver = {\n\t.probe\t= phy_meson_g12a_usb2_probe,\n\t.driver\t= {\n\t\t.name\t\t= \"phy-meson-g12a-usb2\",\n\t\t.of_match_table\t= phy_meson_g12a_usb2_of_match,\n\t},\n};\nmodule_platform_driver(phy_meson_g12a_usb2_driver);\n\nMODULE_AUTHOR(\"Martin Blumenstingl <martin.blumenstingl@googlemail.com>\");\nMODULE_AUTHOR(\"Neil Armstrong <narmstrong@baylibre.com>\");\nMODULE_DESCRIPTION(\"Meson G12A USB2 PHY driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}