--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab7.twx Lab7.ncd -o Lab7.twr Lab7.pcf -ucf lab2.ucf

Design file:              Lab7.ncd
Physical constraint file: Lab7.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PS_2        |    1.311(R)|    0.552(R)|clk               |   0.000|
PS_2_clk    |    3.133(R)|    1.412(R)|clk               |   0.000|
RXD         |    0.140(R)|    1.497(R)|clk               |   0.000|
reset       |    0.980(R)|    0.911(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
TXD         |    9.660(R)|clk               |   0.000|
vga_blue    |   10.940(R)|clk               |   0.000|
vga_green   |   17.712(R)|clk               |   0.000|
vga_hsync   |    8.971(R)|clk               |   0.000|
vga_red     |   11.208(R)|clk               |   0.000|
vga_vsync   |    8.973(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50         |   10.675|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 20 10:51:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



