<stg><name>STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %mul1_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul1_i

]]></Node>
<StgValue><ssdm name="mul1_i_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %mul_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul_i

]]></Node>
<StgValue><ssdm name="mul_i_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0 %i_5 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln72 = icmp_eq  i12 %i_5, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln72 = add i12 %i_5, i12 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln72 = br i1 %icmp_ln72, void %.split2.i, void %.preheader.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="12">
<![CDATA[
.split2.i:0 %i_9_cast_i = zext i12 %i_5

]]></Node>
<StgValue><ssdm name="i_9_cast_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2.i:1 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.i:2 %RRo_addr = getelementptr i64 %RRo, i64 0, i64 %i_9_cast_i

]]></Node>
<StgValue><ssdm name="RRo_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
.split2.i:3 %store_ln73 = store i64 %mul_i_read, i11 %RRo_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2.i:4 %RIo_addr = getelementptr i64 %RIo, i64 0, i64 %i_9_cast_i

]]></Node>
<StgValue><ssdm name="RIo_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
.split2.i:5 %store_ln74 = store i64 %mul1_i_read, i11 %RIo_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2.i:6 %store_ln72 = store i12 %add_ln72, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split2.i:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
.preheader.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="RRo" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="RRo"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="31" name="mul_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_i"/></StgValue>
</port>
<port id="32" name="RIo" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="RIo"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="mul1_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul1_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="StgValue_34" to="i" fromId="34" toId="4">
</dataflow>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.double" to="mul1_i_read" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="mul1_i" to="mul1_i_read" fromId="33" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.double" to="mul_i_read" fromId="36" toId="6">
</dataflow>
<dataflow id="40" from="mul_i" to="mul_i_read" fromId="31" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="store_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="i" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="44" from="i" to="i_5" fromId="4" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_34" to="specpipeline_ln0" fromId="34" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="54" from="p_str" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="i_5" to="icmp_ln72" fromId="9" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="icmp_ln72" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="58" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="empty" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_60" to="empty" fromId="60" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_60" to="empty" fromId="60" toId="12">
</dataflow>
<dataflow id="64" from="i_5" to="add_ln72" fromId="9" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln72" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="icmp_ln72" to="br_ln72" fromId="11" toId="14">
</dataflow>
<dataflow id="68" from="i_5" to="i_9_cast_i" fromId="9" toId="15">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopName" to="specloopname_ln72" fromId="69" toId="16">
</dataflow>
<dataflow id="72" from="empty_17" to="specloopname_ln72" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="RRo" to="RRo_addr" fromId="30" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_74" to="RRo_addr" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="i_9_cast_i" to="RRo_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="77" from="mul_i_read" to="store_ln73" fromId="6" toId="18">
</dataflow>
<dataflow id="78" from="RRo_addr" to="store_ln73" fromId="17" toId="18">
</dataflow>
<dataflow id="79" from="RIo" to="RIo_addr" fromId="32" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_74" to="RIo_addr" fromId="74" toId="19">
</dataflow>
<dataflow id="81" from="i_9_cast_i" to="RIo_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="82" from="mul1_i_read" to="store_ln74" fromId="5" toId="20">
</dataflow>
<dataflow id="83" from="RIo_addr" to="store_ln74" fromId="19" toId="20">
</dataflow>
<dataflow id="84" from="add_ln72" to="store_ln72" fromId="13" toId="21">
</dataflow>
<dataflow id="85" from="i" to="store_ln72" fromId="4" toId="21">
</dataflow>
<dataflow id="86" from="icmp_ln72" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
