<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/matrix_mul.cpp:47:38" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="for.inc39.load.6," ID="scevgepseq" BundleName="gmem0" VarName="A" LoopLoc="./src/matrix_mul.cpp:47:38" LoopName="VITIS_LOOP_47_7" ParentFunc="matrix_mul" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/matrix_mul.cpp:54:38" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="for.inc65.load.6," ID="scevgep458seq" BundleName="gmem1" VarName="B" LoopLoc="./src/matrix_mul.cpp:54:38" LoopName="VITIS_LOOP_54_9" ParentFunc="matrix_mul" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/matrix_mul.cpp:76:35" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" OldID="for.inc136.store.135," ID="scevgep459seq" BundleName="gmem2" VarName="C" LoopLoc="./src/matrix_mul.cpp:76:35" LoopName="VITIS_LOOP_76_14" ParentFunc="matrix_mul" Length="64" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="./src/matrix_mul.cpp:46:34" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgepseq" BundleName="gmem0" VarName="A" LoopLoc="./src/matrix_mul.cpp:46:34" LoopName="VITIS_LOOP_46_6" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="./src/matrix_mul.cpp:53:34" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep458seq" BundleName="gmem1" VarName="B" LoopLoc="./src/matrix_mul.cpp:53:34" LoopName="VITIS_LOOP_53_8" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="./src/matrix_mul.cpp:75:31" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep459seq" BundleName="gmem2" VarName="C" LoopLoc="./src/matrix_mul.cpp:75:31" LoopName="VITIS_LOOP_75_13" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./src/matrix_mul.cpp:76:35" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep459seq" BundleName="gmem2" VarName="C" LoopLoc="./src/matrix_mul.cpp:76:35" LoopName="VITIS_LOOP_76_14" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./src/matrix_mul.cpp:54:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep458seq" BundleName="gmem1" VarName="B" LoopLoc="./src/matrix_mul.cpp:54:38" LoopName="VITIS_LOOP_54_9" ParentFunc="matrix_mul"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./src/matrix_mul.cpp:47:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem0" VarName="A" LoopLoc="./src/matrix_mul.cpp:47:38" LoopName="VITIS_LOOP_47_7" ParentFunc="matrix_mul"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./src/matrix_mul.cpp:47:38" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_47_7' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="./src/matrix_mul.cpp:47:38" LoopName="VITIS_LOOP_47_7" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./src/matrix_mul.cpp:54:38" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_54_9' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="./src/matrix_mul.cpp:54:38" LoopName="VITIS_LOOP_54_9" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./src/matrix_mul.cpp:76:35" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 32 in loop 'VITIS_LOOP_76_14' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="./src/matrix_mul.cpp:76:35" LoopName="VITIS_LOOP_76_14" Length="64" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

