;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-620
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 116, <-30
	SLT 116, <-30
	SUB -7, <-420
	SUB @127, 106
	SPL 0, -202
	SUB @127, 106
	JMP @-79, #2
	MOV 127, 705
	MOV 127, 705
	ADD 100, 9
	SUB @127, 100
	ADD 12, @150
	MOV 127, 705
	JMP -37, @-6
	SUB #-79, @2
	MOV 127, 705
	SLT 127, 705
	SUB #12, @2
	SUB -7, <-420
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	SUB @127, 100
	CMP @120, 6
	CMP @120, 6
	SUB @127, 100
	JMP 127, <705
	ADD 12, @10
	MOV <186, @-46
	JMP -37, @-6
	CMP -7, <-420
	ADD 19, @110
	SUB @127, 100
	SUB @197, 300
	SUB @127, 100
	CMP @120, 6
	SUB -7, <-420
	SUB -7, <-420
	ADD 270, 1
	SUB -7, <-420
	CMP -7, <-621
	CMP -7, <-621
	SUB #12, @2
	SUB #12, @2
	SUB #12, @2
	MOV -7, <-20
