{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699761414575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699761414578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 11:56:54 2023 " "Processing started: Sun Nov 12 11:56:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699761414578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761414578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep -c beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761414578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699761414925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699761414925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761421193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761421193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/testbench/beep_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/testbench/beep_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_tb " "Found entity 1: beep_tb" {  } { { "../testbench/beep_tb.v" "" { Text "C:/fpga/workspace/beep/testbench/beep_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761421197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761421197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/rtl/beep_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/rtl/beep_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_top " "Found entity 1: beep_top" {  } { { "../rtl/beep_top.v" "" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761421201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761421201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/testbench/beeptop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/testbench/beeptop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 beeptop_tb " "Found entity 1: beeptop_tb" {  } { { "../testbench/beeptop_tb.v" "" { Text "C:/fpga/workspace/beep/testbench/beeptop_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761421204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761421204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/rtl/soundgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/rtl/soundgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 soundgen " "Found entity 1: soundgen" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761421207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761421207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep_top " "Elaborating entity \"beep_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699761421231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundgen soundgen:sound01 " "Elaborating entity \"soundgen\" for hierarchy \"soundgen:sound01\"" {  } { { "../rtl/beep_top.v" "sound01" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699761421238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep01 " "Elaborating entity \"beep\" for hierarchy \"beep:beep01\"" {  } { { "../rtl/beep_top.v" "beep01" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699761421242 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr16~0 " "Found clock multiplexer soundgen:sound01\|WideOr16~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr16~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr15~0 " "Found clock multiplexer soundgen:sound01\|WideOr15~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr15~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr14~0 " "Found clock multiplexer soundgen:sound01\|WideOr14~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr13~0 " "Found clock multiplexer soundgen:sound01\|WideOr13~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr13~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr12~0 " "Found clock multiplexer soundgen:sound01\|WideOr12~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr12~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr11~0 " "Found clock multiplexer soundgen:sound01\|WideOr11~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr11~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr10~0 " "Found clock multiplexer soundgen:sound01\|WideOr10~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr9~0 " "Found clock multiplexer soundgen:sound01\|WideOr9~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr8~0 " "Found clock multiplexer soundgen:sound01\|WideOr8~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr7~0 " "Found clock multiplexer soundgen:sound01\|WideOr7~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr6~0 " "Found clock multiplexer soundgen:sound01\|WideOr6~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr6~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr5~0 " "Found clock multiplexer soundgen:sound01\|WideOr5~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr4~0 " "Found clock multiplexer soundgen:sound01\|WideOr4~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr3~0 " "Found clock multiplexer soundgen:sound01\|WideOr3~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr2~0 " "Found clock multiplexer soundgen:sound01\|WideOr2~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr1~0 " "Found clock multiplexer soundgen:sound01\|WideOr1~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr0~0 " "Found clock multiplexer soundgen:sound01\|WideOr0~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761421368 "|beep_top|soundgen:sound01|WideOr0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1699761421368 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699761421450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699761421500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699761421763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699761421763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "countAct " "No output dependent on input pin \"countAct\"" {  } { { "../rtl/beep_top.v" "" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699761421787 "|beep_top|countAct"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699761421787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699761421787 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699761421787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699761421787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699761421787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699761421795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 11:57:01 2023 " "Processing ended: Sun Nov 12 11:57:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699761421795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699761421795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699761421795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761421795 ""}
