Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.1 (lin64) Build 3080587 Fri Dec 11 14:53:26 MST 2020
| Date         : Tue Feb 16 10:58:29 2021
| Host         : I7MINT running 64-bit Linux Mint 20.1
| Command      : report_timing_summary -max_paths 10 -file multicomp_wrapper_timing_summary_routed.rpt -pb multicomp_wrapper_timing_summary_routed.pb -rpx multicomp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : multicomp_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (901)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (377)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (901)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: computer/cpu1/IORQ_n_reg/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/RD_n_reg/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: computer/cpu1/WR_n_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[1]_rep/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[2]_rep/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[3]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[4]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[5]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[6]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: computer/cpu1/u0/A_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: computer/serialClkCount_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (377)
--------------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.789     -319.458                     30                 2622        0.080        0.000                      0                 2622        8.750        0.000                       0                   903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 4.000}        8.000           125.000         
clk_fpga_1            {0.000 20.000}       40.000          25.000          
clk_fpga_2            {0.000 15.000}       29.999          33.334          
  clkfbout_clk_wiz_0  {0.000 15.000}       29.999          33.334          
  eth_clk_wiz_0       {0.000 10.000}       19.999          50.002          
  vga_clk_wiz_0       {0.000 19.999}       39.999          25.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                                                                                                                                                             37.845        0.000                       0                     1  
clk_fpga_2                                                                                                                                                              9.999        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   27.844        0.000                       0                     3  
  eth_clk_wiz_0           -11.789     -319.458                     30                 1196        0.080        0.000                      0                 1196        8.750        0.000                       0                   537  
  vga_clk_wiz_0            18.902        0.000                      0                  825        0.104        0.000                      0                  825       18.749        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_wiz_0  eth_clk_wiz_0        3.488        0.000                      0                  586        0.139        0.000                      0                  586  
eth_clk_wiz_0  vga_clk_wiz_0        1.998        0.000                      0                   16        0.163        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_clk_wiz_0      eth_clk_wiz_0           16.353        0.000                      0                   15        0.917        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 15.000 }
Period(ns):         29.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         29.999      27.844     BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       29.999      70.001     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         14.999      9.999      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      9.999      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      9.999      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         29.999
Sources:            { clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         29.999      27.844     BUFGCTRL_X0Y6    clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       29.999      70.001     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :           30  Failing Endpoints,  Worst Slack      -11.789ns,  Total Violation     -319.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.789ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.914ns  (logic 12.299ns (58.807%)  route 8.615ns (41.193%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.964    33.131    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124    33.255 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_6/O
                         net (fo=2, routed)           0.738    33.992    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[5]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.992    
  -------------------------------------------------------------------
                         slack                                -11.789    

Slack (VIOLATED) :        -11.789ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.914ns  (logic 12.299ns (58.807%)  route 8.615ns (41.193%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.964    33.131    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124    33.255 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_6/O
                         net (fo=2, routed)           0.738    33.992    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[5]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.992    
  -------------------------------------------------------------------
                         slack                                -11.789    

Slack (VIOLATED) :        -11.681ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.805ns  (logic 12.299ns (59.115%)  route 8.506ns (40.885%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.946    33.113    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.124    33.237 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_2/O
                         net (fo=2, routed)           0.647    33.884    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.884    
  -------------------------------------------------------------------
                         slack                                -11.681    

Slack (VIOLATED) :        -11.681ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.805ns  (logic 12.299ns (59.115%)  route 8.506ns (40.885%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.946    33.113    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.124    33.237 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_2/O
                         net (fo=2, routed)           0.647    33.884    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[9]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.884    
  -------------------------------------------------------------------
                         slack                                -11.681    

Slack (VIOLATED) :        -11.676ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.801ns  (logic 12.299ns (59.128%)  route 8.502ns (40.872%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.899    33.066    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.124    33.190 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_5/O
                         net (fo=2, routed)           0.689    33.879    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.879    
  -------------------------------------------------------------------
                         slack                                -11.676    

Slack (VIOLATED) :        -11.676ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.801ns  (logic 12.299ns (59.128%)  route 8.502ns (40.872%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.899    33.066    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.124    33.190 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_5/O
                         net (fo=2, routed)           0.689    33.879    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[6]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.879    
  -------------------------------------------------------------------
                         slack                                -11.676    

Slack (VIOLATED) :        -11.651ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.776ns  (logic 12.299ns (59.199%)  route 8.477ns (40.801%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.776    32.943    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124    33.067 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_4/O
                         net (fo=2, routed)           0.787    33.854    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[7]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.854    
  -------------------------------------------------------------------
                         slack                                -11.651    

Slack (VIOLATED) :        -11.651ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.776ns  (logic 12.299ns (59.199%)  route 8.477ns (40.801%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.776    32.943    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124    33.067 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_4/O
                         net (fo=2, routed)           0.787    33.854    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[7]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.854    
  -------------------------------------------------------------------
                         slack                                -11.651    

Slack (VIOLATED) :        -11.552ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.677ns  (logic 12.299ns (59.483%)  route 8.378ns (40.517%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.721    32.888    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124    33.012 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_1/O
                         net (fo=2, routed)           0.743    33.755    computer/io1/GEN_2KATTRAM.dispAttRam/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KATTRAM.dispAttRam/eth_clk
    RAMB18_X0Y2          RAMB18E1                                     r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.203    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.755    
  -------------------------------------------------------------------
                         slack                                -11.552    

Slack (VIOLATED) :        -11.552ns  (required time - arrival time)
  Source:                 computer/io1/a_addr_i4/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.677ns  (logic 12.299ns (59.483%)  route 8.378ns (40.517%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.739 - 19.999 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 13.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    12.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.771    13.078    computer/io1/data_reg
    DSP48_X0Y2           DSP48E1                                      r  computer/io1/a_addr_i4/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    17.284 r  computer/io1/a_addr_i4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.286    computer/io1/a_addr_i4_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.804 r  computer/io1/a_addr_i4__0/P[0]
                         net (fo=1, routed)           0.919    19.723    computer/io1/a_addr_i4__0_n_105
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    20.397 r  computer/io1/mem_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.397    computer/io1/mem_reg_i_165_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.731 r  computer/io1/mem_reg_i_314/O[1]
                         net (fo=19, routed)          0.656    21.387    io1/a_addr_i3[21]
    SLICE_X17Y7          LUT3 (Prop_lut3_I0_O)        0.303    21.690 r  mem_reg_i_347/O
                         net (fo=1, routed)           0.807    22.497    mem_reg_i_347_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.023 r  mem_reg_i_221/CO[3]
                         net (fo=1, routed)           0.000    23.023    mem_reg_i_221_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.262 r  mem_reg_i_170/O[2]
                         net (fo=3, routed)           0.531    23.793    mem_reg_i_170_n_5
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.302    24.095 f  mem_reg_i_217/O
                         net (fo=2, routed)           0.493    24.588    mem_reg_i_217_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.712 r  mem_reg_i_156/O
                         net (fo=2, routed)           0.753    25.465    mem_reg_i_156_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.124    25.589 r  mem_reg_i_160/O
                         net (fo=1, routed)           0.000    25.589    mem_reg_i_160_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.965 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    25.965    mem_reg_i_122_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.288 r  mem_reg_i_90/O[1]
                         net (fo=11, routed)          1.050    27.338    mem_reg_i_90_n_6
    SLICE_X9Y12          LUT4 (Prop_lut4_I0_O)        0.306    27.644 r  mem_reg_i_120/O
                         net (fo=1, routed)           0.000    27.644    mem_reg_i_120_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.224 r  mem_reg_i_89/O[2]
                         net (fo=3, routed)           0.792    29.016    mem_reg_i_89_n_5
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.302    29.318 r  mem_reg_i_113/O
                         net (fo=1, routed)           0.000    29.318    mem_reg_i_113_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.896 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.455    30.351    mem_reg_i_80_n_5
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.301    30.652 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    30.652    mem_reg_i_38_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.004 f  mem_reg_i_18/O[3]
                         net (fo=1, routed)           0.456    31.460    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_0[3]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.306    31.766 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35/O
                         net (fo=1, routed)           0.000    31.766    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_35_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.167 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.721    32.888    computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_17_n_0
    SLICE_X6Y11          LUT3 (Prop_lut3_I1_O)        0.124    33.012 r  computer/io1/GEN_2KATTRAM.dispAttRam/mem_reg_i_1/O
                         net (fo=2, routed)           0.743    33.755    computer/io1/GEN_2KRAM.dispCharRam/ADDRARDADDR[10]
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.548    22.739    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y3          RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.231    22.970    
                         clock uncertainty           -0.201    22.769    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.203    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -33.755    
  -------------------------------------------------------------------
                         slack                                -11.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 computer/io1/savedCursorHoriz_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/cursorHoriz_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.253ns (55.189%)  route 0.205ns (44.812%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 10.899 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.559    10.899    computer/io1/eth_clk
    SLICE_X22Y7          FDRE                                         r  computer/io1/savedCursorHoriz_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.146    11.045 r  computer/io1/savedCursorHoriz_reg[5]/Q
                         net (fo=1, routed)           0.205    11.251    computer/io1/savedCursorHoriz__0[5]
    SLICE_X19Y7          LUT6 (Prop_lut6_I3_O)        0.045    11.296 r  computer/io1/cursorHoriz[5]_i_2/O
                         net (fo=1, routed)           0.000    11.296    computer/io1/cursorHoriz[5]_i_2_n_0
    SLICE_X19Y7          MUXF7 (Prop_muxf7_I0_O)      0.062    11.358 r  computer/io1/cursorHoriz_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.358    computer/io1/cursorHoriz[5]
    SLICE_X19Y7          FDRE                                         r  computer/io1/cursorHoriz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.830    11.200    computer/io1/eth_clk
    SLICE_X19Y7          FDRE                                         r  computer/io1/cursorHoriz_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.034    11.166    
    SLICE_X19Y7          FDRE (Hold_fdre_C_D)         0.112    11.278    computer/io1/cursorHoriz_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.278    
                         arrival time                          11.358    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 computer/sd1/cmd_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.750%)  route 0.238ns (53.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.548     0.889    computer/sd1/eth_clk
    SLICE_X20Y26         FDRE                                         r  computer/sd1/cmd_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  computer/sd1/cmd_out_reg[37]/Q
                         net (fo=1, routed)           0.238     1.291    computer/sd1/cmd_out_reg_n_0_[37]
    SLICE_X22Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.336 r  computer/sd1/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     1.336    computer/sd1/cmd_out[38]
    SLICE_X22Y27         FDRE                                         r  computer/sd1/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.815     1.185    computer/sd1/eth_clk
    SLICE_X22Y27         FDRE                                         r  computer/sd1/cmd_out_reg[38]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.092     1.243    computer/sd1/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 computer/io1/cursorVert_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/savedCursorVert_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.437ns  (logic 0.146ns (33.429%)  route 0.291ns (66.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 11.194 - 10.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 10.903 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.563    10.903    computer/io1/eth_clk
    SLICE_X18Y6          FDRE                                         r  computer/io1/cursorVert_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.146    11.049 r  computer/io1/cursorVert_reg[1]/Q
                         net (fo=39, routed)          0.291    11.340    computer/io1/cursorVert_reg_n_0_[1]
    SLICE_X24Y12         FDRE                                         r  computer/io1/savedCursorVert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.824    11.194    computer/io1/eth_clk
    SLICE_X24Y12         FDRE                                         r  computer/io1/savedCursorVert_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.034    11.160    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.063    11.223    computer/io1/savedCursorVert_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.223    
                         arrival time                          11.340    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 computer/io1/vertLineCount_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/vSync_reg/D
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.483ns  (logic 0.191ns (39.535%)  route 0.292ns (60.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 10.901 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.561    10.901    computer/io1/eth_clk
    SLICE_X21Y1          FDRE                                         r  computer/io1/vertLineCount_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.146    11.047 f  computer/io1/vertLineCount_reg[2]/Q
                         net (fo=10, routed)          0.292    11.339    computer/io1/vertLineCount_reg[2]
    SLICE_X23Y1          LUT4 (Prop_lut4_I1_O)        0.045    11.384 r  computer/io1/vSync_i_1/O
                         net (fo=1, routed)           0.000    11.384    computer/io1/vSync_i_1_n_0
    SLICE_X23Y1          FDRE                                         r  computer/io1/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.829    11.199    computer/io1/eth_clk
    SLICE_X23Y1          FDRE                                         r  computer/io1/vSync_reg/C  (IS_INVERTED)
                         clock pessimism             -0.034    11.165    
    SLICE_X23Y1          FDRE (Hold_fdre_C_D)         0.098    11.263    computer/io1/vSync_reg
  -------------------------------------------------------------------
                         required time                        -11.263    
                         arrival time                          11.384    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.456ns  (logic 0.167ns (36.642%)  route 0.289ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 10.896 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556    10.896    computer/io1/eth_clk
    SLICE_X24Y36         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.167    11.063 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.289    11.352    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    11.192    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.282    10.910    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.224    computer/io1/kbBuffer_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        -11.224    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.456ns  (logic 0.167ns (36.642%)  route 0.289ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 10.896 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556    10.896    computer/io1/eth_clk
    SLICE_X24Y36         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.167    11.063 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.289    11.352    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    11.192    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.282    10.910    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.224    computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -11.224    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.456ns  (logic 0.167ns (36.642%)  route 0.289ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 10.896 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556    10.896    computer/io1/eth_clk
    SLICE_X24Y36         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.167    11.063 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.289    11.352    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    11.192    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.282    10.910    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.224    computer/io1/kbBuffer_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -11.224    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.456ns  (logic 0.167ns (36.642%)  route 0.289ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 10.896 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556    10.896    computer/io1/eth_clk
    SLICE_X24Y36         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.167    11.063 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.289    11.352    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    11.192    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.282    10.910    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.224    computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -11.224    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.456ns  (logic 0.167ns (36.642%)  route 0.289ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 10.896 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556    10.896    computer/io1/eth_clk
    SLICE_X24Y36         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.167    11.063 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.289    11.352    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    11.192    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.282    10.910    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.224    computer/io1/kbBuffer_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -11.224    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.456ns  (logic 0.167ns (36.642%)  route 0.289ns (63.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 10.896 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315    10.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.341 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546    10.886    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     9.833 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    10.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.341 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556    10.896    computer/io1/eth_clk
    SLICE_X24Y36         FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.167    11.063 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=21, routed)          0.289    11.352    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD0
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341    10.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.370 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812    11.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     9.813 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    10.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.370 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.822    11.192    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X24Y34         RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.282    10.910    
    SLICE_X24Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314    11.224    computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -11.224    
                         arrival time                          11.352    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X2Y3      computer/ram1/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y3      computer/ram1/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y6      computer/ram1/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X1Y4      computer/ram1/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X1Y6      computer/ram1/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X2Y8      computer/ram1/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X1Y9      computer/ram1/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X2Y6      computer/ram1/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X2Y4      computer/ram1/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         19.999      16.636     RAMB36_X0Y4      computer/ram1/mem_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y34     computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y33     computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y33     computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/IncDecZ_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 4.300ns (20.703%)  route 16.470ns (79.297%))
  Logic Levels:           18  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 42.683 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.133 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.133    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[3]
                         net (fo=2, routed)           0.964    20.410    computer/cpu1/u0/Regs/data0[4]
    SLICE_X19Y17         LUT4 (Prop_lut4_I1_O)        0.306    20.716 r  computer/cpu1/u0/Regs/IncDecZ_i_14/O
                         net (fo=1, routed)           0.154    20.871    computer/cpu1/u0/Regs/IncDecZ_i_14_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I4_O)        0.124    20.995 r  computer/cpu1/u0/Regs/IncDecZ_i_10/O
                         net (fo=1, routed)           1.012    22.007    computer/cpu1/u0/Regs/IncDecZ_i_10_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I5_O)        0.124    22.131 r  computer/cpu1/u0/Regs/IncDecZ_i_4/O
                         net (fo=1, routed)           1.486    23.617    computer/cpu1/u0/Regs/IncDecZ_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124    23.741 r  computer/cpu1/u0/Regs/IncDecZ_i_1/O
                         net (fo=1, routed)           0.000    23.741    computer/cpu1/u0/Regs_n_29
    SLICE_X9Y26          FDRE                                         r  computer/cpu1/u0/IncDecZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.492    42.683    computer/cpu1/u0/vga_clk
    SLICE_X9Y26          FDRE                                         r  computer/cpu1/u0/IncDecZ_reg/C
                         clock pessimism              0.231    42.914    
                         clock uncertainty           -0.302    42.612    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.031    42.643    computer/cpu1/u0/IncDecZ_reg
  -------------------------------------------------------------------
                         required time                         42.643    
                         arrival time                         -23.741    
  -------------------------------------------------------------------
                         slack                                 18.902    

Slack (MET) :             20.839ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 3.832ns (20.963%)  route 14.448ns (79.037%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.353 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/O[1]
                         net (fo=2, routed)           1.100    20.453    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_6
    SLICE_X22Y19         LUT5 (Prop_lut5_I3_O)        0.303    20.756 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.494    21.251    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIA0
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.489    42.680    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.231    42.911    
                         clock uncertainty           -0.302    42.609    
    SLICE_X20Y18         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.090    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         42.090    
                         arrival time                         -21.251    
  -------------------------------------------------------------------
                         slack                                 20.839    

Slack (MET) :             20.966ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.443ns  (logic 3.944ns (21.385%)  route 14.499ns (78.615%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.133 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.133    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.247 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.247    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.469 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[0]
                         net (fo=2, routed)           0.963    20.432    computer/cpu1/u0/Regs/RegAddrC_reg[2][2]
    SLICE_X22Y19         LUT5 (Prop_lut5_I3_O)        0.299    20.731 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_1/O
                         net (fo=4, routed)           0.683    21.414    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIB1
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1/CLK
                         clock pessimism              0.231    42.910    
                         clock uncertainty           -0.302    42.608    
    SLICE_X20Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    42.380    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         42.380    
                         arrival time                         -21.414    
  -------------------------------------------------------------------
                         slack                                 20.966    

Slack (MET) :             21.018ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.099ns  (logic 3.928ns (21.702%)  route 14.171ns (78.298%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.133 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.133    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.446 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[3]
                         net (fo=2, routed)           0.823    20.269    computer/cpu1/u0/Regs/data0[4]
    SLICE_X19Y19         LUT5 (Prop_lut5_I3_O)        0.306    20.575 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_2/O
                         net (fo=4, routed)           0.495    21.070    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIA0
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA/CLK
                         clock pessimism              0.231    42.910    
                         clock uncertainty           -0.302    42.608    
    SLICE_X20Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.089    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMA
  -------------------------------------------------------------------
                         required time                         42.089    
                         arrival time                         -21.070    
  -------------------------------------------------------------------
                         slack                                 21.018    

Slack (MET) :             21.030ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.089ns  (logic 3.946ns (21.814%)  route 14.143ns (78.186%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.133 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.133    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.467 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[1]
                         net (fo=2, routed)           0.669    20.137    computer/cpu1/u0/Regs/RegAddrC_reg[2][1]
    SLICE_X17Y19         LUT5 (Prop_lut5_I3_O)        0.303    20.440 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.621    21.060    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DIA0
    SLICE_X16Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.489    42.680    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X16Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA/CLK
                         clock pessimism              0.231    42.911    
                         clock uncertainty           -0.302    42.609    
    SLICE_X16Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.090    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMA
  -------------------------------------------------------------------
                         required time                         42.090    
                         arrival time                         -21.060    
  -------------------------------------------------------------------
                         slack                                 21.030    

Slack (MET) :             21.040ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.390ns  (logic 3.850ns (20.935%)  route 14.540ns (79.065%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.133 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.133    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.372 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/O[2]
                         net (fo=2, routed)           0.962    20.335    computer/cpu1/u0/Regs/data0[3]
    SLICE_X19Y18         LUT5 (Prop_lut5_I3_O)        0.302    20.637 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3_i_1/O
                         net (fo=4, routed)           0.725    21.361    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/DID1
    SLICE_X16Y19         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.489    42.680    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X16Y19         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1/CLK
                         clock pessimism              0.231    42.911    
                         clock uncertainty           -0.302    42.609    
    SLICE_X16Y19         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    42.401    computer/cpu1/u0/Regs/RegsH_reg_0_7_2_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -21.361    
  -------------------------------------------------------------------
                         slack                                 21.040    

Slack (MET) :             21.044ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/A_reg[9]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 1.948ns (10.431%)  route 16.727ns (89.569%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 42.731 - 39.999 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.664     2.972    computer/cpu1/u0/vga_clk
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.456     3.428 f  computer/cpu1/u0/IR_reg[3]/Q
                         net (fo=116, routed)         3.534     6.962    computer/cpu1/u0/Regs/BTR_r_reg_1[3]
    SLICE_X4Y26          LUT3 (Prop_lut3_I1_O)        0.152     7.114 f  computer/cpu1/u0/Regs/Halt_FF_i_3/O
                         net (fo=30, routed)          2.345     9.458    computer/cpu1/u0/Regs_n_233
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.348     9.806 f  computer/cpu1/u0/RD_n_i_11/O
                         net (fo=3, routed)           0.679    10.485    computer/cpu1/u0/RD_n_i_11_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.609 r  computer/cpu1/u0/RegAddrC[0]_i_34/O
                         net (fo=2, routed)           0.907    11.516    computer/cpu1/u0/RegAddrC[0]_i_34_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124    11.640 r  computer/cpu1/u0/RegAddrC[0]_i_24/O
                         net (fo=1, routed)           0.466    12.106    computer/cpu1/u0/RegAddrC[0]_i_24_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124    12.230 r  computer/cpu1/u0/RegAddrC[0]_i_9/O
                         net (fo=1, routed)           0.872    13.102    computer/cpu1/u0/RegAddrC[0]_i_9_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.124    13.226 r  computer/cpu1/u0/RegAddrC[0]_i_3/O
                         net (fo=19, routed)          1.347    14.573    computer/cpu1/u0/Set_Addr_To[0]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    14.697 r  computer/cpu1/u0/A[15]_i_5/O
                         net (fo=109, routed)         1.765    16.462    computer/cpu1/u0/A[15]_i_5_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.586 r  computer/cpu1/u0/MCycle[2]_i_3/O
                         net (fo=22, routed)          2.836    19.421    computer/cpu1/u0/Regs/A_reg[0]_rep__5_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.124    19.545 f  computer/cpu1/u0/Regs/A[9]_rep_i_3/O
                         net (fo=5, routed)           1.978    21.523    computer/cpu1/u0/Regs/A[9]_rep_i_3_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124    21.647 r  computer/cpu1/u0/Regs/A[9]_rep__3_i_1/O
                         net (fo=1, routed)           0.000    21.647    computer/cpu1/u0/Regs_n_101
    SLICE_X5Y20          FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.540    42.731    computer/cpu1/u0/vga_clk
    SLICE_X5Y20          FDCE                                         r  computer/cpu1/u0/A_reg[9]_rep__3/C
                         clock pessimism              0.231    42.962    
                         clock uncertainty           -0.302    42.660    
    SLICE_X5Y20          FDCE (Setup_fdce_C_D)        0.031    42.691    computer/cpu1/u0/A_reg[9]_rep__3
  -------------------------------------------------------------------
                         required time                         42.691    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 21.044    

Slack (MET) :             21.108ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 3.832ns (20.963%)  route 14.448ns (79.037%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.353 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/O[1]
                         net (fo=2, routed)           1.100    20.453    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_6
    SLICE_X22Y19         LUT5 (Prop_lut5_I3_O)        0.303    20.756 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.494    21.251    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIB0
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.489    42.680    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.231    42.911    
                         clock uncertainty           -0.302    42.609    
    SLICE_X20Y18         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.250    42.359    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         42.359    
                         arrival time                         -21.251    
  -------------------------------------------------------------------
                         slack                                 21.108    

Slack (MET) :             21.120ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.280ns  (logic 3.832ns (20.963%)  route 14.448ns (79.037%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 42.680 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.353 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/O[1]
                         net (fo=2, routed)           1.100    20.453    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_6
    SLICE_X22Y19         LUT5 (Prop_lut5_I3_O)        0.303    20.756 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.494    21.251    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/DIC0
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.489    42.680    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/WCLK
    SLICE_X20Y18         RAMD32                                       r  computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.231    42.911    
                         clock uncertainty           -0.302    42.609    
    SLICE_X20Y18         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    42.371    computer/cpu1/u0/Regs/RegsL_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                         -21.251    
  -------------------------------------------------------------------
                         slack                                 21.120    

Slack (MET) :             21.134ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/IR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.999ns  (vga_clk_wiz_0 rise@39.999ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.254ns  (logic 3.944ns (21.606%)  route 14.310ns (78.394%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 42.679 - 39.999 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.663     2.971    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.419     3.390 r  computer/cpu1/u0/IR_reg[5]/Q
                         net (fo=148, routed)         3.393     6.783    computer/cpu1/u0/Regs/BTR_r_reg_1[5]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.291     7.074 r  computer/cpu1/u0/Regs/TmpAddr[15]_i_14/O
                         net (fo=15, routed)          2.421     9.495    computer/cpu1/u0/Regs/IR_reg[4]_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.332     9.827 f  computer/cpu1/u0/Regs/PC[0]_i_22/O
                         net (fo=6, routed)           0.446    10.273    computer/cpu1/u0/Regs/IR_reg[2]_2
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47/O
                         net (fo=1, routed)           0.853    11.250    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_47_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.374 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44/O
                         net (fo=1, routed)           0.151    11.525    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_44_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.649 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42/O
                         net (fo=1, routed)           0.315    11.964    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_42_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.088 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=3, routed)           0.804    12.892    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.016 f  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_26/O
                         net (fo=6, routed)           1.881    14.897    computer/cpu1/u0/Regs/IR_reg[4]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.152    15.049 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=1, routed)           0.154    15.204    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    15.530 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_7/O
                         net (fo=64, routed)          1.584    17.113    computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/ADDRD2
    SLICE_X16Y17         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.150    17.263 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.851    18.114    computer/cpu1/u0/Regs/RegBusA[2]
    SLICE_X21Y17         LUT2 (Prop_lut2_I1_O)        0.355    18.469 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    18.469    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.019 r  computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.019    computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1_i_5_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.133 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.133    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.247 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.247    computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1_i_15_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.469 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_4/O[0]
                         net (fo=2, routed)           0.963    20.432    computer/cpu1/u0/Regs/RegAddrC_reg[2][2]
    SLICE_X22Y19         LUT5 (Prop_lut5_I3_O)        0.299    20.731 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5_i_1/O
                         net (fo=4, routed)           0.493    21.225    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/DIC1
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.488    42.679    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X20Y19         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1/CLK
                         clock pessimism              0.231    42.910    
                         clock uncertainty           -0.302    42.608    
    SLICE_X20Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    42.359    computer/cpu1/u0/Regs/RegsH_reg_0_7_4_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         42.359    
                         arrival time                         -21.225    
  -------------------------------------------------------------------
                         slack                                 21.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[15]/Q
                         net (fo=1, routed)           0.155     1.187    computer/cpu1/u0/Regs/data1__0[7]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.232 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.148     1.380    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DID1
    SLICE_X20Y20         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.276    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[15]/Q
                         net (fo=1, routed)           0.155     1.187    computer/cpu1/u0/Regs/data1__0[7]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.232 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.148     1.380    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIC1
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.269    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.900%)  route 0.363ns (66.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[15]/Q
                         net (fo=1, routed)           0.155     1.187    computer/cpu1/u0/Regs/data1__0[7]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.232 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.208     1.440    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIB1
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.279    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.900%)  route 0.363ns (66.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[15]/Q
                         net (fo=1, routed)           0.155     1.187    computer/cpu1/u0/Regs/data1__0[7]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.232 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.208     1.440    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIA1
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.275    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.859%)  route 0.398ns (68.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[14]/Q
                         net (fo=1, routed)           0.278     1.310    computer/cpu1/u0/Regs/data1__0[6]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.355 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.120     1.475    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DID0
    SLICE_X20Y20         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMS32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.299    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/ACC_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Ap_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.339%)  route 0.122ns (42.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.579     0.920    computer/cpu1/u0/vga_clk
    SLICE_X4Y17          FDPE                                         r  computer/cpu1/u0/ACC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDPE (Prop_fdpe_C_Q)         0.164     1.084 r  computer/cpu1/u0/ACC_reg[7]/Q
                         net (fo=7, routed)           0.122     1.206    computer/cpu1/u0/ACC_reg_n_0_[7]
    SLICE_X3Y17          FDPE                                         r  computer/cpu1/u0/Ap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.845     1.215    computer/cpu1/u0/vga_clk
    SLICE_X3Y17          FDPE                                         r  computer/cpu1/u0/Ap_reg[7]/C
                         clock pessimism             -0.281     0.934    
    SLICE_X3Y17          FDPE (Hold_fdpe_C_D)         0.075     1.009    computer/cpu1/u0/Ap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.859%)  route 0.398ns (68.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[14]/Q
                         net (fo=1, routed)           0.278     1.310    computer/cpu1/u0/Regs/data1__0[6]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.355 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.120     1.475    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIB0
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.118     1.273    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/RegBusA_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.859%)  route 0.398ns (68.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.551     0.892    computer/cpu1/u0/vga_clk
    SLICE_X22Y20         FDRE                                         r  computer/cpu1/u0/RegBusA_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/cpu1/u0/RegBusA_r_reg[14]/Q
                         net (fo=1, routed)           0.278     1.310    computer/cpu1/u0/Regs/data1__0[6]
    SLICE_X22Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.355 r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.120     1.475    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/DIC0
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.819     1.189    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X20Y20         RAMD32                                       r  computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.117     1.272    computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/ACC_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/I_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.638%)  route 0.149ns (51.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.578     0.919    computer/cpu1/u0/vga_clk
    SLICE_X2Y18          FDPE                                         r  computer/cpu1/u0/ACC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.060 r  computer/cpu1/u0/ACC_reg[0]/Q
                         net (fo=7, routed)           0.149     1.208    computer/cpu1/u0/ACC_reg_n_0_[0]
    SLICE_X4Y19          FDCE                                         r  computer/cpu1/u0/I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.843     1.213    computer/cpu1/u0/vga_clk
    SLICE_X4Y19          FDCE                                         r  computer/cpu1/u0/I_reg[0]/C
                         clock pessimism             -0.281     0.932    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.059     0.991    computer/cpu1/u0/I_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/cpu1/u0/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.841%)  route 0.166ns (47.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.575     0.916    computer/cpu1/u0/vga_clk
    SLICE_X1Y19          FDCE                                         r  computer/cpu1/u0/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.057 r  computer/cpu1/u0/R_reg[0]/Q
                         net (fo=8, routed)           0.166     1.222    computer/cpu1/u0/R_reg_n_0_[0]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.267 r  computer/cpu1/u0/R[3]_i_1/O
                         net (fo=1, routed)           0.000     1.267    computer/cpu1/u0/R[3]_i_1_n_0
    SLICE_X3Y19          FDCE                                         r  computer/cpu1/u0/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.843     1.213    computer/cpu1/u0/vga_clk
    SLICE_X3Y19          FDCE                                         r  computer/cpu1/u0/R_reg[3]/C
                         clock pessimism             -0.262     0.951    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.043    computer/cpu1/u0/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_wiz_0
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.999
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.999      37.843     BUFGCTRL_X0Y3    clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.999      38.750     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X15Y29     computer/cpu1/DI_Reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X14Y25     computer/cpu1/DI_Reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X14Y25     computer/cpu1/DI_Reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X15Y25     computer/cpu1/DI_Reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X15Y29     computer/cpu1/DI_Reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X14Y25     computer/cpu1/DI_Reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X14Y25     computer/cpu1/DI_Reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.999      38.999     SLICE_X15Y25     computer/cpu1/DI_Reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.999      173.361    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y18     computer/cpu1/u0/Regs/RegsL_reg_0_7_0_1/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsL_reg_0_7_4_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y17     computer/cpu1/u0/Regs/RegsL_reg_0_7_4_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         19.999      18.749     SLICE_X20Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         19.999      18.749     SLICE_X16Y20     computer/cpu1/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[10]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_5/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.518ns (10.017%)  route 4.653ns (89.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.715     3.023    computer/cpu1/u0/vga_clk
    SLICE_X4Y20          FDCE                                         r  computer/cpu1/u0/A_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.518     3.541 r  computer/cpu1/u0/A_reg[10]_rep__2/Q
                         net (fo=10, routed)          4.653     8.194    computer/ram1/mem_reg_0_5_0[10]
    RAMB36_X2Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.533    12.725    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.670    
                         clock uncertainty           -0.422    12.248    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.682    computer/ram1/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_5/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.456ns (9.131%)  route 4.538ns (90.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.673     2.981    computer/cpu1/u0/vga_clk
    SLICE_X7Y16          FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.456     3.437 r  computer/cpu1/u0/A_reg[4]_rep__2/Q
                         net (fo=10, routed)          4.538     7.975    computer/ram1/mem_reg_0_5_0[4]
    RAMB36_X2Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.533    12.725    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.670    
                         clock uncertainty           -0.422    12.248    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    11.682    computer/ram1/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_3/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.456ns (9.174%)  route 4.515ns (90.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.668     2.976    computer/cpu1/u0/vga_clk
    SLICE_X7Y20          FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.456     3.432 r  computer/cpu1/u0/A_reg[6]_rep__1/Q
                         net (fo=10, routed)          4.515     7.947    computer/ram1/ADDRARDADDR[6]
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.538    12.730    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.675    
                         clock uncertainty           -0.422    12.253    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.687    computer/ram1/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[7]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_3/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.456ns (9.253%)  route 4.472ns (90.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.667     2.975    computer/cpu1/u0/vga_clk
    SLICE_X7Y21          FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.456     3.431 r  computer/cpu1/u0/A_reg[7]_rep__1/Q
                         net (fo=10, routed)          4.472     7.903    computer/ram1/ADDRARDADDR[7]
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.538    12.730    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.675    
                         clock uncertainty           -0.422    12.253    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.687    computer/ram1/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[10]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_5/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.518ns (10.718%)  route 4.315ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.715     3.023    computer/cpu1/u0/vga_clk
    SLICE_X4Y20          FDCE                                         r  computer/cpu1/u0/A_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.518     3.541 r  computer/cpu1/u0/A_reg[10]_rep__2/Q
                         net (fo=10, routed)          4.315     7.856    computer/ram1/mem_reg_0_5_0[10]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.528    12.720    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.665    
                         clock uncertainty           -0.422    12.243    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.677    computer/ram1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[10]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_6/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.518ns (10.718%)  route 4.315ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.715     3.023    computer/cpu1/u0/vga_clk
    SLICE_X4Y20          FDCE                                         r  computer/cpu1/u0/A_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.518     3.541 r  computer/cpu1/u0/A_reg[10]_rep__2/Q
                         net (fo=10, routed)          4.315     7.856    computer/ram1/mem_reg_0_5_0[10]
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.536    12.728    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.673    
                         clock uncertainty           -0.422    12.251    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.685    computer/ram1/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[10]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_1/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.456ns (9.710%)  route 4.240ns (90.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.715     3.023    computer/cpu1/u0/vga_clk
    SLICE_X5Y20          FDCE                                         r  computer/cpu1/u0/A_reg[10]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     3.479 r  computer/cpu1/u0/A_reg[10]_rep__0/Q
                         net (fo=10, routed)          4.240     7.719    computer/ram1/ADDRBWRADDR[10]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.535    12.727    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.672    
                         clock uncertainty           -0.422    12.250    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    11.684    computer/ram1/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[5]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_1/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.456ns (9.743%)  route 4.224ns (90.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.717     3.025    computer/cpu1/u0/vga_clk
    SLICE_X5Y18          FDCE                                         r  computer/cpu1/u0/A_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  computer/cpu1/u0/A_reg[5]_rep__0/Q
                         net (fo=10, routed)          4.224     7.705    computer/ram1/ADDRBWRADDR[5]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.535    12.727    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.672    
                         clock uncertainty           -0.422    12.250    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    11.684    computer/ram1/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_5/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.456ns (9.794%)  route 4.200ns (90.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.673     2.981    computer/cpu1/u0/vga_clk
    SLICE_X7Y16          FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.456     3.437 r  computer/cpu1/u0/A_reg[4]_rep__2/Q
                         net (fo=10, routed)          4.200     7.637    computer/ram1/mem_reg_0_5_0[4]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.528    12.720    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.665    
                         clock uncertainty           -0.422    12.243    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    11.677    computer/ram1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 computer/cpu1/u0/A_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_1/ADDRBWRADDR[0]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.456ns (9.951%)  route 4.126ns (90.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.720     3.028    computer/cpu1/u0/vga_clk
    SLICE_X5Y16          FDCE                                         r  computer/cpu1/u0/A_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456     3.484 r  computer/cpu1/u0/A_reg[0]_rep__2/Q
                         net (fo=10, routed)          4.126     7.610    computer/ram1/ADDRBWRADDR[0]
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    12.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.535    12.727    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.055    12.672    
                         clock uncertainty           -0.422    12.250    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    11.684    computer/ram1/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[12]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.164ns (14.921%)  route 0.935ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.556     0.896    computer/cpu1/u0/vga_clk
    SLICE_X8Y22          FDCE                                         r  computer/cpu1/u0/A_reg[12]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.061 r  computer/cpu1/u0/A_reg[12]_rep__3/Q
                         net (fo=2, routed)           0.935     1.996    computer/ram1/mem_reg_1_7_0[12]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.856    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.825%)  route 0.958ns (87.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.560     0.901    computer/cpu1/u0/vga_clk
    SLICE_X7Y17          FDCE                                         r  computer/cpu1/u0/A_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.042 r  computer/cpu1/u0/A_reg[4]_rep__3/Q
                         net (fo=2, routed)           0.958     2.000    computer/ram1/mem_reg_1_7_0[4]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.856    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[5]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.141ns (12.769%)  route 0.963ns (87.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.558     0.899    computer/cpu1/u0/vga_clk
    SLICE_X7Y19          FDCE                                         r  computer/cpu1/u0/A_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  computer/cpu1/u0/A_reg[5]_rep__3/Q
                         net (fo=2, routed)           0.963     2.003    computer/ram1/mem_reg_1_7_0[5]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.856    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.731%)  route 0.967ns (87.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X9Y23          FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  computer/cpu1/u0/A_reg[14]_rep__1/Q
                         net (fo=10, routed)          0.967     2.002    computer/ram1/mem_reg_0_5_0[14]
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.859     1.229    computer/ram1/eth_clk
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_6/CLKARDCLK
                         clock pessimism              0.020     1.249    
                         clock uncertainty            0.422     1.671    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.854    computer/ram1/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[11]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.164ns (14.685%)  route 0.953ns (85.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.576     0.917    computer/cpu1/u0/vga_clk
    SLICE_X4Y20          FDCE                                         r  computer/cpu1/u0/A_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.164     1.081 r  computer/cpu1/u0/A_reg[11]_rep__0/Q
                         net (fo=10, routed)          0.953     2.033    computer/ram1/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.864     1.234    computer/ram1/eth_clk
    RAMB36_X0Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.020     1.254    
                         clock uncertainty            0.422     1.676    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.859    computer/ram1/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[13]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.141ns (12.407%)  route 0.995ns (87.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.556     0.896    computer/cpu1/u0/vga_clk
    SLICE_X9Y22          FDCE                                         r  computer/cpu1/u0/A_reg[13]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  computer/cpu1/u0/A_reg[13]_rep__2/Q
                         net (fo=2, routed)           0.995     2.033    computer/ram1/mem_reg_1_7_0[13]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.856    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[7]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.141ns (12.189%)  route 1.016ns (87.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.557     0.898    computer/cpu1/u0/vga_clk
    SLICE_X7Y20          FDCE                                         r  computer/cpu1/u0/A_reg[7]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  computer/cpu1/u0/A_reg[7]_rep__3/Q
                         net (fo=2, routed)           1.016     2.054    computer/ram1/mem_reg_1_7_0[7]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.856    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[14]_rep/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.157%)  route 1.019ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.554     0.895    computer/cpu1/u0/vga_clk
    SLICE_X9Y23          FDCE                                         r  computer/cpu1/u0/A_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  computer/cpu1/u0/A_reg[14]_rep/Q
                         net (fo=10, routed)          1.019     2.054    computer/ram1/ADDRBWRADDR[14]
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.858     1.228    computer/ram1/eth_clk
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/CLKARDCLK
                         clock pessimism              0.020     1.248    
                         clock uncertainty            0.422     1.670    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.853    computer/ram1/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.141ns (11.842%)  route 1.050ns (88.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.553     0.894    computer/cpu1/u0/vga_clk
    SLICE_X9Y24          FDCE                                         r  computer/cpu1/u0/A_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.141     1.035 r  computer/cpu1/u0/A_reg[13]_rep__0/Q
                         net (fo=10, routed)          1.050     2.084    computer/ram1/ADDRARDADDR[13]
    RAMB36_X1Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.866     1.236    computer/ram1/eth_clk
    RAMB36_X1Y6          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/CLKARDCLK
                         clock pessimism              0.020     1.256    
                         clock uncertainty            0.422     1.678    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.861    computer/ram1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 computer/cpu1/u0/A_reg[6]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Destination:            computer/ram1/mem_reg_1_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.164ns (13.872%)  route 1.018ns (86.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.557     0.898    computer/cpu1/u0/vga_clk
    SLICE_X6Y20          FDCE                                         r  computer/cpu1/u0/A_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  computer/cpu1/u0/A_reg[6]_rep__3/Q
                         net (fo=2, routed)           1.018     2.080    computer/ram1/mem_reg_1_7_0[6]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.861     1.231    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.020     1.251    
                         clock uncertainty            0.422     1.673    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.856    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        7.107ns  (logic 3.669ns (51.626%)  route 3.438ns (48.374%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.019ns = ( 33.018 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.711    33.018    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.890 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.956    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.381 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.657    38.038    computer/cpu1/u0/internalRam1DataOut[3]
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    38.162 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.732    38.894    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.124    39.018 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.415    39.433    computer/cpu1/u0/dataOut_reg[7][3]
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    39.557 r  computer/cpu1/u0/IR[3]_i_1/O
                         net (fo=1, routed)           0.568    40.125    computer/cpu1/u0/IR[3]_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/u0/vga_clk
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X15Y30         FDCE (Setup_fdce_C_D)       -0.081    42.123    computer/cpu1/u0/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         42.123    
                         arrival time                         -40.125    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.962ns  (logic 3.545ns (50.918%)  route 3.417ns (49.082%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 42.675 - 39.999 ) 
    Source Clock Delay      (SCD):    3.019ns = ( 33.018 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.711    33.018    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.890 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.956    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.381 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.657    38.038    computer/cpu1/u0/internalRam1DataOut[3]
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    38.162 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.732    38.894    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.124    39.018 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.963    39.981    computer/cpu1/cpuDataIn[3]
    SLICE_X15Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.484    42.675    computer/cpu1/vga_clk
    SLICE_X15Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/C
                         clock pessimism             -0.055    42.620    
                         clock uncertainty           -0.422    42.198    
    SLICE_X15Y25         FDCE (Setup_fdce_C_D)       -0.067    42.131    computer/cpu1/DI_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         42.131    
                         arrival time                         -39.981    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.942ns  (logic 3.669ns (52.855%)  route 3.273ns (47.145%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.022ns = ( 33.021 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.714    33.021    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y8          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.893 r  computer/ram1/mem_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.959    computer/ram1/mem_reg_0_4_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.384 r  computer/ram1/mem_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           1.863    38.247    computer/cpu1/u0/internalRam1DataOut[4]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.124    38.371 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.415    38.785    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.124    38.909 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.311    39.221    computer/cpu1/u0/dataOut_reg[7][4]
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.124    39.345 r  computer/cpu1/u0/IR[4]_i_1/O
                         net (fo=1, routed)           0.618    39.963    computer/cpu1/u0/IR[4]_i_1_n_0
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[4]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X14Y29         FDCE (Setup_fdce_C_D)       -0.047    42.157    computer/cpu1/u0/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         42.157    
                         arrival time                         -39.963    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_2/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.803ns  (logic 3.545ns (52.106%)  route 3.258ns (47.894%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 42.675 - 39.999 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 33.004 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.697    33.004    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.876 r  computer/ram1/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.942    computer/ram1/mem_reg_0_2_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.367 r  computer/ram1/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.601    37.968    computer/cpu1/u0/internalRam1DataOut[2]
    SLICE_X15Y31         LUT6 (Prop_lut6_I0_O)        0.124    38.092 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.560    38.652    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    38.776 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           1.032    39.808    computer/cpu1/cpuDataIn[2]
    SLICE_X14Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.484    42.675    computer/cpu1/vga_clk
    SLICE_X14Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[2]/C
                         clock pessimism             -0.055    42.620    
                         clock uncertainty           -0.422    42.198    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)       -0.081    42.117    computer/cpu1/DI_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         42.117    
                         arrival time                         -39.808    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_2/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.794ns  (logic 3.669ns (54.004%)  route 3.125ns (45.996%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.005ns = ( 33.004 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.697    33.004    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_2/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.876 r  computer/ram1/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.942    computer/ram1/mem_reg_0_2_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.367 r  computer/ram1/mem_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           1.601    37.968    computer/cpu1/u0/internalRam1DataOut[2]
    SLICE_X15Y31         LUT6 (Prop_lut6_I0_O)        0.124    38.092 f  computer/cpu1/u0/DI_Reg[2]_i_2/O
                         net (fo=1, routed)           0.560    38.652    computer/cpu1/u0/DI_Reg[2]_i_2_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I2_O)        0.124    38.776 r  computer/cpu1/u0/DI_Reg[2]_i_1/O
                         net (fo=2, routed)           0.567    39.343    computer/cpu1/u0/dataOut_reg[7][2]
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124    39.467 r  computer/cpu1/u0/IR[2]_i_1/O
                         net (fo=1, routed)           0.332    39.798    computer/cpu1/u0/IR[2]_i_1_n_0
    SLICE_X14Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/u0/vga_clk
    SLICE_X14Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[2]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X14Y30         FDCE (Setup_fdce_C_D)       -0.081    42.123    computer/cpu1/u0/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         42.123    
                         arrival time                         -39.798    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.578ns  (logic 3.669ns (55.779%)  route 2.909ns (44.221%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 33.012 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.705    33.012    computer/ram1/mem_reg_0_0_0
    RAMB36_X0Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.884 r  computer/ram1/mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.950    computer/ram1/mem_reg_0_0_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.375 r  computer/ram1/mem_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.387    37.761    computer/cpu1/u0/internalRam1DataOut[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    37.885 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.558    38.444    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    38.568 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.161    38.728    computer/cpu1/u0/dataOut_reg[7][0]
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    38.852 r  computer/cpu1/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.738    39.590    computer/cpu1/u0/IR[0]_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/u0/vga_clk
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X15Y30         FDCE (Setup_fdce_C_D)       -0.067    42.137    computer/cpu1/u0/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         42.137    
                         arrival time                         -39.590    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.587ns  (logic 3.669ns (55.697%)  route 2.918ns (44.303%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 33.005 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.698    33.005    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.877 r  computer/ram1/mem_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.943    computer/ram1/mem_reg_0_5_n_1
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.368 r  computer/ram1/mem_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           1.436    37.803    computer/cpu1/u0/internalRam1DataOut[5]
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.124    37.927 r  computer/cpu1/u0/DI_Reg[5]_i_2/O
                         net (fo=1, routed)           0.444    38.371    computer/cpu1/u0/DI_Reg[5]_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I3_O)        0.124    38.495 r  computer/cpu1/u0/DI_Reg[5]_i_1/O
                         net (fo=2, routed)           0.453    38.949    computer/cpu1/u0/dataOut_reg[7][5]
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.124    39.073 r  computer/cpu1/u0/IR[5]_i_1/O
                         net (fo=1, routed)           0.520    39.593    computer/cpu1/u0/IR[5]_i_1_n_0
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[5]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X14Y29         FDCE (Setup_fdce_C_D)       -0.062    42.142    computer/cpu1/u0/IR_reg[5]
  -------------------------------------------------------------------
                         required time                         42.142    
                         arrival time                         -39.593    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.553ns  (logic 3.669ns (55.990%)  route 2.884ns (44.010%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 33.014 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.707    33.014    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.886 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.952    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.377 r  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.297    37.674    computer/cpu1/u0/internalRam1DataOut[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    37.798 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.459    38.257    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.124    38.381 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.445    38.825    computer/cpu1/u0/dataOut_reg[7][1]
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.124    38.949 r  computer/cpu1/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.618    39.567    computer/cpu1/u0/IR[1]_i_1_n_0
    SLICE_X14Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/u0/vga_clk
    SLICE_X14Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X14Y30         FDCE (Setup_fdce_C_D)       -0.067    42.137    computer/cpu1/u0/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         42.137    
                         arrival time                         -39.567    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.492ns  (logic 3.545ns (54.610%)  route 2.947ns (45.390%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 42.681 - 39.999 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 33.012 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.705    33.012    computer/ram1/mem_reg_0_0_0
    RAMB36_X0Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.884 r  computer/ram1/mem_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.950    computer/ram1/mem_reg_0_0_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.375 r  computer/ram1/mem_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.387    37.761    computer/cpu1/u0/internalRam1DataOut[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    37.885 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.558    38.444    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    38.568 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.936    39.504    computer/cpu1/cpuDataIn[0]
    SLICE_X15Y29         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.490    42.681    computer/cpu1/vga_clk
    SLICE_X15Y29         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/C
                         clock pessimism             -0.055    42.626    
                         clock uncertainty           -0.422    42.204    
    SLICE_X15Y29         FDCE (Setup_fdce_C_D)       -0.067    42.137    computer/cpu1/DI_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         42.137    
                         arrival time                         -39.504    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@39.999ns - eth_clk_wiz_0 fall@29.999ns)
  Data Path Delay:        6.460ns  (logic 3.545ns (54.873%)  route 2.915ns (45.127%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 42.675 - 39.999 ) 
    Source Clock Delay      (SCD):    3.015ns = ( 33.014 - 29.999 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     29.999    29.999 f  
    PS7_X0Y0             PS7                          0.000    29.999 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207    31.206    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.307 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677    32.984    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.446 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.206    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.307 f  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.707    33.014    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y3          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    35.886 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    35.952    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.377 r  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           1.297    37.674    computer/cpu1/u0/internalRam1DataOut[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I0_O)        0.124    37.798 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.459    38.257    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.124    38.381 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           1.094    39.475    computer/cpu1/cpuDataIn[1]
    SLICE_X14Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     39.999    39.999 r  
    PS7_X0Y0             PS7                          0.000    39.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    41.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    42.678    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    39.501 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    41.100    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    41.191 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         1.484    42.675    computer/cpu1/vga_clk
    SLICE_X14Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[1]/C
                         clock pessimism             -0.055    42.620    
                         clock uncertainty           -0.422    42.198    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)       -0.067    42.131    computer/cpu1/DI_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         42.131    
                         arrival time                         -39.475    
  -------------------------------------------------------------------
                         slack                                  2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.345ns (35.594%)  route 0.624ns (64.406%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.551     0.892    computer/sd1/eth_clk
    SLICE_X21Y29         FDRE                                         r  computer/sd1/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  computer/sd1/dout_reg[4]/Q
                         net (fo=1, routed)           0.087     1.120    computer/cpu1/u0/dout[4]
    SLICE_X20Y29         LUT5 (Prop_lut5_I2_O)        0.048     1.168 f  computer/cpu1/u0/DI_Reg[4]_i_3/O
                         net (fo=1, routed)           0.268     1.436    computer/cpu1/u0/DI_Reg[4]_i_3_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I1_O)        0.111     1.547 r  computer/cpu1/u0/DI_Reg[4]_i_2/O
                         net (fo=1, routed)           0.144     1.691    computer/cpu1/u0/DI_Reg[4]_i_2_n_0
    SLICE_X15Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.736 r  computer/cpu1/u0/DI_Reg[4]_i_1/O
                         net (fo=2, routed)           0.125     1.861    computer/cpu1/cpuDataIn[4]
    SLICE_X15Y29         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.820     1.190    computer/cpu1/vga_clk
    SLICE_X15Y29         FDCE                                         r  computer/cpu1/DI_Reg_reg[4]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X15Y29         FDCE (Hold_fdce_C_D)         0.066     1.698    computer/cpu1/DI_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.321ns (30.232%)  route 0.741ns (69.768%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X19Y28         FDRE                                         r  computer/sd1/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/sd1/dout_reg[7]/Q
                         net (fo=1, routed)           0.257     1.291    computer/sd1/dout[7]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.336 f  computer/sd1/DI_Reg[7]_i_7/O
                         net (fo=1, routed)           0.176     1.512    computer/cpu1/u0/DI_Reg_reg[7]_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.557 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.139     1.696    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.169     1.910    computer/cpu1/u0/dataOut_reg[7][7]
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.955 r  computer/cpu1/u0/IR[7]_i_2/O
                         net (fo=1, routed)           0.000     1.955    computer/cpu1/u0/IR[7]_i_2_n_0
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.820     1.190    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[7]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.091     1.723    computer/cpu1/u0/IR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.276ns (26.674%)  route 0.759ns (73.326%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X19Y28         FDRE                                         r  computer/sd1/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/sd1/dout_reg[7]/Q
                         net (fo=1, routed)           0.257     1.291    computer/sd1/dout[7]
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.336 f  computer/sd1/DI_Reg[7]_i_7/O
                         net (fo=1, routed)           0.176     1.512    computer/cpu1/u0/DI_Reg_reg[7]_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.557 r  computer/cpu1/u0/DI_Reg[7]_i_5/O
                         net (fo=1, routed)           0.139     1.696    computer/cpu1/u0/DI_Reg[7]_i_5_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  computer/cpu1/u0/DI_Reg[7]_i_2/O
                         net (fo=2, routed)           0.187     1.928    computer/cpu1/cpuDataIn[7]
    SLICE_X15Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815     1.185    computer/cpu1/vga_clk
    SLICE_X15Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[7]/C
                         clock pessimism              0.020     1.205    
                         clock uncertainty            0.422     1.627    
    SLICE_X15Y25         FDCE (Hold_fdce_C_D)         0.066     1.693    computer/cpu1/DI_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.321ns (29.741%)  route 0.758ns (70.259%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X19Y28         FDRE                                         r  computer/sd1/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/sd1/dout_reg[6]/Q
                         net (fo=1, routed)           0.330     1.365    computer/cpu1/u0/dout[6]
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.410 f  computer/cpu1/u0/DI_Reg[6]_i_3/O
                         net (fo=1, routed)           0.096     1.506    computer/cpu1/u0/DI_Reg[6]_i_3_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.551 r  computer/cpu1/u0/DI_Reg[6]_i_2/O
                         net (fo=1, routed)           0.164     1.714    computer/cpu1/u0/DI_Reg[6]_i_2_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  computer/cpu1/u0/DI_Reg[6]_i_1/O
                         net (fo=2, routed)           0.169     1.928    computer/cpu1/u0/dataOut_reg[7][6]
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.973 r  computer/cpu1/u0/IR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.973    computer/cpu1/u0/IR[6]_i_1_n_0
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.820     1.190    computer/cpu1/u0/vga_clk
    SLICE_X14Y29         FDCE                                         r  computer/cpu1/u0/IR_reg[6]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.092     1.724    computer/cpu1/u0/IR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.276ns (25.641%)  route 0.800ns (74.359%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     0.896    computer/sd1/eth_clk
    SLICE_X19Y31         FDRE                                         r  computer/sd1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  computer/sd1/dout_reg[1]/Q
                         net (fo=1, routed)           0.275     1.313    computer/cpu1/u0/dout[1]
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.358 f  computer/cpu1/u0/DI_Reg[1]_i_2/O
                         net (fo=1, routed)           0.151     1.508    computer/cpu1/u0/DI_Reg[1]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.553 r  computer/cpu1/u0/DI_Reg[1]_i_1/O
                         net (fo=2, routed)           0.171     1.724    computer/cpu1/u0/dataOut_reg[7][1]
    SLICE_X14Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  computer/cpu1/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.204     1.973    computer/cpu1/u0/IR[1]_i_1_n_0
    SLICE_X14Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.821     1.191    computer/cpu1/u0/vga_clk
    SLICE_X14Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[1]/C
                         clock pessimism              0.020     1.211    
                         clock uncertainty            0.422     1.633    
    SLICE_X14Y30         FDCE (Hold_fdce_C_D)         0.070     1.703    computer/cpu1/u0/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.276ns (25.011%)  route 0.828ns (74.989%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     0.896    computer/sd1/eth_clk
    SLICE_X19Y31         FDRE                                         r  computer/sd1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  computer/sd1/dout_reg[3]/Q
                         net (fo=1, routed)           0.219     1.257    computer/cpu1/u0/dout[3]
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.302 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.284     1.586    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.631 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.148     1.779    computer/cpu1/u0/dataOut_reg[7][3]
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  computer/cpu1/u0/IR[3]_i_1/O
                         net (fo=1, routed)           0.176     2.000    computer/cpu1/u0/IR[3]_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.821     1.191    computer/cpu1/u0/vga_clk
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[3]/C
                         clock pessimism              0.020     1.211    
                         clock uncertainty            0.422     1.633    
    SLICE_X15Y30         FDCE (Hold_fdce_C_D)         0.066     1.699    computer/cpu1/u0/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.276ns (24.929%)  route 0.831ns (75.071%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.553     0.894    computer/sd1/eth_clk
    SLICE_X19Y28         FDRE                                         r  computer/sd1/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  computer/sd1/dout_reg[6]/Q
                         net (fo=1, routed)           0.330     1.365    computer/cpu1/u0/dout[6]
    SLICE_X18Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.410 f  computer/cpu1/u0/DI_Reg[6]_i_3/O
                         net (fo=1, routed)           0.096     1.506    computer/cpu1/u0/DI_Reg[6]_i_3_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.551 r  computer/cpu1/u0/DI_Reg[6]_i_2/O
                         net (fo=1, routed)           0.164     1.714    computer/cpu1/u0/DI_Reg[6]_i_2_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  computer/cpu1/u0/DI_Reg[6]_i_1/O
                         net (fo=2, routed)           0.241     2.001    computer/cpu1/cpuDataIn[6]
    SLICE_X14Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815     1.185    computer/cpu1/vga_clk
    SLICE_X14Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[6]/C
                         clock pessimism              0.020     1.205    
                         clock uncertainty            0.422     1.627    
    SLICE_X14Y25         FDCE (Hold_fdce_C_D)         0.072     1.699    computer/cpu1/DI_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.254ns (21.838%)  route 0.909ns (78.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.554     0.895    computer/sd1/eth_clk
    SLICE_X16Y29         FDRE                                         r  computer/sd1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  computer/sd1/dout_reg[0]/Q
                         net (fo=1, routed)           0.365     1.423    computer/cpu1/u0/dout[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.192     1.660    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.705 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.352     2.058    computer/cpu1/cpuDataIn[0]
    SLICE_X15Y29         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.820     1.190    computer/cpu1/vga_clk
    SLICE_X15Y29         FDCE                                         r  computer/cpu1/DI_Reg_reg[0]/C
                         clock pessimism              0.020     1.210    
                         clock uncertainty            0.422     1.632    
    SLICE_X15Y29         FDCE (Hold_fdce_C_D)         0.070     1.702    computer/cpu1/DI_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/u0/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.299ns (25.569%)  route 0.870ns (74.431%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.554     0.895    computer/sd1/eth_clk
    SLICE_X16Y29         FDRE                                         r  computer/sd1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  computer/sd1/dout_reg[0]/Q
                         net (fo=1, routed)           0.365     1.423    computer/cpu1/u0/dout[0]
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.468 f  computer/cpu1/u0/DI_Reg[0]_i_2/O
                         net (fo=1, routed)           0.192     1.660    computer/cpu1/u0/DI_Reg[0]_i_2_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.705 r  computer/cpu1/u0/DI_Reg[0]_i_1/O
                         net (fo=2, routed)           0.061     1.766    computer/cpu1/u0/dataOut_reg[7][0]
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  computer/cpu1/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.253     2.064    computer/cpu1/u0/IR[0]_i_1_n_0
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.821     1.191    computer/cpu1/u0/vga_clk
    SLICE_X15Y30         FDCE                                         r  computer/cpu1/u0/IR_reg[0]/C
                         clock pessimism              0.020     1.211    
                         clock uncertainty            0.422     1.633    
    SLICE_X15Y30         FDCE (Hold_fdce_C_D)         0.070     1.703    computer/cpu1/u0/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 computer/sd1/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/cpu1/DI_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@19.999ns period=39.999ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.231ns (19.780%)  route 0.937ns (80.220%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.556     0.896    computer/sd1/eth_clk
    SLICE_X19Y31         FDRE                                         r  computer/sd1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  computer/sd1/dout_reg[3]/Q
                         net (fo=1, routed)           0.219     1.257    computer/cpu1/u0/dout[3]
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.302 f  computer/cpu1/u0/DI_Reg[3]_i_2/O
                         net (fo=1, routed)           0.284     1.586    computer/cpu1/u0/DI_Reg[3]_i_2_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.631 r  computer/cpu1/u0/DI_Reg[3]_i_1/O
                         net (fo=2, routed)           0.434     2.064    computer/cpu1/cpuDataIn[3]
    SLICE_X15Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout2_buf/O
                         net (fo=358, routed)         0.815     1.185    computer/cpu1/vga_clk
    SLICE_X15Y25         FDCE                                         r  computer/cpu1/DI_Reg_reg[3]/C
                         clock pessimism              0.020     1.205    
                         clock uncertainty            0.422     1.627    
    SLICE_X15Y25         FDCE (Hold_fdce_C_D)         0.070     1.697    computer/cpu1/DI_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.353ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[5]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.671ns (24.122%)  route 2.111ns (75.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.094     5.750    computer/sd1/led_on_count0
    SLICE_X19Y33         FDCE                                         f  computer/sd1/led_on_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X19Y33         FDCE                                         r  computer/sd1/led_on_count_reg[5]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X19Y33         FDCE (Recov_fdce_C_CLR)     -0.612    22.102    computer/sd1/led_on_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 16.353    

Slack (MET) :             16.353ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[6]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.671ns (24.122%)  route 2.111ns (75.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.094     5.750    computer/sd1/led_on_count0
    SLICE_X19Y33         FDCE                                         f  computer/sd1/led_on_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X19Y33         FDCE                                         r  computer/sd1/led_on_count_reg[6]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X19Y33         FDCE (Recov_fdce_C_CLR)     -0.612    22.102    computer/sd1/led_on_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 16.353    

Slack (MET) :             16.353ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[7]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.671ns (24.122%)  route 2.111ns (75.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.094     5.750    computer/sd1/led_on_count0
    SLICE_X19Y33         FDCE                                         f  computer/sd1/led_on_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X19Y33         FDCE                                         r  computer/sd1/led_on_count_reg[7]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X19Y33         FDCE (Recov_fdce_C_CLR)     -0.612    22.102    computer/sd1/led_on_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 16.353    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[12]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.671ns (24.200%)  route 2.102ns (75.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.085     5.741    computer/sd1/led_on_count0
    SLICE_X19Y35         FDCE                                         f  computer/sd1/led_on_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.495    22.687    computer/sd1/eth_clk
    SLICE_X19Y35         FDCE                                         r  computer/sd1/led_on_count_reg[12]/C
                         clock pessimism              0.231    22.917    
                         clock uncertainty           -0.201    22.716    
    SLICE_X19Y35         FDCE (Recov_fdce_C_CLR)     -0.612    22.104    computer/sd1/led_on_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.104    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.399ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[4]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.671ns (24.122%)  route 2.111ns (75.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.094     5.750    computer/sd1/led_on_count0
    SLICE_X19Y33         FDPE                                         f  computer/sd1/led_on_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X19Y33         FDPE                                         r  computer/sd1/led_on_count_reg[4]/C
                         clock pessimism              0.231    22.915    
                         clock uncertainty           -0.201    22.714    
    SLICE_X19Y33         FDPE (Recov_fdpe_C_PRE)     -0.566    22.148    computer/sd1/led_on_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 16.399    

Slack (MET) :             16.410ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[13]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.671ns (24.200%)  route 2.102ns (75.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          1.085     5.741    computer/sd1/led_on_count0
    SLICE_X19Y35         FDPE                                         f  computer/sd1/led_on_count_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.495    22.687    computer/sd1/eth_clk
    SLICE_X19Y35         FDPE                                         r  computer/sd1/led_on_count_reg[13]/C
                         clock pessimism              0.231    22.917    
                         clock uncertainty           -0.201    22.716    
    SLICE_X19Y35         FDPE (Recov_fdpe_C_PRE)     -0.566    22.150    computer/sd1/led_on_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 16.410    

Slack (MET) :             16.514ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[11]/CLR
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.671ns (25.599%)  route 1.950ns (74.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.933     5.589    computer/sd1/led_on_count0
    SLICE_X19Y34         FDCE                                         f  computer/sd1/led_on_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.494    22.686    computer/sd1/eth_clk
    SLICE_X19Y34         FDCE                                         r  computer/sd1/led_on_count_reg[11]/C
                         clock pessimism              0.231    22.916    
                         clock uncertainty           -0.201    22.715    
    SLICE_X19Y34         FDCE (Recov_fdce_C_CLR)     -0.612    22.103    computer/sd1/led_on_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 16.514    

Slack (MET) :             16.552ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/driveLED_reg/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.671ns (25.218%)  route 1.990ns (74.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.973     5.629    computer/sd1/led_on_count0
    SLICE_X20Y34         FDPE                                         f  computer/sd1/driveLED_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.493    22.685    computer/sd1/eth_clk
    SLICE_X20Y34         FDPE                                         r  computer/sd1/driveLED_reg/C
                         clock pessimism              0.265    22.949    
                         clock uncertainty           -0.201    22.748    
    SLICE_X20Y34         FDPE (Recov_fdpe_C_PRE)     -0.568    22.180    computer/sd1/driveLED_reg
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 16.552    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[10]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.671ns (25.599%)  route 1.950ns (74.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.933     5.589    computer/sd1/led_on_count0
    SLICE_X19Y34         FDPE                                         f  computer/sd1/led_on_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.494    22.686    computer/sd1/eth_clk
    SLICE_X19Y34         FDPE                                         r  computer/sd1/led_on_count_reg[10]/C
                         clock pessimism              0.231    22.916    
                         clock uncertainty           -0.201    22.715    
    SLICE_X19Y34         FDPE (Recov_fdpe_C_PRE)     -0.566    22.149    computer/sd1/led_on_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 16.560    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 computer/sd1/init_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[8]/PRE
                            (recovery check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (eth_clk_wiz_0 rise@19.999ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.671ns (25.599%)  route 1.950ns (74.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 19.999 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.677     2.985    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.660     2.968    computer/sd1/eth_clk
    SLICE_X20Y29         FDRE                                         r  computer/sd1/init_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  computer/sd1/init_busy_reg/Q
                         net (fo=4, routed)           1.017     4.503    computer/sd1/init_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I0_O)        0.153     4.656 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.933     5.589    computer/sd1/led_on_count0
    SLICE_X19Y34         FDPE                                         f  computer/sd1/led_on_count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     19.999    19.999 r  
    PS7_X0Y0             PS7                          0.000    19.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           1.487    22.679    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.501 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.100    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.191 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         1.494    22.686    computer/sd1/eth_clk
    SLICE_X19Y34         FDPE                                         r  computer/sd1/led_on_count_reg[8]/C
                         clock pessimism              0.231    22.916    
                         clock uncertainty           -0.201    22.715    
    SLICE_X19Y34         FDPE (Recov_fdpe_C_PRE)     -0.566    22.149    computer/sd1/led_on_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 16.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[0]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.276%)  route 0.586ns (73.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.290     1.688    computer/sd1/led_on_count0
    SLICE_X19Y32         FDCE                                         f  computer/sd1/led_on_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X19Y32         FDCE                                         r  computer/sd1/led_on_count_reg[0]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X19Y32         FDCE (Remov_fdce_C_CLR)     -0.160     0.771    computer/sd1/led_on_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[1]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.276%)  route 0.586ns (73.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.290     1.688    computer/sd1/led_on_count0
    SLICE_X19Y32         FDCE                                         f  computer/sd1/led_on_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X19Y32         FDCE                                         r  computer/sd1/led_on_count_reg[1]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X19Y32         FDCE (Remov_fdce_C_CLR)     -0.160     0.771    computer/sd1/led_on_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[2]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.276%)  route 0.586ns (73.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.290     1.688    computer/sd1/led_on_count0
    SLICE_X19Y32         FDCE                                         f  computer/sd1/led_on_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X19Y32         FDCE                                         r  computer/sd1/led_on_count_reg[2]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X19Y32         FDCE (Remov_fdce_C_CLR)     -0.160     0.771    computer/sd1/led_on_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[3]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.209ns (26.276%)  route 0.586ns (73.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.290     1.688    computer/sd1/led_on_count0
    SLICE_X19Y32         FDCE                                         f  computer/sd1/led_on_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.823     1.193    computer/sd1/eth_clk
    SLICE_X19Y32         FDCE                                         r  computer/sd1/led_on_count_reg[3]/C
                         clock pessimism             -0.262     0.931    
    SLICE_X19Y32         FDCE (Remov_fdce_C_CLR)     -0.160     0.771    computer/sd1/led_on_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/driveLED_reg/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.528%)  route 0.643ns (75.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.347     1.745    computer/sd1/led_on_count0
    SLICE_X20Y34         FDPE                                         f  computer/sd1/driveLED_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.824     1.194    computer/sd1/eth_clk
    SLICE_X20Y34         FDPE                                         r  computer/sd1/driveLED_reg/C
                         clock pessimism             -0.283     0.911    
    SLICE_X20Y34         FDPE (Remov_fdpe_C_PRE)     -0.139     0.772    computer/sd1/driveLED_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[11]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.348     1.746    computer/sd1/led_on_count0
    SLICE_X19Y34         FDCE                                         f  computer/sd1/led_on_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X19Y34         FDCE                                         r  computer/sd1/led_on_count_reg[11]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X19Y34         FDCE (Remov_fdce_C_CLR)     -0.160     0.772    computer/sd1/led_on_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[10]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.348     1.746    computer/sd1/led_on_count0
    SLICE_X19Y34         FDPE                                         f  computer/sd1/led_on_count_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X19Y34         FDPE                                         r  computer/sd1/led_on_count_reg[10]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X19Y34         FDPE (Remov_fdpe_C_PRE)     -0.163     0.770    computer/sd1/led_on_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[8]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.348     1.746    computer/sd1/led_on_count0
    SLICE_X19Y34         FDPE                                         f  computer/sd1/led_on_count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X19Y34         FDPE                                         r  computer/sd1/led_on_count_reg[8]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X19Y34         FDPE (Remov_fdpe_C_PRE)     -0.163     0.770    computer/sd1/led_on_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[9]/PRE
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.348     1.746    computer/sd1/led_on_count0
    SLICE_X19Y34         FDPE                                         f  computer/sd1/led_on_count_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.825     1.195    computer/sd1/eth_clk
    SLICE_X19Y34         FDPE                                         r  computer/sd1/led_on_count_reg[9]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X19Y34         FDPE (Remov_fdpe_C_PRE)     -0.163     0.770    computer/sd1/led_on_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 computer/sd1/block_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            computer/sd1/led_on_count_reg[12]/CLR
                            (removal check against rising-edge clock eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - eth_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.743%)  route 0.710ns (77.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.546     0.887    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.552     0.893    computer/sd1/eth_clk
    SLICE_X20Y30         FDRE                                         r  computer/sd1/block_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  computer/sd1/block_busy_reg/Q
                         net (fo=3, routed)           0.296     1.353    computer/sd1/block_busy_reg_0
    SLICE_X20Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.398 f  computer/sd1/driveLED_i_2/O
                         net (fo=15, routed)          0.414     1.811    computer/sd1/led_on_count0
    SLICE_X19Y35         FDCE                                         f  computer/sd1/led_on_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2, routed)           0.812     1.182    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  clk_inst/clkout1_buf/O
                         net (fo=539, routed)         0.826     1.196    computer/sd1/eth_clk
    SLICE_X19Y35         FDCE                                         r  computer/sd1/led_on_count_reg[12]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X19Y35         FDCE (Remov_fdce_C_CLR)     -0.160     0.773    computer/sd1/led_on_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.038    





