Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jan 27 03:45:01 2022
| Host         : LAPTOP-67MV0354 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fir_filter_control_sets_placed.rpt
| Design       : fir_filter
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              73 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | r_out_ready_next      | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG |                       | reset_IBUF       |                2 |              3 |
|  clk_IBUF_BUFG | R0_next               | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | R1_next               | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | R2_next               | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | r_out_next            | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | sample_in_enable_IBUF | reset_IBUF       |               18 |             40 |
+----------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 8      |                     4 |
| 16+    |                     1 |
+--------+-----------------------+


