

================================================================
== Vitis HLS Report for 'expandKey'
================================================================
* Date:           Wed Apr 17 16:02:25 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44  |expandKey_Pipeline_VITIS_LOOP_227_1  |       18|       34|  0.180 us|  0.340 us|   18|   34|       no|
        |grp_expandKey_Pipeline_expandKeyLoop_fu_56     |expandKey_Pipeline_expandKeyLoop     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     477|    854|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     484|    954|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44  |expandKey_Pipeline_VITIS_LOOP_227_1  |        0|   0|   15|   74|    0|
    |grp_expandKey_Pipeline_expandKeyLoop_fu_56     |expandKey_Pipeline_expandKeyLoop     |        2|   0|  462|  780|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        2|   0|  477|  854|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |cmp17_fu_70_p2  |      icmp|   0|  0|  10|           6|           7|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  10|           6|           7|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |expandedKey_address0  |  14|          3|    8|         24|
    |expandedKey_ce0       |  14|          3|    1|          3|
    |expandedKey_ce1       |   9|          2|    1|          2|
    |expandedKey_d0        |  14|          3|    8|         24|
    |expandedKey_we0       |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  90|         19|   20|         61|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |cmp17_reg_93                                                |  1|   0|    1|          0|
    |grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg     |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  7|   0|    7|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        expandKey|  return value|
|expandedKey_address0   |  out|    8|   ap_memory|      expandedKey|         array|
|expandedKey_ce0        |  out|    1|   ap_memory|      expandedKey|         array|
|expandedKey_we0        |  out|    1|   ap_memory|      expandedKey|         array|
|expandedKey_d0         |  out|    8|   ap_memory|      expandedKey|         array|
|expandedKey_q0         |   in|    8|   ap_memory|      expandedKey|         array|
|expandedKey_address1   |  out|    8|   ap_memory|      expandedKey|         array|
|expandedKey_ce1        |  out|    1|   ap_memory|      expandedKey|         array|
|expandedKey_q1         |   in|    8|   ap_memory|      expandedKey|         array|
|key_array128_address0  |  out|   11|   ap_memory|     key_array128|         array|
|key_array128_ce0       |  out|    1|   ap_memory|     key_array128|         array|
|key_array128_q0        |   in|    8|   ap_memory|     key_array128|         array|
|key                    |   in|   11|     ap_none|              key|        scalar|
|size                   |   in|    6|     ap_none|             size|        scalar|
|expandedKeySize        |   in|    8|     ap_none|  expandedKeySize|        scalar|
+-----------------------+-----+-----+------------+-----------------+--------------+

