#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 14:54:17 2020
# Process ID: 7436
# Current directory: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21020 C:\Users\17319\Desktop\YYL\Gyro_Demo_Verilog\Gyro_Demo_Verilog.xpr
# Log file: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/vivado.log
# Journal file: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro2ram.v C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/qspi_slave.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files -ipstatic_source_dir C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/modelsim} {questa=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/questa} {riviera=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/riviera} {activehdl=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
