<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-details-file>
<register-details-file xmlns="http://www.freescale.com/schema/ddd/1.0/detail" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/detail RegisterDetails.xsd">

<register-details>
  <name>DCRDR</name>
  <bitrange>31:0</bitrange>
  <description>Debug Core Register Data Register</description>
  <bitfields>
    <bitfield>
      <name>DBGTMP</name>
      <bitrange>31:0</bitrange>
      <format>binary</format>
      <access>readwrite</access>
      <description>DBGTMP bits. Data temporary cache, for reading and writing the ARM core registers, special-purpose registers, and Floating-point extension registers.&#10;The value of this register is UNKNOWN:&#10;- on reset&#10;- if the processor is in Debug state, the debugger has written to DCRSR since entering Debug state and DHCSR.S_REGRDY is set to 0.</description>
    </bitfield>
  </bitfields>
</register-details>

</register-details-file>
