
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.531420                       # Number of seconds simulated
sim_ticks                                531419515500                       # Number of ticks simulated
final_tick                               1163983584500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110880                       # Simulator instruction rate (inst/s)
host_op_rate                                   119380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29462006                       # Simulator tick rate (ticks/s)
host_mem_usage                                6593092                       # Number of bytes of host memory used
host_seconds                                 18037.45                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2153311332                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42354496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42372096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42324160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42324160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       661789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              662064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        661315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             661315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        33119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     79700679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79733797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        33119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            33119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79643594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79643594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79643594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        33119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     79700679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            159377391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      662064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     661315                       # Number of write requests accepted
system.mem_ctrls.readBursts                    662064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   661315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               42372096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42322496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42372096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42324160                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39149                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  531373693500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                662064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               661315                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  307208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  47944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    767.529629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   620.307710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.574206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7369      6.68%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6304      5.71%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4923      4.46%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7104      6.44%     23.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9731      8.82%     32.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4867      4.41%     36.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3127      2.83%     39.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4978      4.51%     43.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61944     56.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110347                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.039660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.023422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.936869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3546      8.59%      8.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37705     91.35%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            18      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41276                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.218609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40863     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.08%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              322      0.78%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41276                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18321030250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30734730250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3310320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27672.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46422.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        79.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   605619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  607387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     401527.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                395413200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                210167100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2362454640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1725528420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4145746800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5483619450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            327361440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7149052860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4966962240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     118423001055                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           145189463835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            273.210636                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         517959901750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    468683250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1762904000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 489928623500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12934813750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10646765750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  15677725250                       # Time in different power states
system.mem_ctrls_1.actEnergy                392464380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                208599765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2364682320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1726400160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3977335440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5451016590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            325917120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6963653520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4700031840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     118632665190                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           144743173935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            272.370829                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         518585688750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    436639750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1690896000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 491105023000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  12239641250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10676197500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15271118000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   464                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2070977                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           305744269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2072001                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.559904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.526818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1017.473182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.006374                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.993626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         620070343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        620070343                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    192903878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       192903878                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    106218089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106218089                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       774508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        774508                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122427                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       122535                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       122535                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    299121967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        299121967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    299896475                       # number of overall hits
system.cpu.dcache.overall_hits::total       299896475                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3725802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3725802                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5132187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5132187                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          149                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      8857989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8857989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      8858138                       # number of overall misses
system.cpu.dcache.overall_misses::total       8858138                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  52597611500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52597611500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 443182727262                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 443182727262                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2686000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2686000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 495780338762                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 495780338762                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 495780338762                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 495780338762                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    196629680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    196629680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       774657                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       774657                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    307979956                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    307979956                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    308754613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    308754613                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.018948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018948                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.046090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046090                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000192                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000192                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.028762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.028690                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028690                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 14117.124716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14117.124716                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 86353.581283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86353.581283                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 24870.370370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24870.370370                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 55969.852611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55969.852611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 55968.911160                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55968.911160                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       289469                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3456                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.758391                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       868598                       # number of writebacks
system.cpu.dcache.writebacks::total            868598                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2343544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2343544                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4443682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4443682                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6787226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6787226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6787226                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6787226                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1382258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1382258                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       688505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688505                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          114                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          114                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2070763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2070763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2070877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2070877                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19473048000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19473048000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60224213490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60224213490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      2563000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2563000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  79697261490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79697261490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  79699824490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79699824490                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000147                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006707                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14087.853353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14087.853353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87470.989303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87470.989303                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 22482.456140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22482.456140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23870.370370                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23870.370370                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 38486.906271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38486.906271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 38486.025240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38486.025240                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            430120                       # number of replacements
system.cpu.icache.tags.tagsinuse           409.315170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1186123419                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            430551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2754.896444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   271.920227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   137.394944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.531094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.268349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         699425908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        699425908                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    349049533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       349049533                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    349049533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        349049533                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    349049533                       # number of overall hits
system.cpu.icache.overall_hits::total       349049533                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       448336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        448336                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       448336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         448336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       448336                       # number of overall misses
system.cpu.icache.overall_misses::total        448336                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5770140499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5770140499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5770140499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5770140499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5770140499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5770140499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    349497869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    349497869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    349497869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    349497869                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    349497869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    349497869                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001283                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001283                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12870.125306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12870.125306                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12870.125306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12870.125306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12870.125306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12870.125306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1122                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   140.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       430120                       # number of writebacks
system.cpu.icache.writebacks::total            430120                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        18166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18166                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        18166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18166                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        18166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18166                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       430170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       430170                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       430170                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       430170                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       430170                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       430170                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   5197228499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5197228499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   5197228499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5197228499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   5197228499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5197228499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001231                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12081.801379                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12081.801379                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12081.801379                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12081.801379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12081.801379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12081.801379                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    662297                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     6980856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    695065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.043458                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       63.694631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         26.460240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4215.845673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    28.706729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28433.292727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.128657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.867715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31900                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34895193                       # Number of tag accesses
system.l2.tags.data_accesses                 34895193                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       868598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           868598                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       429951                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           429951                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        39012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39012                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       429886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             429886                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1370176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1370176                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        429886                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1409188                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1839074                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       429886                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1409188                       # number of overall hits
system.l2.overall_hits::total                 1839074                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       649485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              649485                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              276                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12304                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       661789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 662065                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          276                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       661789                       # number of overall misses
system.l2.overall_misses::total                662065                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  58774467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58774467000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     37802500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37802500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2200061500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2200061500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     37802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  60974528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61012331000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     37802500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  60974528500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61012331000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       868598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       868598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       429951                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       429951                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       688497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       430162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         430162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1382480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1382480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       430162                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2070977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2501139                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       430162                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2070977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2501139                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.943337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943337                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000642                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.008900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008900                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000642                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.319554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264705                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000642                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.319554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264705                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90493.955981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90493.955981                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 136965.579710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 136965.579710                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 178808.639467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 178808.639467                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 136965.579710                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92135.905100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92154.593582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 136965.579710                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92135.905100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92154.593582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               661315                       # number of writebacks
system.l2.writebacks::total                    661315                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       649485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         649485                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          275                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12304                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       661789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            662064                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       661789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           662064                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  52279617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52279617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     34981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2077021500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2077021500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     34981500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  54356638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54391620000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     34981500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  54356638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54391620000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.943337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.008900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.319554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.319554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264705                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80493.955981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80493.955981                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 127205.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 127205.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 168808.639467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 168808.639467                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 127205.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82135.905100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82154.625535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 127205.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82135.905100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82154.625535                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1324098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       662044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       661315                       # Transaction distribution
system.membus.trans_dist::CleanEvict              719                       # Transaction distribution
system.membus.trans_dist::ReadExReq            649485                       # Transaction distribution
system.membus.trans_dist::ReadExResp           649485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12579                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1986162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1986162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84696256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84696256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            662064                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  662064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              662064                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1984679000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1807793750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       189403698                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    148800226                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     20357971                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    138972031                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        79416182                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     57.145442                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        10505857                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       494129                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      4836945                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      4138148                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       698797                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       976867                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1163983584500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1062839031                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    367312286                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1324362486                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           189403698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     94060187                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             674912165                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        40728358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1308                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2327                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         349497870                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       7764507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1062592277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.333388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.314486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        457921173     43.09%     43.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        134509904     12.66%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        128145224     12.06%     67.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        342015976     32.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1062592277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.178205                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.246061                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        380503448                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      72578273                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         587100816                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2984803                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       19424931                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     75103506                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1070968                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1326183523                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      60873336                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       19424931                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        421193753                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10071585                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      4179945                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         549238619                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      58483438                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1263775729                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      29446132                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        163174                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3268                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        2277524                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       54948930                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          135                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1655115878                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6583762663                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1285140828                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    475002690                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1457566170                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        197549669                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       123725                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       123720                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5294602                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    225773811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    133754559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2977848                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       432458                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1207444375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       369458                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1173136853                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4783757                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    139048547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    303182709                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1389                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1062592277                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.104033                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.076178                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    400377158     37.68%     37.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    287817815     27.09%     64.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    260434065     24.51%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     95697611      9.01%     98.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15876199      1.49%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       581816      0.05%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1749818      0.16%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        17069      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        40726      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1062592277                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        81762637     49.67%     49.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         204283      0.12%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             140      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      2982412      1.81%     51.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     51.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         1335      0.00%     51.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        46695      0.03%     51.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     51.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       122527      0.07%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1784492      1.08%     52.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      6676996      4.06%     56.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       31739979     19.28%     76.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      39273776     23.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     719375771     61.32%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3664399      0.31%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            28      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     28387765      2.42%     64.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3779432      0.32%     64.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3878478      0.33%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      9472613      0.81%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     24129547      2.06%     67.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     29654653      2.53%     70.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    157868447     13.46%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    100949796      8.61%     92.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     63887652      5.45%     97.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     28088272      2.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1173136853                       # Type of FU issued
system.switch_cpus.iq.rate                   1.103777                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           164595272                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.140304                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3191631379                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1152499659                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    945876835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    386613630                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    194368872                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    184839104                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1138618166                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       199113959                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9424306                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30089124                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       301324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6287                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     20032646                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       237814                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3462                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       19424931                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         6139279                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2414594                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1238389482                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     225773811                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    133754559                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       123557                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2412937                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6287                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11724657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8188639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     19913296                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1138140730                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     209943984                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     34996120                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              30575649                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            331977866                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        144878334                       # Number of branches executed
system.switch_cpus.iew.exec_stores          122033882                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.070850                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1131234685                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1130715939                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         524149405                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         850559913                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.063864                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.616240                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    110204686                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       368069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     19418723                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1037030291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.059193                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.593465                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    538891397     51.96%     51.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    218322410     21.05%     73.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    151706916     14.63%     87.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     51384083      4.95%     92.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28944072      2.79%     95.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17447827      1.68%     97.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7845209      0.76%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7466726      0.72%     98.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     15021651      1.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1037030291                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1029650182                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1098415458                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              309406599                       # Number of memory references committed
system.switch_cpus.commit.loads             195684686                       # Number of loads committed
system.switch_cpus.commit.membars              245070                       # Number of memory barriers committed
system.switch_cpus.commit.branches          135810997                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          183435254                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         812828878                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7748818                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    689170295     62.74%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3537386      0.32%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           28      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     26698148      2.43%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3408874      0.31%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3874958      0.35%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      8957241      0.82%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23716994      2.16%     69.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     29644935      2.70%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    133080289     12.12%     83.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     85783332      7.81%     91.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     62604397      5.70%     97.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     27938581      2.54%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1098415458                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      15021651                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2230622739                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2442802357                       # The number of ROB writes
system.switch_cpus.timesIdled                  145496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  246754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1068765278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.062839                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.062839                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.940876                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.940876                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1138997342                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       541500509                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         462144450                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        299825938                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4001995550                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        599026379                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1717580812                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       87919576                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5002252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2501092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       723308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            267                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1163983584500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1812650                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1529913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       430120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1203361                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        430170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1382480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1290452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6212947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7503399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     55058048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    188132800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              243190848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          662305                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42324672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3163452                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.228729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2439882     77.13%     77.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 723568     22.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3163452                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3799844000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         645256996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3106469500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
