Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 11:57:38 PDT 2021
Options: 
Date:    Tue May 13 04:57:32 2025
Host:    ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB) (16075552KB)
PID:     26368
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 1477 days old.
@genus:root: 1> source ../../syn/Script_syn_mcs4_genus.tcl
Sourcing '../../syn/Script_syn_mcs4_genus.tcl' (Tue May 13 04:59:22 EDT 2025)...
#@ Begin verbose source ../../syn/Script_syn_mcs4_genus.tcl
@file(Script_syn_mcs4_genus.tcl) 8: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
@file(Script_syn_mcs4_genus.tcl) 13: puts "Hostname : [info hostname]"
Hostname : ip-10-16-10-154.rdius.us
@file(Script_syn_mcs4_genus.tcl) 20: set DESIGN mcs4
@file(Script_syn_mcs4_genus.tcl) 21: set Timing_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/
@file(Script_syn_mcs4_genus.tcl) 22: set LEF_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ 
@file(Script_syn_mcs4_genus.tcl) 24: set Liberty_List {slow_vdd1v0_basicCells.lib}
@file(Script_syn_mcs4_genus.tcl) 25: set LEF_List {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
@file(Script_syn_mcs4_genus.tcl) 27: set GEN_EFF medium
@file(Script_syn_mcs4_genus.tcl) 28: set MAP_OPT_EFF high
@file(Script_syn_mcs4_genus.tcl) 29: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(Script_syn_mcs4_genus.tcl) 30: set _OUTPUTS_PATH outputs_${DATE}
@file(Script_syn_mcs4_genus.tcl) 31: set _REPORTS_PATH reports_${DATE}
@file(Script_syn_mcs4_genus.tcl) 32: set _LOG_PATH logs_${DATE}
@file(Script_syn_mcs4_genus.tcl) 36: set RTL_FILE_LIST {mcs4.f}
@file(Script_syn_mcs4_genus.tcl) 37: set QRC_TECH_FILE {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@file(Script_syn_mcs4_genus.tcl) 41: set_db init_lib_search_path "$Timing_Libs_Path $LEF_Libs_Path"
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_syn_mcs4_genus.tcl) 42: set_db / .script_search_path {../../syn} 
  Setting attribute of root '/': 'script_search_path' = ../../syn
@file(Script_syn_mcs4_genus.tcl) 43: set_db / .init_hdl_search_path {../../rtl/verilog} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../../rtl/verilog
@file(Script_syn_mcs4_genus.tcl) 53: set_db / .information_level 11 
  Setting attribute of root '/': 'information_level' = 11
@file(Script_syn_mcs4_genus.tcl) 55: set_db hdl_track_filename_row_col true 
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(Script_syn_mcs4_genus.tcl) 57: set_db lp_power_unit mW 
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(Script_syn_mcs4_genus.tcl) 68: read_libs $Liberty_List

Threads Configured:3
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib, Line 67517)

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(Script_syn_mcs4_genus.tcl) 70: puts "Liberty libraries have been read, check warnings"
Liberty libraries have been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 74: read_physical -lef $LEF_List
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
@file(Script_syn_mcs4_genus.tcl) 76: puts "Abstract Physical libraries have been read, check warnings"
Abstract Physical libraries have been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 82: read_qrc $QRC_TECH_FILE

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(Script_syn_mcs4_genus.tcl) 84: puts "Parasitics library has been read, check warnings"
Parasitics library has been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 95: read_hdl -language v2001 -f ../../rtl/verilog/mcs4.f
            Reading Verilog file '../../rtl/verilog/./common/clockgen.v'
            Reading Verilog file '../../rtl/verilog/./common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./common/counter.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_generator.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_recovery.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001_rom.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002_ram.v'
            Reading Verilog file '../../rtl/verilog/./i4003/i4003.v'
            Reading Verilog file '../../rtl/verilog/./i4003/../common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./i4004/alu.v'
            Reading Verilog file '../../rtl/verilog/./i4004/i4004.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_decode.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_pointer.v'
            Reading Verilog file '../../rtl/verilog/./i4004/scratchpad.v'
            Reading Verilog file '../../rtl/verilog/./i4004/timing_io.v'
            Reading Verilog file '../../rtl/verilog/./mcs4.v'
@file(Script_syn_mcs4_genus.tcl) 100: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mcs4' from file '../../rtl/verilog/./mcs4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clockgen_SYSCLK_TCY50' from file '../../rtl/verilog/./common/clockgen.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 70 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 70 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 70 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 70 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_ROM_NUMBER0' from file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_recovery' from file '../../rtl/verilog/./common/timing_recovery.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
        : Verify that 'X' and 'Z' assignments in the HDL are as intended. If the HDL source line given for this assignment is not accurate, search backwards in the file for an explicit 'X' or 'Z' assignment that may have been propagated to the given location.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'n0135' in module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 202.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'io_out' in module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 214.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clear_pad' is not used in module 'i4001_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001.v' on line 42.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_rom_ROM_NUMBER0' from file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_array' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_ROM_NUMBER1' from file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'n0135' in module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 202.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'io_out' in module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 214.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clear_pad' is not used in module 'i4001_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001.v' on line 42.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_rom_ROM_NUMBER1' from file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_array' in module 'i4001_rom_ROM_NUMBER1' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 38.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 43 in the file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 43 in the file '../../rtl/verilog/./i4001/i4001_rom.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002' from file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a22' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'm11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002_ram_RAM_ARRAY_SIZE32' from file '../../rtl/verilog/./i4002/i4002_ram.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ram_array' in module 'i4002_ram_RAM_ARRAY_SIZE32' in file '../../rtl/verilog/./i4002/i4002_ram.v' on line 55.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 85 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 85 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 87 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 87 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 122 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 122 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 123 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 123 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 124 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 124 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 105 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 105 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 86 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 86 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 182 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 182 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4003' from file '../../rtl/verilog/./i4003/i4003.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 49 in the file '../../rtl/verilog/./i4003/i4003.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 49 in the file '../../rtl/verilog/./i4003/i4003.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4004' from file '../../rtl/verilog/./i4004/i4004.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_io' from file '../../rtl/verilog/./i4004/timing_io.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_generator' from file '../../rtl/verilog/./common/timing_generator.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_decode' from file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 156.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 138.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 159.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 148.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 158.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 151.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu' from file '../../rtl/verilog/./i4004/alu.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 111.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 105.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 112.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 106.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 113.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 107.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 114.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 108.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_pointer' from file '../../rtl/verilog/./i4004/instruction_pointer.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'instruction_pointer' in file '../../rtl/verilog/./i4004/instruction_pointer.v' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'counter' from file '../../rtl/verilog/./common/counter.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'scratchpad' from file '../../rtl/verilog/./i4004/scratchpad.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'scratchpad' in file '../../rtl/verilog/./i4004/scratchpad.v' on line 53.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'test_pad' of instance 'i4004' of module 'i4004' in file '../../rtl/verilog/./mcs4.v' on line 161, column 17, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[0]' in module 'i4004'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[1]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[2]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[3]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[0]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[1]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[2]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[3]' in module 'mcs4'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mcs4'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_rom_array[array_addr]_49_21 : has multidriven pins.

Rejected mux_rom_array[array_addr]_49_21 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mcs4, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mcs4, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Script_syn_mcs4_genus.tcl) 109: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             1
Unloaded Sequential Pin(s)                   6
Unloaded Combinational Pin(s)               22
Assigns                                     23
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         1
Undriven hierarchical pin(s)             32769
Multidriven Port(s)                          8
Multidriven Leaf Pin(s)                     67
Multidriven hierarchical Pin(s)             59
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                        16
Constant hierarchical Pin(s)               127
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        94
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_syn_mcs4_genus.tcl) 118: read_sdc {../../syn/mcs4_constraints.sdc.tcl}
            Reading file '/users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25/../../syn/mcs4_constraints.sdc.tcl'
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      8 , failed      0 (runtime  0.00)
 "get_ports"                - successful      5 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Script_syn_mcs4_genus.tcl) 123: puts "The constraint file has been read, check messages"
The constraint file has been read, check messages
@file(Script_syn_mcs4_genus.tcl) 124: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 1> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 132: check_timing_intent -verbose
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  04:59:35 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(Script_syn_mcs4_genus.tcl) 134: puts "The Timing Lint report has been generated, check results"
The Timing Lint report has been generated, check results
@file(Script_syn_mcs4_genus.tcl) 135: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 0> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 138: report clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  04:59:39 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

   Clock                                Clock    Source     No of   
   Name      Period   Rise    Fall      Domain  Pin/Port  Registers 
--------------------------------------------------------------------
 20MHz_CLK   50000.0   0.0   25000.0   domain_1   sysclk        910 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

            Network   Network   Source   Source     Setup        Setup    
  Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name      Rise      Fall      Rise     Fall       Rise         Fall    
--------------------------------------------------------------------------
20MHz_CLK    2500.0    2500.0   2500.0   2500.0       2500.0       2500.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From         To        R->R      R->F      F->R      F->F  
----------------------------------------------------------------
  20MHz_CLK   20MHz_CLK   47500.0   22500.0   22500.0   47500.0 
@file(Script_syn_mcs4_genus.tcl) 139: puts "The report clocks command has been executed, check clock specs"
The report clocks command has been executed, check clock specs
@file(Script_syn_mcs4_genus.tcl) 140: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -1> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 142: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(Script_syn_mcs4_genus.tcl) 144: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_May13-04:59:22
@file(Script_syn_mcs4_genus.tcl) 149: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_May13-04:59:22
@file(Script_syn_mcs4_genus.tcl) 155: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_May13-04:59:22
@file(Script_syn_mcs4_genus.tcl) 169: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(Script_syn_mcs4_genus.tcl) 170: syn_generic
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'test_pad' of instance 'i4004' of module 'i4004'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/oport_reg[1]', 'ram_0/oport_reg[2]', 'ram_0/oport_reg[3]', 
'shiftreg/serial_out_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram0/mux_ram_array[addr2]_62_24', 
'ram_0/ram1/mux_ram_array[addr2]_62_24', 
'ram_0/ram2/mux_ram_array[addr2]_62_24', 
'ram_0/ram3/mux_ram_array[addr2]_62_24'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'i4004/tio_board/n0432_reg'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'i4004/tio_board/n0432_reg'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mcs4' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.044s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 10, runtime: 0.062s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Rejected mux_row_100_13 : has multidriven pins.

Rejected mux_data_in_138_18 : has multidriven pins.

Rejected mux_189_32 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.003s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.013s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.594s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.059s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.003s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.017s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.012s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed clip mux common data inputs (accepts: 2, rejects: 0, runtime: 0.279s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 4
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sub_43_46' in module 'i4001_rom_ROM_NUMBER1' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 16 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_0/fetch_addr_reg[0]', 'rom_0/fetch_addr_reg[1]', 
'rom_0/fetch_addr_reg[2]', 'rom_0/fetch_addr_reg[3]', 
'rom_0/fetch_addr_reg[4]', 'rom_0/fetch_addr_reg[5]', 
'rom_0/fetch_addr_reg[6]', 'rom_0/fetch_addr_reg[7]', 
'rom_1/fetch_addr_reg[0]', 'rom_1/fetch_addr_reg[1]', 
'rom_1/fetch_addr_reg[2]', 'rom_1/fetch_addr_reg[3]', 
'rom_1/fetch_addr_reg[4]', 'rom_1/fetch_addr_reg[5]', 
'rom_1/fetch_addr_reg[6]', 'rom_1/fetch_addr_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'rom_0/mux_137_23', 'rom_1/mux_137_23'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mcs4'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram0' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram1' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram2' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram3' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mcs4'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_8_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
      Timing increment_unsigned_21...
      Timing increment_unsigned_30...
      Timing increment_unsigned_39...
      Timing increment_unsigned_48...
      Timing increment_unsigned_57...
      Timing increment_unsigned_66...
      Timing increment_unsigned_75...
CDN_DP_region_8_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_8_0_c0 in i4002: area: 6217453620 ,dp = 2 mux = 12 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 25000
 skipped
CDN_DP_region_8_0_c1 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_8_0_c2 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_8_0_c3 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_8_0_c4 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_8_0_c5 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_8_0_c6 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_8_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_8_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 6196087800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_8_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       6217453620         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800  
##>            WNS        +40327.60          +40327.60          +40327.60          +40327.60          +40327.60          +40327.60          +40327.60          +40327.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_8_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             6217453620 (      )    40327.60 (        )             0 (        )              
##> rewrite                        START             6308258355 ( +1.46)    40208.90 ( -118.70)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             6548623830 ( +3.81)    40208.90 (   +0.00)             0 (       0)           0  
##>                                  END             6217453620 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6217453620 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6217453620 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6217453620 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6217453620 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.09)    40327.60 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.09)    40327.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             6222795075 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( -0.43)    40327.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6196087800 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6196087800 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>create_score                    START             6196087800 ( +0.00)    40327.60 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    40327.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_8_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_8_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_14_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_14_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_14_0_c0 in scratchpad: area: 1148412825 ,dp = 1 mux = 5 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 25000
 skipped
CDN_DP_region_14_0_c1 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c2 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c3 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c4 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c5 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c6 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_14_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_14_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1148412825.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_14_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825  
##>            WNS        +45600.60          +45600.60          +45600.60          +45600.60          +45600.60          +45600.60          +45600.60          +45600.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_14_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1148412825 (      )    45600.60 (        )             0 (        )              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>create_score                    START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_14_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_14_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_12_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_144...
      Timing increment_unsigned_144_154...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_144_165...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_144_176...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_144_187...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_144_198...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_144_209...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_12_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_144_220...
CDN_DP_region_12_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_12_0_c0 in instruction_pointer: area: 1399461210 ,dp = 3 mux = 6 sg = slow         worst_clk_period: -4592026357402500909545283410685339488338000610231731419923304384962644981591417347360533581106033027487337830993882527754896421227726513631283371268013386490551689551564189865001125726581091400265954177167255732956890514579076207612091487479407606696425939900804958713592938496.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 25000
 skipped
CDN_DP_region_12_0_c1 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_12_0_c2 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_12_0_c3 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_12_0_c4 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_12_0_c5 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_12_0_c6 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_12_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_12_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1233876105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_12_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1399461210         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105  
##>            WNS        +45468.50          +45468.50          +45468.50          +45468.50          +45468.50          +45468.50          +45468.50          +45468.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_12_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1399461210 (      )    45468.50 (        )             0 (        )              
##> rewrite                        START             1479583035 ( +5.73)    45412.90 (  -55.60)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             1730631420 (+16.97)    45412.90 (   +0.00)             0 (       0)           0  
##>                                  END             1399461210 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1399461210 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1399461210 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>  rewrite                       START             1399461210 ( +0.00)    45468.50 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END             1308656475 ( -6.49)    45468.50 (   +0.00)             0 (       0)           0  
##>                                  END             1308656475 ( -6.49)    45468.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1308656475 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( -0.82)    45468.50 (   +0.00)             0 (       0)           0  
##>                                  END             1297973565 ( -7.25)    45468.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1297973565 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( -3.29)    45468.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1255241925 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( -1.70)    45468.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1233876105 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1233876105 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>create_score                    START             1233876105 ( +0.00)    45468.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    45468.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_12_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_12_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_9_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned_224...
      Timing increment_unsigned_224_228...
      Timing increment_unsigned_224_233...
      Timing increment_unsigned_224_238...
      Timing increment_unsigned_224_243...
      Timing increment_unsigned_224_248...
      Timing increment_unsigned_224_253...
      Timing increment_unsigned_224_258...
CDN_DP_region_9_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_9_0_c0 in i4003: area: 197633835 ,dp = 1 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_9_0_c1 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c2 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c3 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c4 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c5 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c6 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c7 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_9_0_c7 in i4003: area: 186950925 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 186950925.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_9_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        197633835          186950925          186950925          186950925          186950925          186950925          186950925          186950925  
##>            WNS        +46511.70          +46506.10          +46506.10          +46506.10          +46506.10          +46506.10          +46506.10          +46506.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_9_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              197633835 (      )    46511.70 (        )             0 (        )              
##> rewrite                        START              256389840 (+29.73)    46457.40 (  -54.30)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              421974945 (+64.58)    46461.60 (   +4.20)             0 (       0)           0  
##>                                  END              197633835 ( +0.00)    46511.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              197633835 ( +0.00)    46511.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              197633835 ( +0.00)    46511.70 (   +0.00)             0 (       0)              
##>                                  END              197633835 ( +0.00)    46511.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              197633835 ( +0.00)    46511.70 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +2.70)    46469.60 (  -42.10)             0 (       0)           0  
##>                                  END              202975290 ( +2.70)    46469.60 (  -42.10)             0 (       0)           0  
##>canonicalize_by_names           START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>                                  END              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              202975290 ( +0.00)    46469.60 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( -7.89)    46506.10 (  +36.50)             0 (       0)           0  
##>group_csa_final_adder_dp        START              186950925 ( +0.00)    46506.10 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( +0.00)    46506.10 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              186950925 ( +0.00)    46506.10 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( +0.00)    46506.10 (   +0.00)             0 (       0)           0  
##>create_score                    START              186950925 ( +0.00)    46506.10 (   +0.00)             0 (       0)              
##>                                  END              186950925 ( +0.00)    46506.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_9_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_9_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned_264...
      Timing increment_unsigned_268...
      Timing increment_unsigned_272...
      Timing increment_unsigned_276...
      Timing increment_unsigned_280...
      Timing increment_unsigned_284...
      Timing increment_unsigned_288...
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in clockgen_SYSCLK_TCY50: area: 128194920 ,dp = 1 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_0_c1 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c2 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c3 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c4 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c5 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c6 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 106829100.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        128194920          106829100          106829100          106829100          106829100          106829100          106829100          106829100  
##>            WNS        +46478.50          +46478.50          +46478.50          +46478.50          +46478.50          +46478.50          +46478.50          +46478.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              128194920 (      )    46478.50 (        )             0 (        )              
##> rewrite                        START              218999655 (+70.83)    46447.40 (  -31.10)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END              459365130 (+109.76)    46453.60 (   +6.20)             0 (       0)           0  
##>                                  END              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +4.17)    46478.50 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +4.17)    46478.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 (-20.00)    46478.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>create_score                    START              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[1]' in 'i4001_rom_ROM_NUMBER0' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[2]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[3]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[4]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[5]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[6]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[7]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[1]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[2]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[3]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[4]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[5]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[6]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[7]' in 'i4001_rom_ROM_NUMBER1' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_store0/rom_data_reg[1]', 'rom_store0/rom_data_reg[2]', 
'rom_store0/rom_data_reg[3]', 'rom_store0/rom_data_reg[4]', 
'rom_store0/rom_data_reg[5]', 'rom_store0/rom_data_reg[6]', 
'rom_store0/rom_data_reg[7]', 'rom_store1/rom_data_reg[1]', 
'rom_store1/rom_data_reg[2]', 'rom_store1/rom_data_reg[3]', 
'rom_store1/rom_data_reg[4]', 'rom_store1/rom_data_reg[5]', 
'rom_store1/rom_data_reg[6]', 'rom_store1/rom_data_reg[7]'.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mcs4'.
      Removing temporary intermediate hierarchies under mcs4
Number of big hc bmuxes after = 4
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mcs4, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
              Optimizing muxes in design 'i4003'.
              Post blast muxes in design 'i4003'.
              Optimizing muxes in design 'i4001_ROM_NUMBER1'.
              Post blast muxes in design 'i4001_ROM_NUMBER1'.
              Optimizing muxes in design 'i4002'.
              Post blast muxes in design 'i4002'.
              Optimizing muxes in design 'i4001_ROM_NUMBER0'.
              Post blast muxes in design 'i4001_ROM_NUMBER0'.
              Optimizing muxes in design 'clockgen_SYSCLK_TCY50'.
              Post blast muxes in design 'clockgen_SYSCLK_TCY50'.
              Optimizing muxes in design 'timing_io'.
              Post blast muxes in design 'timing_io'.
              Optimizing muxes in design 'scratchpad'.
              Post blast muxes in design 'scratchpad'.
              Optimizing muxes in design 'alu'.
              Post blast muxes in design 'alu'.
              Optimizing muxes in design 'instruction_pointer'.
              Post blast muxes in design 'instruction_pointer'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mcs4, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.166s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                                                 Message Text                                                                                                                   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    5 |Processing multi-dimensional arrays.                                                                                                                                                                                                            |
| CDFG-500    |Info    |    2 |Unused module input port.                                                                                                                                                                                                                       |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                                                              |
| CDFG-508    |Warning |    4 |Removing unused register.                                                                                                                                                                                                                       |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                         |
| CDFG-511    |Info    |    6 |An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs.                                                                                                     |
|             |        |      |Verify that 'X' and 'Z' assignments in the HDL are as intended. If the HDL source line given for this assignment is not accurate, search backwards in the file for an explicit 'X' or 'Z' assignment that may have been propagated to the given |
|             |        |      | location.                                                                                                                                                                                                                                      |
| CDFG-738    |Info    |    7 |Common subexpression eliminated.                                                                                                                                                                                                                |
| CDFG-739    |Info    |    7 |Common subexpression kept.                                                                                                                                                                                                                      |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                                                                                        |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                                                              |
| CWD-19      |Info    |   98 |An implementation was inferred.                                                                                                                                                                                                                 |
| CWD-36      |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                                                                                                                                                                                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                                                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                                                 |
| DPOPT-3     |Info    |    5 |Implementing datapath configurations.                                                                                                                                                                                                           |
| DPOPT-4     |Info    |    5 |Done implementing datapath configurations.                                                                                                                                                                                                      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                                                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                                                             |
| ELAB-2      |Info    |   17 |Elaborating Subdesign.                                                                                                                                                                                                                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                                                        |
| ELABUTL-124 |Warning |    1 |Unconnected instance input port detected.                                                                                                                                                                                                       |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                                                                                                                                                                              |
|             |        |      | ' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute           |
|             |        |      | 'hdl_unconnected_value', the default value is 0.                                                                                                                                                                                               |
| ELABUTL-125 |Warning | 4096 |Undriven signal detected.                                                                                                                                                                                                                       |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                                                                                                     |
| ELABUTL-129 |Info    |    1 |Unconnected instance input port detected.                                                                                                                                                                                                       |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.                                                                                                                                                             |
| ELABUTL-130 |Info    | 4096 |Undriven signal detected.                                                                                                                                                                                                                       |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                                                                                                    |
| ELABUTL-132 |Info    |   52 |Unused instance port.                                                                                                                                                                                                                           |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                                                                                    |
| GLO-13      |Info    |    1 |Replacing a flip-flop with a logic constant 1.                                                                                                                                                                                                  |
|             |        |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                                                                                         |
| GLO-32      |Info    |    4 |Deleting sequential instances not driving any primary outputs.                                                                                                                                                                                  |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or   |
|             |        |      | above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                                                                                                     |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                                                                                             |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the                 |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to     |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.                                                                                                                                                                                            |
| GLO-42      |Info    |   14 |Equivalent sequential instances have been merged.                                                                                                                                                                                               |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                   |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                                                                                                                                                                                |
| GLO-51      |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                                                                                                                                  |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the |
|             |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                                                                                     |
| LBR-9       |Warning |   20 |Library cell has no output pins defined.                                                                                                                                                                                                        |
|             |        |      |Add the missing output pin(s)                                                                                                                                                                                                                   |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e.   |
|             |        |      | the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result  |
|             |        |      | will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                            |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                                                                             |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                                                                               |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.                                                                     |
| LBR-155     |Info    |  792 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                                                        |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                                                 |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                                                      |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                                                                                         |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                                                                                        |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                                                                                            |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                    |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                                                                                      |
| PHYS-107    |Warning |   16 |Duplicate macro definition.                                                                                                                                                                                                                     |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                                                                                |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                                                                                  |
| PHYS-279    |Warning |   94 |Physical cell not defined in library.                                                                                                                                                                                                           |
|             |        |      |Ensure that the proper library files are available and have been imported.                                                                                                                                                                      |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                                                    |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                                                                                                                                                                                                                     |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                                                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_70_67' of datapath component 'increment_unsigned_264'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_144_154'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[31][3]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[31][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[23][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[23][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[23][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[23][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[21][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[21][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[21][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[21][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[20][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[20][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[20][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[20][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[21][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[21][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[21][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[21][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[22][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[22][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[22][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[22][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[23][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[23][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[23][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[23][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[24][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[24][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[24][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram2_ram_array_reg[24][3]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_182_36' of datapath component 'increment_unsigned_21'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_58_38' of datapath component 'increment_unsigned_224_228'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4001_ROM_NUMBER1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4001_ROM_NUMBER0' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_0' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_1' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_2' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_generator' in module 'timing_io' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_0' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_1' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_store0' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_store1' in module 'mcs4' would be automatically ungrouped.
          There are 14 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4002' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tio_board' in module 'i4004' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'clockgen' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'shiftreg' in module 'mcs4' would be automatically ungrouped.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 7179
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 202 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram0_ram_array_reg[20][0]', 'ram_0/ram0_ram_array_reg[20][1]', 
'ram_0/ram0_ram_array_reg[20][2]', 'ram_0/ram0_ram_array_reg[20][3]', 
'ram_0/ram0_ram_array_reg[21][0]', 'ram_0/ram0_ram_array_reg[21][1]', 
'ram_0/ram0_ram_array_reg[21][2]', 'ram_0/ram0_ram_array_reg[21][3]', 
'ram_0/ram0_ram_array_reg[22][0]', 'ram_0/ram0_ram_array_reg[22][1]', 
'ram_0/ram0_ram_array_reg[22][2]', 'ram_0/ram0_ram_array_reg[22][3]', 
'ram_0/ram0_ram_array_reg[23][0]', 'ram_0/ram0_ram_array_reg[23][1]', 
'ram_0/ram0_ram_array_reg[23][2]', 'ram_0/ram0_ram_array_reg[23][3]', 
'ram_0/ram0_ram_array_reg[24][0]', 'ram_0/ram0_ram_array_reg[24][1]', 
'ram_0/ram0_ram_array_reg[24][2]', 'ram_0/ram0_ram_array_reg[24][3]', 
'ram_0/ram0_ram_array_reg[25][0]', 'ram_0/ram0_ram_array_reg[25][1]', 
'ram_0/ram0_ram_array_reg[25][2]', 'ram_0/ram0_ram_array_reg[25][3]', 
'ram_0/ram0_ram_array_reg[26][0]', 'ram_0/ram0_ram_array_reg[26][1]', 
'ram_0/ram0_ram_array_reg[26][2]', 'ram_0/ram0_ram_array_reg[26][3]', 
'ram_0/ram0_ram_array_reg[27][0]', 'ram_0/ram0_ram_array_reg[27][1]', 
'ram_0/ram0_ram_array_reg[27][2]', 'ram_0/ram0_ram_array_reg[27][3]', 
'ram_0/ram0_ram_array_reg[28][0]', 'ram_0/ram0_ram_array_reg[28][1]', 
'ram_0/ram0_ram_array_reg[28][2]', 'ram_0/ram0_ram_array_reg[28][3]', 
'ram_0/ram0_ram_array_reg[29][0]', 'ram_0/ram0_ram_array_reg[29][1]', 
'ram_0/ram0_ram_array_reg[29][2]', 'ram_0/ram0_ram_array_reg[29][3]', 
'ram_0/ram0_ram_array_reg[30][0]', 'ram_0/ram0_ram_array_reg[30][1]', 
'ram_0/ram0_ram_array_reg[30][2]', 'ram_0/ram0_ram_array_reg[30][3]', 
'ram_0/ram0_ram_array_reg[31][0]', 'ram_0/ram0_ram_array_reg[31][1]', 
'ram_0/ram0_ram_array_reg[31][2]', 'ram_0/ram0_ram_array_reg[31][3]', 
'ram_0/ram1_ram_array_reg[20][0]', 'ram_0/ram1_ram_array_reg[20][1]', 
'ram_0/ram1_ram_array_reg[20][2]', 'ram_0/ram1_ram_array_reg[20][3]', 
'ram_0/ram1_ram_array_reg[21][0]', 'ram_0/ram1_ram_array_reg[21][1]', 
'ram_0/ram1_ram_array_reg[21][2]', 'ram_0/ram1_ram_array_reg[21][3]', 
'ram_0/ram1_ram_array_reg[22][0]', 'ram_0/ram1_ram_array_reg[22][1]', 
'ram_0/ram1_ram_array_reg[22][2]', 'ram_0/ram1_ram_array_reg[22][3]', 
'ram_0/ram1_ram_array_reg[23][0]', 'ram_0/ram1_ram_array_reg[23][1]', 
'ram_0/ram1_ram_array_reg[23][2]', 'ram_0/ram1_ram_array_reg[23][3]', 
'ram_0/ram1_ram_array_reg[24][0]', 'ram_0/ram1_ram_array_reg[24][1]', 
'ram_0/ram1_ram_array_reg[24][2]', 'ram_0/ram1_ram_array_reg[24][3]', 
'ram_0/ram1_ram_array_reg[25][0]', 'ram_0/ram1_ram_array_reg[25][1]', 
'ram_0/ram1_ram_array_reg[25][2]', 'ram_0/ram1_ram_array_reg[25][3]', 
'ram_0/ram1_ram_array_reg[26][0]', 'ram_0/ram1_ram_array_reg[26][1]', 
'ram_0/ram1_ram_array_reg[26][2]', 'ram_0/ram1_ram_array_reg[26][3]', 
'ram_0/ram1_ram_array_reg[27][0]', 'ram_0/ram1_ram_array_reg[27][1]', 
'ram_0/ram1_ram_array_reg[27][2]', 'ram_0/ram1_ram_array_reg[27][3]', 
'ram_0/ram1_ram_array_reg[28][0]', 'ram_0/ram1_ram_array_reg[28][1]', 
'ram_0/ram1_ram_array_reg[28][2]', 'ram_0/ram1_ram_array_reg[28][3]', 
'ram_0/ram1_ram_array_reg[29][0]', 'ram_0/ram1_ram_array_reg[29][1]', 
'ram_0/ram1_ram_array_reg[29][2]', 'ram_0/ram1_ram_array_reg[29][3]', 
'ram_0/ram1_ram_array_reg[30][0]', 'ram_0/ram1_ram_array_reg[30][1]', 
'ram_0/ram1_ram_array_reg[30][2]', 'ram_0/ram1_ram_array_reg[30][3]', 
'ram_0/ram1_ram_array_reg[31][0]', 'ram_0/ram1_ram_array_reg[31][1]', 
'ram_0/ram1_ram_array_reg[31][2]', 'ram_0/ram1_ram_array_reg[31][3]', 
'ram_0/ram2_ram_array_reg[20][0]', 'ram_0/ram2_ram_array_reg[20][1]', 
'ram_0/ram2_ram_array_reg[20][2]', 'ram_0/ram2_ram_array_reg[20][3]', 
'ram_0/ram2_ram_array_reg[21][0]', 'ram_0/ram2_ram_array_reg[21][1]', 
'ram_0/ram2_ram_array_reg[21][2]', 'ram_0/ram2_ram_array_reg[21][3]', 
'ram_0/ram2_ram_array_reg[22][0]', 'ram_0/ram2_ram_array_reg[22][1]', 
'ram_0/ram2_ram_array_reg[22][2]', 'ram_0/ram2_ram_array_reg[22][3]', 
'ram_0/ram2_ram_array_reg[23][0]', 'ram_0/ram2_ram_array_reg[23][1]', 
'ram_0/ram2_ram_array_reg[23][2]', 'ram_0/ram2_ram_array_reg[23][3]', 
'ram_0/ram
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a11_reg' and 'rom_1_timing_recovery_a11_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a12_reg' and 'rom_1_timing_recovery_a12_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a21_reg' and 'rom_1_timing_recovery_a21_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a22_reg' and 'rom_1_timing_recovery_a22_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a31_reg' and 'rom_1_timing_recovery_a31_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_a32_reg' and 'rom_1_timing_recovery_a32_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m11_reg' and 'rom_1_timing_recovery_m11_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m12_reg' and 'rom_1_timing_recovery_m12_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m21_reg' and 'rom_1_timing_recovery_m21_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_m22_reg' and 'rom_1_timing_recovery_m22_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x11_reg' and 'rom_1_timing_recovery_x11_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x12_reg' and 'rom_1_timing_recovery_x12_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x21_reg' and 'rom_1_timing_recovery_x21_reg' in 'mcs4' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_0_timing_recovery_x22_reg' and 'rom_1_timing_recovery_x22_reg' in 'mcs4' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_1_timing_recovery_a11_reg', 'rom_1_timing_recovery_a12_reg', 
'rom_1_timing_recovery_a21_reg', 'rom_1_timing_recovery_a22_reg', 
'rom_1_timing_recovery_a31_reg', 'rom_1_timing_recovery_a32_reg', 
'rom_1_timing_recovery_m11_reg', 'rom_1_timing_recovery_m12_reg', 
'rom_1_timing_recovery_m21_reg', 'rom_1_timing_recovery_m22_reg', 
'rom_1_timing_recovery_x11_reg', 'rom_1_timing_recovery_x12_reg', 
'rom_1_timing_recovery_x21_reg', 'rom_1_timing_recovery_x22_reg'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=6959915865  new_slack=44880.60  new_is_better=0
new_area=1944289620  new_slack=45294.50  new_is_better=0
new_area=3626847945  new_slack=45576.30  new_is_better=0
new_area=2724142050  new_slack=45644.00  new_is_better=0
new_area=1591753590  new_slack=40087.80  new_is_better=0
new_area=53895280950  new_slack=39847.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) mcs4...
          Done structuring (delay-based) mcs4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                                                                    Message Text                                                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |    4 |A datapath component has been ungrouped.                                                                                                                                                                                                             |
| GLO-12 |Info    |  202 |Replacing a flip-flop with a logic constant 0.                                                                                                                                                                                                       |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential     |
|        |        |      | -deleted' (on Reason 'constant0').                                                                                                                                                                                                                  |
| GLO-32 |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                                                                                                                       |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. |
|        |        |      | If the message is truncated set the message attribute 'truncate' to false to see the complete list.                                                                                                                                                 |
| GLO-42 |Info    |   14 |Equivalent sequential instances have been merged.                                                                                                                                                                                                    |
|        |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.                                                        |
| GLO-45 |Info    |  200 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                                                                                            |
|        |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.                                                                   |
| GLO-51 |Info    |   19 |Hierarchical instance automatically ungrouped.                                                                                                                                                                                                       |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the      |
|        |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                                                                                          |
| MESG-6 |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                                                                                                                          |
|        |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log  |
|        |        |      | file.                                                                                                                                                                                                                                               |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                                                                                               |
|        |        |      |The requested number of cpus are not available on machine.                                                                                                                                                                                           |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group '20MHz_CLK' target slack:  1273 ps
Target path end-point (Port: mcs4/p_out[0])

            Pin                        Type         Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock 20MHz_CLK)             <<<  launch                             0 R 
                                   latency                                
mux_ctl_0xi
  shiftreg_shifter_reg[0]/clk                                             
  shiftreg_shifter_reg[0]/q   (u)  unmapped_d_flop       2  7.6           
mux_ctl_0xi/p_out[0] 
p_out[0]                      <<<  interconnect                           
                                   out port                               
(O_DELAY_25_1)                     ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)                  capture                        50000 R 
                                   latency                                
                                   uncertainty                            
--------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Start-point  : mux_ctl_0xi/shiftreg_shifter_reg[0]/clk
End-point    : p_out[0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 39609ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_id_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_alu_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_ip_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_sp_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram_0' in module 'mcs4' would be automatically ungrouped.
          There are 5 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   655        100.0
Excluded from State Retention     655        100.0
    - Will not convert            655        100.0
      - Preserved                   0          0.0
      - Power intent excluded     655        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 26, CPU_Time 33.493792
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) | 100.0(100.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) | 100.0(100.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2609    102175       327
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      3221     13720       553
##>G:Misc                              26
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       27
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mcs4' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Script_syn_mcs4_genus.tcl) 171: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(Script_syn_mcs4_genus.tcl) 173: puts "The generic synthesis has been executed, check messages"
The generic synthesis has been executed, check messages
@file(Script_syn_mcs4_genus.tcl) 174: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -2> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 176: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(Script_syn_mcs4_genus.tcl) 177: puts "The generic netlist has been generated, check netlist"
The generic netlist has been generated, check netlist
@file(Script_syn_mcs4_genus.tcl) 180: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
        Computing net loads.
@file(Script_syn_mcs4_genus.tcl) 182: puts "The data path report command has been executed, check report"
The data path report command has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 185: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (05/13 05:00:24, mem=1178.64M)
%# Begin qos_stats (05/13 05:00:24, mem=1178.64M)
        Computing arrivals and requireds.
%# End qos_stats (05/13 05:00:25, total cpu=03:00:00, real=03:00:01, peak res=553.90M, current mem=1178.64M)


Working Directory = /users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25
QoS Summary for mcs4
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    40,436
  R2R (ps):                    45,000
  I2R (ps):                    40,436
  R2O (ps):                    42,141
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     13,728
Total Cell Area:               13,728
Leaf Instances:                 3,221
Total Instances:                3,221
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:54
Real Runtime (h:m:s):        00:02:46
CPU  Elapsed (h:m:s):        00:01:00
Real Elapsed (h:m:s):        00:02:49
Memory (MB):                  1178.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:47
Total Memory (MB):     1178.64
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:mcs4 should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:mcs4 has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcs4
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Finished exporting design database to file 'reports_May13-04:59:22/generic_mcs4.db' for 'mcs4' (command execution time mm:ss cpu = 00:00, real = 00:01).
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  31%  62% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:02).
%# End write_snapshot (05/13 05:00:26, total cpu=03:00:00, real=03:00:02, peak res=553.90M, current mem=1178.64M)
@file(Script_syn_mcs4_genus.tcl) 186: puts "The generic snapshot report has been executed, check report"
The generic snapshot report has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 190: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25
QoS Summary for mcs4
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    40,436
  R2R (ps):                    45,000
  I2R (ps):                    40,436
  R2O (ps):                    42,141
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     13,728
Total Cell Area:               13,728
Leaf Instances:                 3,221
Total Instances:                3,221
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:54
Real Runtime (h:m:s):        00:02:46
CPU  Elapsed (h:m:s):        00:01:00
Real Elapsed (h:m:s):        00:02:49
Memory (MB):                  1178.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:48
Total Memory (MB):     1178.64
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_syn_mcs4_genus.tcl) 191: puts "The summary report has been executed, check report"
The summary report has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 197: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(Script_syn_mcs4_genus.tcl) 198: syn_map
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'mcs4' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  94.4( 59.1) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   5.6( 40.9) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  94.4( 59.1) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   5.6( 40.9) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mcs4...
          Done structuring (delay-based) mcs4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group '20MHz_CLK' target slack:  1273 ps
Target path end-point (Port: mcs4/p_out[0])

           Pin                       Type         Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock 20MHz_CLK)           <<<  launch                             0 R 
                                 latency                                
shiftreg_shifter_reg[0]/clk                                             
shiftreg_shifter_reg[0]/q   (u)  unmapped_d_flop       2  7.6           
p_out[0]                    <<<  interconnect                           
                                 out port                               
(O_DELAY_25_1)                   ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)                capture                        50000 R 
                                 latency                                
                                 uncertainty                            
------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Start-point  : shiftreg_shifter_reg[0]/clk
End-point    : p_out[0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 39603ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock 20MHz_CLK)             launch                                    0 R 
                              latency                       +5000    5000 R 
(I_DELAY)                     ext delay                     +5000   10000 F 
poc_pad                       in port          13 20.5  272  +139   10139 F 
g18844/A                                                       +0   10139   
g18844/Y                      CLKINVX6          1  2.0   63  +129   10268 R 
g18790/S0                                                      +0   10268   
g18790/Y                      MX2X1             7  8.9  238  +276   10544 F 
g18788/A                                                       +0   10544   
g18788/Y                      CLKINVX4          8  8.7   89  +143   10687 R 
g18780/B                                                       +0   10687   
g18780/Y                      OR2X1             6  7.3  163  +178   10865 R 
g18776/A                                                       +0   10865   
g18776/Y                      NOR2X1            4  4.8  165  +183   11048 F 
g18739/A                                                       +0   11048   
g18739/Y                      AND2X1            4  4.8  133  +188   11236 F 
g18624/A1                                                      +0   11236   
g18624/Y                      AO22X1            1  1.9   68  +219   11455 F 
g18526/C0                                                      +0   11455   
g18526/Y                      AOI221X1          1  2.0  209  +172   11627 R 
g18462/C                                                       +0   11627   
g18462/Y                      NAND3X1           1  1.8  226  +245   11872 F 
g18395/C                                                       +0   11872   
g18395/Y                      OR4X1             1  1.9   82  +355   12227 F 
g18379/D                                                       +0   12227   
g18379/Y                      NOR4BX1           1  2.0  267  +195   12422 R 
g18342/C                                                       +0   12422   
g18342/Y                      NAND3X1           1  2.0  244  +283   12705 F 
ram_0_g89/A                                                    +0   12705   
ram_0_g89/Y                   TBUFX2            9 17.0  218  +303   13008 F 
g18241/B                                                       +0   13008   
g18241/Y                      NOR2X1            2  2.8  169  +209   13217 R 
g18175/B                                                       +0   13217   
g18175/Y                      MX2X1             2  3.4   90  +269   13486 R 
g18049/D                                                       +0   13486   
g18049/Y                      AND4X1            4  4.8  137  +361   13848 R 
g17815/A1                                                      +0   13848   
g17815/Y                      AO22X1            1  1.9   62  +258   14106 R 
ram_0_char_num_reg[0]/D  <<<  DFFHQX1                          +0   14106   
ram_0_char_num_reg[0]/CK      setup                    2500  -577   13529 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)             capture                               50000 R 
                              latency                       +5000   55000 R 
                              uncertainty                   -2500   52500 R 
----------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Timing slack :   38971ps 
Start-point  : poc_pad
End-point    : ram_0_char_num_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 9678        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
     20MHz_CLK              1273    38971             50000 

 
Global incremental target info
==============================
Cost Group '20MHz_CLK' target slack:   862 ps
Target path end-point (Pin: ram_0_char_num_reg[3]/D (DFFHQX1/D))

          Pin                   Type       Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock 20MHz_CLK)        <<<  launch                         0 R 
                              latency                            
(I_DELAY)                     ext delay                          
poc_pad                       in port          13 20.5           
g18844/A                                                         
g18844/Y                      CLKINVX6          1  2.0           
g18790/S0                                                        
g18790/Y                      MX2X1             7  8.9           
g18788/A                                                         
g18788/Y                      CLKINVX4          8  8.7           
g18780/B                                                         
g18780/Y                      OR2X1             6  7.3           
g18776/A                                                         
g18776/Y                      NOR2X1            4  4.8           
g18739/A                                                         
g18739/Y                      AND2X1            4  4.8           
g18624/A1                                                        
g18624/Y                      AO22X1            1  1.9           
g18526/C0                                                        
g18526/Y                      AOI221X1          1  2.0           
g18462/C                                                         
g18462/Y                      NAND3X1           1  1.8           
g18395/C                                                         
g18395/Y                      OR4X1             1  1.9           
g18379/D                                                         
g18379/Y                      NOR4BX1           1  2.0           
g18342/C                                                         
g18342/Y                      NAND3X1           1  2.0           
ram_0_g89/A                                                      
ram_0_g89/Y                   TBUFX2            9 17.0           
g18241/B                                                         
g18241/Y                      NOR2X1            2  2.8           
g18175/B                                                         
g18175/Y                      MX2X1             2  3.4           
g18049/D                                                         
g18049/Y                      AND4X1            4  4.8           
g17818/A1                                                        
g17818/Y                      AO22X1            1  1.9           
ram_0_char_num_reg[3]/D  <<<  DFFHQX1                            
ram_0_char_num_reg[3]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock 20MHz_CLK)             capture                    50000 R 
                              latency                            
                              uncertainty                        
-----------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Start-point  : poc_pad
End-point    : ram_0_char_num_reg[3]/D

The global mapper estimates a slack for this path of 39040ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock 20MHz_CLK)             launch                                    0 R 
                              latency                       +5000    5000 R 
(I_DELAY)                     ext delay                     +5000   10000 F 
poc_pad                       in port          13 16.3  220  +110   10110 F 
g18844/A                                                       +0   10110   
g18844/Y                      INVX1             1  2.0   85  +156   10266 R 
g18790/S0                                                      +0   10266   
g18790/Y                      MX2X1             7  7.8  212  +272   10538 F 
g18788/A                                                       +0   10538   
g18788/Y                      INVX1             8  8.7  220  +228   10766 R 
g18780/B                                                       +0   10766   
g18780/Y                      OR2X1             6  7.3  163  +243   11009 R 
g18776/A                                                       +0   11009   
g18776/Y                      NOR2X1            4  4.8  165  +183   11191 F 
g18739/A                                                       +0   11191   
g18739/Y                      AND2X1            4  4.8  133  +188   11379 F 
g18624/A1                                                      +0   11379   
g18624/Y                      AO22X1            1  1.9   68  +219   11598 F 
g18526/C0                                                      +0   11598   
g18526/Y                      AOI221X1          1  2.0  209  +172   11770 R 
g18462/C                                                       +0   11770   
g18462/Y                      NAND3X1           1  1.8  226  +245   12015 F 
g18395/C                                                       +0   12015   
g18395/Y                      OR4X1             1  1.9   82  +355   12370 F 
g18379/D                                                       +0   12370   
g18379/Y                      NOR4BX1           1  2.0  267  +195   12565 R 
g18342/C                                                       +0   12565   
g18342/Y                      NAND3X1           1  2.0  244  +283   12848 F 
ram_0_g89/A                                                    +0   12848   
ram_0_g89/Y                   TBUFX2            9 17.0  218  +303   13151 F 
g18241/B                                                       +0   13151   
g18241/Y                      NOR2X1            2  2.8  169  +209   13360 R 
g18175/B                                                       +0   13360   
g18175/Y                      MX2X1             2  3.0   81  +265   13625 R 
g18049/D                                                       +0   13625   
g18049/Y                      AND4X1            4  4.8  138  +358   13983 R 
g17815/A1                                                      +0   13983   
g17815/Y                      AO22X1            1  1.9   62  +258   14241 R 
ram_0_char_num_reg[0]/D  <<<  DFFHQX1                          +0   14241   
ram_0_char_num_reg[0]/CK      setup                    2500  -577   13664 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)             capture                               50000 R 
                              latency                       +5000   55000 R 
                              uncertainty                   -2500   52500 R 
----------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Timing slack :   38836ps 
Start-point  : poc_pad
End-point    : ram_0_char_num_reg[0]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                                   Message Text                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51   |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                                                                                                                                     |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the    |
|          |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                                                                                                                                                                                        |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                                                                                           |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                                                                                    |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                                                       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                                                                                             |
|          |        |      |The requested number of cpus are not available on machine.                                                                                                                                                                                         |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                                                                                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                                                                                                           |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                9510        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
     20MHz_CLK               862    38836             50000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   655        100.0
Excluded from State Retention     655        100.0
    - Will not convert            655        100.0
      - Preserved                   0          0.0
      - Power intent excluded     655        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 13, CPU_Time 36.743283
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  46.4( 45.6) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   2.8( 31.6) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:03:02) |  00:00:36(00:00:13) |  50.9( 22.8) |    5:00:40 (May13) |  527.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mcs4/fv_map.fv.json' for netlist 'fv/mcs4/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mcs4/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  45.1( 44.1) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   2.7( 30.5) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:03:02) |  00:00:36(00:00:13) |  49.5( 22.0) |    5:00:40 (May13) |  527.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:02(00:00:02) |   2.7(  3.4) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.02058200000000454
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  45.1( 44.1) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   2.7( 30.5) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:03:02) |  00:00:36(00:00:13) |  49.5( 22.0) |    5:00:40 (May13) |  527.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:02(00:00:02) |   2.7(  3.4) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mcs4 ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.139 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  45.1( 43.3) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   2.7( 30.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:03:02) |  00:00:36(00:00:13) |  49.5( 21.7) |    5:00:40 (May13) |  527.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:02(00:00:02) |   2.7(  3.3) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:05) |  00:00:00(00:00:01) |   0.0(  1.7) |    5:00:43 (May13) |  527.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
-------------------------------------------------------------------------------
 hi_fo_buf                  9510        0         0      4844       80      282

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9510        0         0      4844       80      282

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   9510        0         0      4844       80      282

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9786280000000005
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  44.5( 43.3) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   2.7( 30.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:03:02) |  00:00:36(00:00:13) |  48.9( 21.7) |    5:00:40 (May13) |  527.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:02(00:00:02) |   2.7(  3.3) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:05) |  00:00:00(00:00:01) |   0.0(  1.7) |    5:00:43 (May13) |  527.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:03:05) |  00:00:00(00:00:00) |   1.3(  0.0) |    5:00:43 (May13) |  527.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:59:43 (May13) |  327.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:33(00:00:26) |  44.5( 43.3) |    5:00:09 (May13) |  553.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:58(00:02:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:09 (May13) |  553.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:02(00:00:18) |   2.7( 30.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:00(00:02:49) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:27 (May13) |  521.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:37(00:03:02) |  00:00:36(00:00:13) |  48.9( 21.7) |    5:00:40 (May13) |  527.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:02(00:00:02) |   2.7(  3.3) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |    5:00:42 (May13) |  527.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:39(00:03:05) |  00:00:00(00:00:01) |   0.0(  1.7) |    5:00:43 (May13) |  527.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:03:05) |  00:00:00(00:00:00) |   1.3(  0.0) |    5:00:43 (May13) |  527.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:03:05) |  00:00:00(00:00:00) |   0.0(  0.0) |    5:00:43 (May13) |  527.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      3221     13720       521
##>M:Pre Cleanup                        0         -         -      3221     13720       521
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1855      6957       527
##>M:Const Prop                         0     38835         0      1855      6957       527
##>M:Cleanup                            0     38835         0      1855      6957       527
##>M:MBCI                               0         -         -      1855      6957       527
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              14
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       16
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mcs4'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Script_syn_mcs4_genus.tcl) 199: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(Script_syn_mcs4_genus.tcl) 200: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:57:38 (May13) |  151.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:03:05) |  00:01:34(00:03:05) | 100.0(100.0) |    5:00:43 (May13) |  527.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus.tcl) 201: puts "The Mapped synthesis has been executed, check messages"
The Mapped synthesis has been executed, check messages
@file(Script_syn_mcs4_genus.tcl) 204: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_mapped.v
@file(Script_syn_mcs4_genus.tcl) 205: puts "The Mapped netlist has been generated, check netlist"
The Mapped netlist has been generated, check netlist
@file(Script_syn_mcs4_genus.tcl) 209: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (05/13 05:00:44, mem=1183.92M)
%# Begin qos_stats (05/13 05:00:44, mem=1183.92M)
        Computing arrivals and requireds.
%# End qos_stats (05/13 05:00:44, total cpu=03:00:01, real=03:00:00, peak res=553.90M, current mem=1183.92M)


Working Directory = /users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25
QoS Summary for mcs4
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    40,436          38,836
  R2R (ps):                    45,000          42,241
  I2R (ps):                    40,436          38,836
  R2O (ps):                    42,141          40,955
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     13,728           6,957
Total Cell Area:               13,728           6,957
Leaf Instances:                 3,221           1,855
Total Instances:                3,221           1,855
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:54        00:00:41
Real Runtime (h:m:s):        00:02:46        00:00:20
CPU  Elapsed (h:m:s):        00:01:00        00:01:42
Real Elapsed (h:m:s):        00:02:49        00:03:08
Memory (MB):                  1178.64         1183.92
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:06
Total Memory (MB):     1191.92
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_May13-04:59:22/map_mcs4.db' for 'mcs4' (command execution time mm:ss cpu = 00:00, real = 00:01).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcs4
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:01, real = 00:01).
%# End write_snapshot (05/13 05:00:45, total cpu=03:00:01, real=03:00:01, peak res=553.90M, current mem=1191.92M)
@file(Script_syn_mcs4_genus.tcl) 210: puts "The Mapped snapshot report has been executed, check report"
The Mapped snapshot report has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 214: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25
QoS Summary for mcs4
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    40,436          38,836
  R2R (ps):                    45,000          42,241
  I2R (ps):                    40,436          38,836
  R2O (ps):                    42,141          40,955
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     13,728           6,957
Total Cell Area:               13,728           6,957
Leaf Instances:                 3,221           1,855
Total Instances:                3,221           1,855
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:54        00:00:41
Real Runtime (h:m:s):        00:02:46        00:00:20
CPU  Elapsed (h:m:s):        00:01:00        00:01:42
Real Elapsed (h:m:s):        00:02:49        00:03:08
Memory (MB):                  1178.64         1183.92
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:07
Total Memory (MB):     1191.92
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_syn_mcs4_genus.tcl) 215: puts "The mapped summary report has been executed, check report"
The mapped summary report has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 218: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
@file(Script_syn_mcs4_genus.tcl) 220: puts "The Mapped data-path report command has been executed, check report"
The Mapped data-path report command has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 223: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_May13-04:59:22/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(Script_syn_mcs4_genus.tcl) 227: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -3> gui_show
Sourcing Preference file from /users/iteso/iteso-s10043/.cadence/genus/gui_sch.pref.tcl...
[SUSPEND]genus:root: -3> 
[SUSPEND]genus:root: -3> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 236: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(Script_syn_mcs4_genus.tcl) 237: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mcs4' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  9510        0         0      4844       80      282
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.135 seconds.

-------------------------------------------------------------------------------
 const_prop                 9510        0         0      4844       80      282
 simp_cc_inputs             9497        0         0      4842       64      282
-------------------------------------------------------------------------------
 hi_fo_buf                  9497        0         0      4842       64      282

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9497        0         0      4842       64      282

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9497        0         0      4842       64      282
 incr_max_trans             9824        0         0         0       64       22

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
        drc_bufs        92  (       46 /       46 )  0.15
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap               9862        0         0         0       45       22

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        28  (        0 /        0 )  0.00
        plc_star        28  (        0 /        0 )  0.00
      drc_buf_sp        48  (        0 /       20 )  0.01
        drc_bufs        48  (       10 /       20 )  0.04
        drc_fopt        18  (        0 /        0 )  0.01
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.03
             dup        18  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        0 )  0.00

 incr_max_fo                9936        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
      drc_buf_sp        14  (        7 /        7 )  0.04
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9936        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9936        0         0         0       45        0
 undup                      9930        0         0         0       45        0
 rem_buf                    9864        0         0         0       45        0
 rem_inv                    9727        0         0         0       45        0
 merge_bi                   9689        0         0         0       45        0
 rem_inv_qb                 9683        0         0         0       45        0
 seq_res_area               9682        0         0         0       45        0
 io_phase                   9678        0         0         0       45        0
 gate_comp                  9674        0         0         0       45        0
 glob_area                  9644        0         0         0       45        0
 area_down                  9611        0         0         0       45        0
 rem_buf                    9606        0         0         0       45        0
 rem_inv                    9603        0         0         0       45        0
 merge_bi                   9602        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        3 /        3 )  0.04
         rem_buf        51  (       26 /       26 )  0.18
         rem_inv       126  (       66 /       70 )  0.40
        merge_bi        60  (       26 /       28 )  0.29
      rem_inv_qb        24  (        2 /        2 )  0.06
    seq_res_area        13  (        1 /        1 )  18.45
        io_phase        12  (        7 /        7 )  0.04
       gate_comp        10  (        1 /        1 )  0.14
       gcomp_mog         1  (        0 /        0 )  0.06
       glob_area        25  (       18 /       25 )  0.29
       area_down        45  (       21 /       21 )  0.32
      size_n_buf         1  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        24  (        2 /        2 )  0.08
         rem_inv        59  (        2 /        6 )  0.18
        merge_bi        32  (        2 /        2 )  0.10
      rem_inv_qb        13  (        0 /        0 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9602        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9602        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap               9598        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
        drc_bufs        28  (        0 /       10 )  0.01
        drc_fopt        18  (        0 /        0 )  0.00
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.04
             dup        18  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        18  (       10 /       10 )  0.05


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9598        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9598        0         0         0       45        0
 glob_area                  9594        0         0         0       45        0
 area_down                  9593        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        22  (        0 /        0 )  0.06
         rem_inv        55  (        0 /        4 )  0.12
        merge_bi        30  (        0 /        0 )  0.07
      rem_inv_qb        13  (        0 /        0 )  0.02
        io_phase         5  (        0 /        0 )  0.01
       gate_comp         9  (        0 /        0 )  0.11
       gcomp_mog         1  (        0 /        0 )  0.04
       glob_area        18  (        4 /       18 )  0.29
       area_down        38  (        2 /        2 )  0.25
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9593        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   9593        0         0         0       45        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
        drc_bufs        28  (        0 /       10 )  0.01
        drc_fopt        18  (        0 /        0 )  0.00
        drc_bufb        18  (        0 /        0 )  0.00
      simple_buf        18  (        0 /        0 )  0.05
             dup        18  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        18  (        0 /        0 )  0.04


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    2 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CFM-212 |Info |    2 |Forcing flat compare.                                                            |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| LBR-155 |Info |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.         |
|         |     |      |The 'timing_sense' attribute will be respected.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mcs4'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Script_syn_mcs4_genus.tcl) 238: puts "The Optimized synthesis has been executed, check results"
The Optimized synthesis has been executed, check results
@file(Script_syn_mcs4_genus.tcl) 242: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (05/13 05:02:18, mem=1195.16M)
%# Begin qos_stats (05/13 05:02:18, mem=1195.16M)
        Computing arrivals and requireds.
%# End qos_stats (05/13 05:02:18, total cpu=03:00:01, real=03:00:00, peak res=559.90M, current mem=1195.16M)


Working Directory = /users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25
QoS Summary for mcs4
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    40,436          38,836          38,759
  R2R (ps):                    45,000          42,241          42,244
  I2R (ps):                    40,436          38,836          38,759
  R2O (ps):                    42,141          40,955          40,865
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     13,728           6,957           7,027
Total Cell Area:               13,728           6,957           7,027
Leaf Instances:                 3,221           1,855           1,879
Total Instances:                3,221           1,855           1,879
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:54        00:00:41        00:00:29
Real Runtime (h:m:s):        00:02:46        00:00:20        00:01:34
CPU  Elapsed (h:m:s):        00:01:00        00:01:42        00:02:11
Real Elapsed (h:m:s):        00:02:49        00:03:08        00:04:42
Memory (MB):                  1178.64         1183.92         1195.16
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:40
Total Memory (MB):     1195.16
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_May13-04:59:22/syn_opt_mcs4.db' for 'mcs4' (command execution time mm:ss cpu = 00:00, real = 00:01).
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : mcs4
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:01, real = 00:02).
%# End write_snapshot (05/13 05:02:20, total cpu=03:00:01, real=03:00:02, peak res=559.90M, current mem=1195.16M)
@file(Script_syn_mcs4_genus.tcl) 243: puts "The Optimized snapshot report has been executed, check report"
The Optimized snapshot report has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 246: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso/iteso-s10043/designs/4004/syn_runs/13_05_25
QoS Summary for mcs4
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    40,436          38,836          38,759
  R2R (ps):                    45,000          42,241          42,244
  I2R (ps):                    40,436          38,836          38,759
  R2O (ps):                    42,141          40,955          40,865
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     13,728           6,957           7,027
Total Cell Area:               13,728           6,957           7,027
Leaf Instances:                 3,221           1,855           1,879
Total Instances:                3,221           1,855           1,879
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:54        00:00:41        00:00:29
Real Runtime (h:m:s):        00:02:46        00:00:20        00:01:34
CPU  Elapsed (h:m:s):        00:01:00        00:01:42        00:02:11
Real Elapsed (h:m:s):        00:02:49        00:03:08        00:04:42
Memory (MB):                  1178.64         1183.92         1195.16
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:42
Total Memory (MB):     1195.16
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_syn_mcs4_genus.tcl) 247: puts "The Optimized summary report has been executed, check report"
The Optimized summary report has been executed, check report
@file(Script_syn_mcs4_genus.tcl) 250: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(Script_syn_mcs4_genus.tcl) 251: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    4:57:38 (May13) |  151.0 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:40(00:03:05) |  00:01:34(00:03:05) |  75.9( 65.6) |    5:00:43 (May13) |  527.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:04:42) |  00:00:29(00:01:37) |  24.1( 34.4) |    5:02:20 (May13) |  542.3 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_syn_mcs4_genus.tcl) 257: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m_opt.v
@file(Script_syn_mcs4_genus.tcl) 258: puts "The Optimized netlist has been generated, check netlist"
The Optimized netlist has been generated, check netlist
@file(Script_syn_mcs4_genus.tcl) 263: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(Script_syn_mcs4_genus.tcl) 264: puts "The output constrain file has been executed, check file"
The output constrain file has been executed, check file
@file(Script_syn_mcs4_genus.tcl) 265: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -4> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  05:02:27 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

  Clock    Period 
------------------
20MHz_CLK 50000.0 


   Cost     Critical         Violating 
  Group    Path Slack  TNS     Paths   
---------------------------------------
20MHz_CLK     38759.0   0.0          0 
default      No paths   0.0            
---------------------------------------
Total                   0.0          0 

Instance Count
--------------
Leaf Instance Count             1879 
Physical Instance count            0 
Sequential Instance Count        655 
Combinational Instance Count    1224 
Hierarchical Instance Count        0 

Area
----
Cell Area                          7026.732
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    7026.732
Net Area                           2566.021
Total Area (Cell+Physical+Net)     9592.753

Max Fanout                         655 (sysclk)
Min Fanout                         0 (clear_pad)
Average Fanout                     3.1
Terms to net ratio                 4.0643
Terms to instance ratio            4.0687
Runtime                            129.975193 seconds
Elapsed Runtime                    295 seconds
Genus peak memory usage            1219.19 
Innovus peak memory usage          no_value 
Hostname                           ip-10-16-10-154.rdius.us
[SUSPEND]genus:root: -4> report_units
Units
----------------------------------------
LIBRARY                slow_vdd1v0
Time_unit              :1000ps
Capacitive_load_unit   :1000.0fF
Resistance_unit        :1kohm
Voltage_unit           :1V
Current_unit           :1mA
Power_unit             :mW 

LIBRARY                physical_cells
Time_unit              :0ps
Capacitive_load_unit   :0.0fF
Resistance_unit        :
Voltage_unit           :
Current_unit           :
Power_unit             :mW 

[SUSPEND]genus:root: -4> check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             1
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                     45
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)                 0
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        94
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
[SUSPEND]genus:root: -4> report_messages
  =================
   Message Summary
  =================
--------------------------------------------------------
|   Id    |Sev  |Count |         Message Text          |
--------------------------------------------------------
| SYNTH-8 |Info |    1 |Done incrementally optimizing. |
--------------------------------------------------------
[SUSPEND]genus:root: -4> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  05:06:29 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

[SUSPEND]genus:root: -4> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  05:06:37 am
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

  Clock    Period 
------------------
20MHz_CLK 50000.0 


   Cost     Critical         Violating 
  Group    Path Slack  TNS     Paths   
---------------------------------------
20MHz_CLK     38759.0   0.0          0 
default      No paths   0.0            
---------------------------------------
Total                   0.0          0 

Instance Count
--------------
Leaf Instance Count             1879 
Physical Instance count            0 
Sequential Instance Count        655 
Combinational Instance Count    1224 
Hierarchical Instance Count        0 

Area
----
Cell Area                          7026.732
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    7026.732
Net Area                           2566.021
Total Area (Cell+Physical+Net)     9592.753

Max Fanout                         655 (sysclk)
Min Fanout                         0 (clear_pad)
Average Fanout                     3.1
Terms to net ratio                 4.0643
Terms to instance ratio            4.0687
Runtime                            140.975193 seconds
Elapsed Runtime                    545 seconds
Genus peak memory usage            1219.19 
Innovus peak memory usage          no_value 
Hostname                           ip-10-16-10-154.rdius.us
[SUSPEND]genus:root: -4> report_units
Units
----------------------------------------
LIBRARY                slow_vdd1v0
Time_unit              :1000ps
Capacitive_load_unit   :1000.0fF
Resistance_unit        :1kohm
Voltage_unit           :1V
Current_unit           :1mA
Power_unit             :mW 

LIBRARY                physical_cells
Time_unit              :0ps
Capacitive_load_unit   :0.0fF
Resistance_unit        :
Voltage_unit           :
Current_unit           :
Power_unit             :mW 

This tool has been deprecated, use 'gio open' instead.
See 'gio help open' for more info.

[SUSPEND]genus:root: -4> 
[SUSPEND]genus:root: -4> exit
Normal exit.