# UART based Command and Data Communication System
Verilog implementation of a UART-based Command and Data Communication System. Features a multi-byte packet protocol ([Header][CMD][Data][Checksum]) and a verified control FSM for robust hardware-level data processing.
