// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module blackLevelCorrection (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_Src_rows_dout,
        p_Src_rows_empty_n,
        p_Src_rows_read,
        p_Src_cols_dout,
        p_Src_cols_empty_n,
        p_Src_cols_read,
        p_Src_data_V_V_dout,
        p_Src_data_V_V_empty_n,
        p_Src_data_V_V_read,
        p_Dst_data_V_V_din,
        p_Dst_data_V_V_full_n,
        p_Dst_data_V_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_Src_rows_dout;
input   p_Src_rows_empty_n;
output   p_Src_rows_read;
input  [15:0] p_Src_cols_dout;
input   p_Src_cols_empty_n;
output   p_Src_cols_read;
input  [19:0] p_Src_data_V_V_dout;
input   p_Src_data_V_V_empty_n;
output   p_Src_data_V_V_read;
output  [19:0] p_Dst_data_V_V_din;
input   p_Dst_data_V_V_full_n;
output   p_Dst_data_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_Src_rows_read;
reg p_Src_cols_read;
reg p_Src_data_V_V_read;
reg p_Dst_data_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_Src_rows_blk_n;
reg    p_Src_cols_blk_n;
reg    p_Src_data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln69_reg_341;
reg    p_Dst_data_V_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln69_reg_341_pp0_iter2_reg;
reg   [30:0] rw_ptr_0_i_reg_109;
wire   [30:0] mul_ln59_fu_316_p2;
reg   [30:0] mul_ln59_reg_336;
reg    ap_block_state1;
wire   [0:0] icmp_ln69_fu_138_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln69_reg_341_pp0_iter1_reg;
wire   [30:0] rw_ptr_fu_143_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] trunc_ln647_fu_149_p1;
reg   [9:0] trunc_ln647_reg_350;
wire   [0:0] icmp_ln887_fu_163_p2;
reg   [0:0] icmp_ln887_reg_355;
reg   [9:0] p_Result_78_1_i_reg_360;
wire   [0:0] icmp_ln887_16_fu_189_p2;
reg   [0:0] icmp_ln887_16_reg_365;
wire   [9:0] select_ln301_fu_244_p3;
reg   [9:0] select_ln301_reg_370;
wire   [9:0] select_ln301_6_fu_301_p3;
reg   [9:0] select_ln301_6_reg_375;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_01001;
wire   [14:0] lshr_ln_fu_124_p4;
wire   [4:0] tmp_78_fu_153_p4;
wire   [4:0] tmp_80_fu_179_p4;
wire   [10:0] zext_ln215_fu_195_p1;
wire   [10:0] add_ln1354_fu_198_p2;
wire   [27:0] mul_ln1118_fu_322_p2;
wire   [12:0] tmp_fu_208_p4;
wire   [12:0] select_ln887_fu_217_p3;
wire   [2:0] tmp_79_fu_224_p4;
wire   [0:0] icmp_ln23_fu_234_p2;
wire   [9:0] trunc_ln301_fu_240_p1;
wire   [10:0] zext_ln215_24_fu_252_p1;
wire   [10:0] add_ln1354_1_fu_255_p2;
wire   [27:0] mul_ln1118_16_fu_329_p2;
wire   [12:0] tmp_s_fu_265_p4;
wire   [12:0] select_ln887_2_fu_274_p3;
wire   [2:0] tmp_81_fu_281_p4;
wire   [0:0] icmp_ln23_1_fu_291_p2;
wire   [9:0] trunc_ln301_6_fu_297_p1;
wire   [14:0] mul_ln59_fu_316_p0;
wire   [15:0] mul_ln59_fu_316_p1;
wire   [16:0] mul_ln1118_fu_322_p0;
wire   [10:0] mul_ln1118_fu_322_p1;
wire   [16:0] mul_ln1118_16_fu_329_p0;
wire   [10:0] mul_ln1118_16_fu_329_p1;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [27:0] mul_ln1118_16_fu_329_p10;
wire   [27:0] mul_ln1118_fu_322_p10;
wire   [30:0] mul_ln59_fu_316_p00;
wire   [30:0] mul_ln59_fu_316_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

ISPPipeline_accelbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
ISPPipeline_accelbkb_U31(
    .din0(mul_ln59_fu_316_p0),
    .din1(mul_ln59_fu_316_p1),
    .dout(mul_ln59_fu_316_p2)
);

ISPPipeline_accelcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
ISPPipeline_accelcud_U32(
    .din0(mul_ln1118_fu_322_p0),
    .din1(mul_ln1118_fu_322_p1),
    .dout(mul_ln1118_fu_322_p2)
);

ISPPipeline_accelcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
ISPPipeline_accelcud_U33(
    .din0(mul_ln1118_16_fu_329_p0),
    .din1(mul_ln1118_16_fu_329_p1),
    .dout(mul_ln1118_16_fu_329_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln69_fu_138_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        rw_ptr_0_i_reg_109 <= rw_ptr_fu_143_p2;
    end else if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rw_ptr_0_i_reg_109 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln69_reg_341 <= icmp_ln69_fu_138_p2;
        icmp_ln69_reg_341_pp0_iter1_reg <= icmp_ln69_reg_341;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln69_reg_341_pp0_iter2_reg <= icmp_ln69_reg_341_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln69_reg_341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln887_16_reg_365 <= icmp_ln887_16_fu_189_p2;
        icmp_ln887_reg_355 <= icmp_ln887_fu_163_p2;
        p_Result_78_1_i_reg_360 <= {{p_Src_data_V_V_dout[19:10]}};
        trunc_ln647_reg_350 <= trunc_ln647_fu_149_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mul_ln59_reg_336 <= mul_ln59_fu_316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln69_reg_341_pp0_iter1_reg == 1'd0))) begin
        select_ln301_6_reg_375 <= select_ln301_6_fu_301_p3;
        select_ln301_reg_370 <= select_ln301_fu_244_p3;
    end
end

always @ (*) begin
    if ((icmp_ln69_fu_138_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln69_reg_341_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Dst_data_V_V_blk_n = p_Dst_data_V_V_full_n;
    end else begin
        p_Dst_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln69_reg_341_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Dst_data_V_V_write = 1'b1;
    end else begin
        p_Dst_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Src_cols_blk_n = p_Src_cols_empty_n;
    end else begin
        p_Src_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Src_cols_read = 1'b1;
    end else begin
        p_Src_cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln69_reg_341 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Src_data_V_V_blk_n = p_Src_data_V_V_empty_n;
    end else begin
        p_Src_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln69_reg_341 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Src_data_V_V_read = 1'b1;
    end else begin
        p_Src_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Src_rows_blk_n = p_Src_rows_empty_n;
    end else begin
        p_Src_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Src_rows_read = 1'b1;
    end else begin
        p_Src_rows_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln69_fu_138_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln69_fu_138_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1354_1_fu_255_p2 = ($signed(11'd2016) + $signed(zext_ln215_24_fu_252_p1));

assign add_ln1354_fu_198_p2 = ($signed(11'd2016) + $signed(zext_ln215_fu_195_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln69_reg_341_pp0_iter2_reg == 1'd0) & (p_Dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((icmp_ln69_reg_341 == 1'd0) & (p_Src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln69_reg_341_pp0_iter2_reg == 1'd0) & (p_Dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((icmp_ln69_reg_341 == 1'd0) & (p_Src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln69_reg_341_pp0_iter2_reg == 1'd0) & (p_Dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((icmp_ln69_reg_341 == 1'd0) & (p_Src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_Src_cols_empty_n == 1'b0) | (p_Src_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln69_reg_341 == 1'd0) & (p_Src_data_V_V_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((icmp_ln69_reg_341_pp0_iter2_reg == 1'd0) & (p_Dst_data_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign icmp_ln23_1_fu_291_p2 = ((tmp_81_fu_281_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_234_p2 = ((tmp_79_fu_224_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_138_p2 = ((rw_ptr_0_i_reg_109 == mul_ln59_reg_336) ? 1'b1 : 1'b0);

assign icmp_ln887_16_fu_189_p2 = ((tmp_80_fu_179_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_163_p2 = ((tmp_78_fu_153_p4 == 5'd0) ? 1'b1 : 1'b0);

assign lshr_ln_fu_124_p4 = {{p_Src_cols_dout[15:1]}};

assign mul_ln1118_16_fu_329_p0 = 28'd33826;

assign mul_ln1118_16_fu_329_p1 = mul_ln1118_16_fu_329_p10;

assign mul_ln1118_16_fu_329_p10 = add_ln1354_1_fu_255_p2;

assign mul_ln1118_fu_322_p0 = 28'd33826;

assign mul_ln1118_fu_322_p1 = mul_ln1118_fu_322_p10;

assign mul_ln1118_fu_322_p10 = add_ln1354_fu_198_p2;

assign mul_ln59_fu_316_p0 = mul_ln59_fu_316_p00;

assign mul_ln59_fu_316_p00 = lshr_ln_fu_124_p4;

assign mul_ln59_fu_316_p1 = mul_ln59_fu_316_p10;

assign mul_ln59_fu_316_p10 = p_Src_rows_dout;

assign p_Dst_data_V_V_din = {{select_ln301_6_reg_375}, {select_ln301_reg_370}};

assign rw_ptr_fu_143_p2 = (rw_ptr_0_i_reg_109 + 31'd1);

assign select_ln301_6_fu_301_p3 = ((icmp_ln23_1_fu_291_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln301_6_fu_297_p1);

assign select_ln301_fu_244_p3 = ((icmp_ln23_fu_234_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln301_fu_240_p1);

assign select_ln887_2_fu_274_p3 = ((icmp_ln887_16_reg_365[0:0] === 1'b1) ? 13'd0 : tmp_s_fu_265_p4);

assign select_ln887_fu_217_p3 = ((icmp_ln887_reg_355[0:0] === 1'b1) ? 13'd0 : tmp_fu_208_p4);

assign tmp_78_fu_153_p4 = {{p_Src_data_V_V_dout[9:5]}};

assign tmp_79_fu_224_p4 = {{select_ln887_fu_217_p3[12:10]}};

assign tmp_80_fu_179_p4 = {{p_Src_data_V_V_dout[19:15]}};

assign tmp_81_fu_281_p4 = {{select_ln887_2_fu_274_p3[12:10]}};

assign tmp_fu_208_p4 = {{mul_ln1118_fu_322_p2[27:15]}};

assign tmp_s_fu_265_p4 = {{mul_ln1118_16_fu_329_p2[27:15]}};

assign trunc_ln301_6_fu_297_p1 = select_ln887_2_fu_274_p3[9:0];

assign trunc_ln301_fu_240_p1 = select_ln887_fu_217_p3[9:0];

assign trunc_ln647_fu_149_p1 = p_Src_data_V_V_dout[9:0];

assign zext_ln215_24_fu_252_p1 = p_Result_78_1_i_reg_360;

assign zext_ln215_fu_195_p1 = trunc_ln647_reg_350;

endmodule //blackLevelCorrection
