library IEEE;
use IEEE.std_logic_1164.all;


entity full_adder is 
	port (A, B, Cin : in std_logic;
	Sum, Cout : out std_logic);
	end entity;

architecture full_adder_arch of full_adder is

	component half_adder
	port(A,B : in std_logic;
	Sum, Cout: out std_logic);
	end component;

signal HA1_sum, HA1_Cout, HA2_sum, HA2_Cout : std_logic;

	begin

	HA1: half_adder port map (A,B, HA1_sum, HA1_Cout);
	HA2: half_adder port map (HA1_sum,Cin, Sum, HA2_Cout);

	Cout <= HA_1Cout or HA2_Cout after 1 ns;

end architecture;