INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/SISO_Shift_Registor/SISO_Shift_Registor.srcs/sources_1/new/siso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module siso
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/SISO_Shift_Registor/SISO_Shift_Registor.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/SISO_Shift_Registor/SISO_Shift_Registor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
