digraph "CFG for '_Z10gpu_reducePii' function" {
	label="CFG for '_Z10gpu_reducePii' function";

	Node0x5a14830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = getelementptr i8, i8 addrspace(4)* %3, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = getelementptr inbounds i8, i8 addrspace(4)* %3, i64 12\l  %10 = bitcast i8 addrspace(4)* %9 to i32 addrspace(4)*\l  %11 = load i32, i32 addrspace(4)* %10, align 4, !tbaa !6\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = getelementptr i8, i8 addrspace(4)* %3, i64 6\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 2, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = udiv i32 %11, %8\l  %18 = mul i32 %17, %8\l  %19 = icmp ugt i32 %11, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %12\l  %23 = add i32 %22, %4\l  %24 = mul i32 %23, %16\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %27 = add i32 %24, %25\l  %28 = mul i32 %27, %8\l  %29 = add i32 %28, %26\l  %30 = icmp slt i32 %29, %1\l  br i1 %30, label %31, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5a14830:s0 -> Node0x5a18810;
	Node0x5a14830:s1 -> Node0x5a188a0;
	Node0x5a18810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%31:\l31:                                               \l  %32 = and i32 %1, 1\l  %33 = icmp eq i32 %32, 0\l  %34 = sext i32 %29 to i64\l  %35 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %34\l  %36 = load i32, i32 addrspace(1)* %35, align 4, !tbaa !16\l  br i1 %33, label %43, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5a18810:s0 -> Node0x5a18f30;
	Node0x5a18810:s1 -> Node0x5a18fc0;
	Node0x5a18fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%37:\l37:                                               \l  %38 = add nsw i32 %1, -1\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %42 = icmp slt i32 %36, %41\l  br i1 %42, label %50, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5a18fc0:s0 -> Node0x5a199f0;
	Node0x5a18fc0:s1 -> Node0x5a188a0;
	Node0x5a18f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%43:\l43:                                               \l  %44 = sdiv i32 %1, 2\l  %45 = add nsw i32 %29, %44\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %46\l  %48 = load i32, i32 addrspace(1)* %47, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %49 = icmp slt i32 %36, %48\l  br i1 %49, label %50, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5a18f30:s0 -> Node0x5a199f0;
	Node0x5a18f30:s1 -> Node0x5a188a0;
	Node0x5a199f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%50:\l50:                                               \l  %51 = phi i32 [ %41, %37 ], [ %48, %43 ]\l  store i32 %51, i32 addrspace(1)* %35, align 4, !tbaa !16\l  br label %52\l}"];
	Node0x5a199f0 -> Node0x5a188a0;
	Node0x5a188a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
