// Seed: 4066428534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  assign id_3 = 1;
  wire id_8;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  always @(1) begin : LABEL_0
    id_1 <= id_0;
  end
  wire id_3;
  wire id_4 = id_4, id_5, id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_5 = 0;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
