

================================================================
== Vitis HLS Report for 'node14'
================================================================
* Date:           Wed Oct  2 15:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.764 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.420 us|  3.420 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop80_loop82  |     1025|     1025|         6|          4|          1|   256|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      320|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      948|    -|
|Register             |        -|     -|      571|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      571|     1389|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U1014  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1015  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1016  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1017  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1018  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1019  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1020  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1021  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1022  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1023  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1024  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1025  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1026  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1027  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1028  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U1029  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|   0|  0| 320|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln550_1_fu_2038_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln550_fu_2050_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln552_fu_2214_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln559_fu_2208_p2       |         +|   0|  0|  15|           8|           8|
    |empty_54_fu_2432_p2        |         +|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_882           |       and|   0|  0|   2|           1|           1|
    |icmp_ln550_fu_2032_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln552_fu_2056_p2      |      icmp|   0|  0|  14|           6|           7|
    |empty_55_fu_2126_p2        |        or|   0|  0|   3|           2|           3|
    |select_ln550_1_fu_2074_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln550_fu_2062_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |empty_fu_2120_p2           |       xor|   0|  0|   3|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 121|          55|          47|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_v188_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_v190_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_186                 |   9|          2|    9|         18|
    |v186_0_0_address0                     |  26|          5|    9|         45|
    |v186_0_0_address1                     |  26|          5|    9|         45|
    |v186_0_1_address0                     |  26|          5|    9|         45|
    |v186_0_1_address1                     |  26|          5|    9|         45|
    |v186_0_2_address0                     |  26|          5|    9|         45|
    |v186_0_2_address1                     |  26|          5|    9|         45|
    |v186_0_3_address0                     |  26|          5|    9|         45|
    |v186_0_3_address1                     |  26|          5|    9|         45|
    |v186_0_4_address0                     |  26|          5|    9|         45|
    |v186_0_4_address1                     |  26|          5|    9|         45|
    |v186_0_5_address0                     |  26|          5|    9|         45|
    |v186_0_5_address1                     |  26|          5|    9|         45|
    |v186_0_6_address0                     |  26|          5|    9|         45|
    |v186_0_6_address1                     |  26|          5|    9|         45|
    |v186_0_7_address0                     |  26|          5|    9|         45|
    |v186_0_7_address1                     |  26|          5|    9|         45|
    |v186_1_0_address0                     |  26|          5|    9|         45|
    |v186_1_0_address1                     |  26|          5|    9|         45|
    |v186_1_1_address0                     |  26|          5|    9|         45|
    |v186_1_1_address1                     |  26|          5|    9|         45|
    |v186_1_2_address0                     |  26|          5|    9|         45|
    |v186_1_2_address1                     |  26|          5|    9|         45|
    |v186_1_3_address0                     |  26|          5|    9|         45|
    |v186_1_3_address1                     |  26|          5|    9|         45|
    |v186_1_4_address0                     |  26|          5|    9|         45|
    |v186_1_4_address1                     |  26|          5|    9|         45|
    |v186_1_5_address0                     |  26|          5|    9|         45|
    |v186_1_5_address1                     |  26|          5|    9|         45|
    |v186_1_6_address0                     |  26|          5|    9|         45|
    |v186_1_6_address1                     |  26|          5|    9|         45|
    |v186_1_7_address0                     |  26|          5|    9|         45|
    |v186_1_7_address1                     |  26|          5|    9|         45|
    |v188_fu_182                           |   9|          2|    4|          8|
    |v190_fu_178                           |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 948|        185|  331|       1529|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln559_reg_2966           |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_55_reg_2801            |   1|   0|    2|          1|
    |empty_reg_2795               |   2|   0|    2|          0|
    |icmp_ln550_reg_2735          |   1|   0|    1|          0|
    |indvar_flatten_fu_186        |   9|   0|    9|          0|
    |reg_1958                     |  32|   0|   32|          0|
    |reg_1965                     |  32|   0|   32|          0|
    |reg_1972                     |  32|   0|   32|          0|
    |reg_1979                     |  32|   0|   32|          0|
    |reg_1986                     |  32|   0|   32|          0|
    |reg_1993                     |  32|   0|   32|          0|
    |reg_2000                     |  32|   0|   32|          0|
    |reg_2007                     |  32|   0|   32|          0|
    |tmp_1056_cast_reg_2782       |   2|   0|    4|          2|
    |tmp_42_reg_2971              |   1|   0|    2|          1|
    |tmp_996_reg_2787             |   1|   0|    1|          0|
    |tmp_s_reg_2775               |   2|   0|    2|          0|
    |trunc_ln550_1_reg_2755       |   2|   0|    2|          0|
    |trunc_ln550_reg_2739         |   5|   0|    5|          0|
    |v188_fu_182                  |   4|   0|    4|          0|
    |v190_fu_178                  |   6|   0|    6|          0|
    |v194_10_reg_3489             |  32|   0|   32|          0|
    |v194_13_reg_3494             |  32|   0|   32|          0|
    |v194_14_reg_3499             |  32|   0|   32|          0|
    |v194_27_reg_3504             |  32|   0|   32|          0|
    |v194_28_reg_3509             |  32|   0|   32|          0|
    |v194_29_reg_3514             |  32|   0|   32|          0|
    |v194_30_reg_3519             |  32|   0|   32|          0|
    |v194_32_reg_3484             |  32|   0|   32|          0|
    |zext_ln559_reg_3296          |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 571|   0|  631|         60|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node14|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node14|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node14|  return value|
|v186_0_0_address0    |  out|    9|   ap_memory|      v186_0_0|         array|
|v186_0_0_ce0         |  out|    1|   ap_memory|      v186_0_0|         array|
|v186_0_0_q0          |   in|   32|   ap_memory|      v186_0_0|         array|
|v186_0_0_address1    |  out|    9|   ap_memory|      v186_0_0|         array|
|v186_0_0_ce1         |  out|    1|   ap_memory|      v186_0_0|         array|
|v186_0_0_q1          |   in|   32|   ap_memory|      v186_0_0|         array|
|v186_0_1_address0    |  out|    9|   ap_memory|      v186_0_1|         array|
|v186_0_1_ce0         |  out|    1|   ap_memory|      v186_0_1|         array|
|v186_0_1_q0          |   in|   32|   ap_memory|      v186_0_1|         array|
|v186_0_1_address1    |  out|    9|   ap_memory|      v186_0_1|         array|
|v186_0_1_ce1         |  out|    1|   ap_memory|      v186_0_1|         array|
|v186_0_1_q1          |   in|   32|   ap_memory|      v186_0_1|         array|
|v186_0_2_address0    |  out|    9|   ap_memory|      v186_0_2|         array|
|v186_0_2_ce0         |  out|    1|   ap_memory|      v186_0_2|         array|
|v186_0_2_q0          |   in|   32|   ap_memory|      v186_0_2|         array|
|v186_0_2_address1    |  out|    9|   ap_memory|      v186_0_2|         array|
|v186_0_2_ce1         |  out|    1|   ap_memory|      v186_0_2|         array|
|v186_0_2_q1          |   in|   32|   ap_memory|      v186_0_2|         array|
|v186_0_3_address0    |  out|    9|   ap_memory|      v186_0_3|         array|
|v186_0_3_ce0         |  out|    1|   ap_memory|      v186_0_3|         array|
|v186_0_3_q0          |   in|   32|   ap_memory|      v186_0_3|         array|
|v186_0_3_address1    |  out|    9|   ap_memory|      v186_0_3|         array|
|v186_0_3_ce1         |  out|    1|   ap_memory|      v186_0_3|         array|
|v186_0_3_q1          |   in|   32|   ap_memory|      v186_0_3|         array|
|v186_0_4_address0    |  out|    9|   ap_memory|      v186_0_4|         array|
|v186_0_4_ce0         |  out|    1|   ap_memory|      v186_0_4|         array|
|v186_0_4_q0          |   in|   32|   ap_memory|      v186_0_4|         array|
|v186_0_4_address1    |  out|    9|   ap_memory|      v186_0_4|         array|
|v186_0_4_ce1         |  out|    1|   ap_memory|      v186_0_4|         array|
|v186_0_4_q1          |   in|   32|   ap_memory|      v186_0_4|         array|
|v186_0_5_address0    |  out|    9|   ap_memory|      v186_0_5|         array|
|v186_0_5_ce0         |  out|    1|   ap_memory|      v186_0_5|         array|
|v186_0_5_q0          |   in|   32|   ap_memory|      v186_0_5|         array|
|v186_0_5_address1    |  out|    9|   ap_memory|      v186_0_5|         array|
|v186_0_5_ce1         |  out|    1|   ap_memory|      v186_0_5|         array|
|v186_0_5_q1          |   in|   32|   ap_memory|      v186_0_5|         array|
|v186_0_6_address0    |  out|    9|   ap_memory|      v186_0_6|         array|
|v186_0_6_ce0         |  out|    1|   ap_memory|      v186_0_6|         array|
|v186_0_6_q0          |   in|   32|   ap_memory|      v186_0_6|         array|
|v186_0_6_address1    |  out|    9|   ap_memory|      v186_0_6|         array|
|v186_0_6_ce1         |  out|    1|   ap_memory|      v186_0_6|         array|
|v186_0_6_q1          |   in|   32|   ap_memory|      v186_0_6|         array|
|v186_0_7_address0    |  out|    9|   ap_memory|      v186_0_7|         array|
|v186_0_7_ce0         |  out|    1|   ap_memory|      v186_0_7|         array|
|v186_0_7_q0          |   in|   32|   ap_memory|      v186_0_7|         array|
|v186_0_7_address1    |  out|    9|   ap_memory|      v186_0_7|         array|
|v186_0_7_ce1         |  out|    1|   ap_memory|      v186_0_7|         array|
|v186_0_7_q1          |   in|   32|   ap_memory|      v186_0_7|         array|
|v186_1_0_address0    |  out|    9|   ap_memory|      v186_1_0|         array|
|v186_1_0_ce0         |  out|    1|   ap_memory|      v186_1_0|         array|
|v186_1_0_q0          |   in|   32|   ap_memory|      v186_1_0|         array|
|v186_1_0_address1    |  out|    9|   ap_memory|      v186_1_0|         array|
|v186_1_0_ce1         |  out|    1|   ap_memory|      v186_1_0|         array|
|v186_1_0_q1          |   in|   32|   ap_memory|      v186_1_0|         array|
|v186_1_1_address0    |  out|    9|   ap_memory|      v186_1_1|         array|
|v186_1_1_ce0         |  out|    1|   ap_memory|      v186_1_1|         array|
|v186_1_1_q0          |   in|   32|   ap_memory|      v186_1_1|         array|
|v186_1_1_address1    |  out|    9|   ap_memory|      v186_1_1|         array|
|v186_1_1_ce1         |  out|    1|   ap_memory|      v186_1_1|         array|
|v186_1_1_q1          |   in|   32|   ap_memory|      v186_1_1|         array|
|v186_1_2_address0    |  out|    9|   ap_memory|      v186_1_2|         array|
|v186_1_2_ce0         |  out|    1|   ap_memory|      v186_1_2|         array|
|v186_1_2_q0          |   in|   32|   ap_memory|      v186_1_2|         array|
|v186_1_2_address1    |  out|    9|   ap_memory|      v186_1_2|         array|
|v186_1_2_ce1         |  out|    1|   ap_memory|      v186_1_2|         array|
|v186_1_2_q1          |   in|   32|   ap_memory|      v186_1_2|         array|
|v186_1_3_address0    |  out|    9|   ap_memory|      v186_1_3|         array|
|v186_1_3_ce0         |  out|    1|   ap_memory|      v186_1_3|         array|
|v186_1_3_q0          |   in|   32|   ap_memory|      v186_1_3|         array|
|v186_1_3_address1    |  out|    9|   ap_memory|      v186_1_3|         array|
|v186_1_3_ce1         |  out|    1|   ap_memory|      v186_1_3|         array|
|v186_1_3_q1          |   in|   32|   ap_memory|      v186_1_3|         array|
|v186_1_4_address0    |  out|    9|   ap_memory|      v186_1_4|         array|
|v186_1_4_ce0         |  out|    1|   ap_memory|      v186_1_4|         array|
|v186_1_4_q0          |   in|   32|   ap_memory|      v186_1_4|         array|
|v186_1_4_address1    |  out|    9|   ap_memory|      v186_1_4|         array|
|v186_1_4_ce1         |  out|    1|   ap_memory|      v186_1_4|         array|
|v186_1_4_q1          |   in|   32|   ap_memory|      v186_1_4|         array|
|v186_1_5_address0    |  out|    9|   ap_memory|      v186_1_5|         array|
|v186_1_5_ce0         |  out|    1|   ap_memory|      v186_1_5|         array|
|v186_1_5_q0          |   in|   32|   ap_memory|      v186_1_5|         array|
|v186_1_5_address1    |  out|    9|   ap_memory|      v186_1_5|         array|
|v186_1_5_ce1         |  out|    1|   ap_memory|      v186_1_5|         array|
|v186_1_5_q1          |   in|   32|   ap_memory|      v186_1_5|         array|
|v186_1_6_address0    |  out|    9|   ap_memory|      v186_1_6|         array|
|v186_1_6_ce0         |  out|    1|   ap_memory|      v186_1_6|         array|
|v186_1_6_q0          |   in|   32|   ap_memory|      v186_1_6|         array|
|v186_1_6_address1    |  out|    9|   ap_memory|      v186_1_6|         array|
|v186_1_6_ce1         |  out|    1|   ap_memory|      v186_1_6|         array|
|v186_1_6_q1          |   in|   32|   ap_memory|      v186_1_6|         array|
|v186_1_7_address0    |  out|    9|   ap_memory|      v186_1_7|         array|
|v186_1_7_ce0         |  out|    1|   ap_memory|      v186_1_7|         array|
|v186_1_7_q0          |   in|   32|   ap_memory|      v186_1_7|         array|
|v186_1_7_address1    |  out|    9|   ap_memory|      v186_1_7|         array|
|v186_1_7_ce1         |  out|    1|   ap_memory|      v186_1_7|         array|
|v186_1_7_q1          |   in|   32|   ap_memory|      v186_1_7|         array|
|v187_0_0_0_address0  |  out|    8|   ap_memory|    v187_0_0_0|         array|
|v187_0_0_0_ce0       |  out|    1|   ap_memory|    v187_0_0_0|         array|
|v187_0_0_0_we0       |  out|    1|   ap_memory|    v187_0_0_0|         array|
|v187_0_0_0_d0        |  out|   32|   ap_memory|    v187_0_0_0|         array|
|v187_0_0_1_address0  |  out|    8|   ap_memory|    v187_0_0_1|         array|
|v187_0_0_1_ce0       |  out|    1|   ap_memory|    v187_0_0_1|         array|
|v187_0_0_1_we0       |  out|    1|   ap_memory|    v187_0_0_1|         array|
|v187_0_0_1_d0        |  out|   32|   ap_memory|    v187_0_0_1|         array|
|v187_0_1_0_address0  |  out|    8|   ap_memory|    v187_0_1_0|         array|
|v187_0_1_0_ce0       |  out|    1|   ap_memory|    v187_0_1_0|         array|
|v187_0_1_0_we0       |  out|    1|   ap_memory|    v187_0_1_0|         array|
|v187_0_1_0_d0        |  out|   32|   ap_memory|    v187_0_1_0|         array|
|v187_0_1_1_address0  |  out|    8|   ap_memory|    v187_0_1_1|         array|
|v187_0_1_1_ce0       |  out|    1|   ap_memory|    v187_0_1_1|         array|
|v187_0_1_1_we0       |  out|    1|   ap_memory|    v187_0_1_1|         array|
|v187_0_1_1_d0        |  out|   32|   ap_memory|    v187_0_1_1|         array|
|v187_1_0_0_address0  |  out|    8|   ap_memory|    v187_1_0_0|         array|
|v187_1_0_0_ce0       |  out|    1|   ap_memory|    v187_1_0_0|         array|
|v187_1_0_0_we0       |  out|    1|   ap_memory|    v187_1_0_0|         array|
|v187_1_0_0_d0        |  out|   32|   ap_memory|    v187_1_0_0|         array|
|v187_1_0_1_address0  |  out|    8|   ap_memory|    v187_1_0_1|         array|
|v187_1_0_1_ce0       |  out|    1|   ap_memory|    v187_1_0_1|         array|
|v187_1_0_1_we0       |  out|    1|   ap_memory|    v187_1_0_1|         array|
|v187_1_0_1_d0        |  out|   32|   ap_memory|    v187_1_0_1|         array|
|v187_1_1_0_address0  |  out|    8|   ap_memory|    v187_1_1_0|         array|
|v187_1_1_0_ce0       |  out|    1|   ap_memory|    v187_1_1_0|         array|
|v187_1_1_0_we0       |  out|    1|   ap_memory|    v187_1_1_0|         array|
|v187_1_1_0_d0        |  out|   32|   ap_memory|    v187_1_1_0|         array|
|v187_1_1_1_address0  |  out|    8|   ap_memory|    v187_1_1_1|         array|
|v187_1_1_1_ce0       |  out|    1|   ap_memory|    v187_1_1_1|         array|
|v187_1_1_1_we0       |  out|    1|   ap_memory|    v187_1_1_1|         array|
|v187_1_1_1_d0        |  out|   32|   ap_memory|    v187_1_1_1|         array|
|v187_2_0_0_address0  |  out|    8|   ap_memory|    v187_2_0_0|         array|
|v187_2_0_0_ce0       |  out|    1|   ap_memory|    v187_2_0_0|         array|
|v187_2_0_0_we0       |  out|    1|   ap_memory|    v187_2_0_0|         array|
|v187_2_0_0_d0        |  out|   32|   ap_memory|    v187_2_0_0|         array|
|v187_2_0_1_address0  |  out|    8|   ap_memory|    v187_2_0_1|         array|
|v187_2_0_1_ce0       |  out|    1|   ap_memory|    v187_2_0_1|         array|
|v187_2_0_1_we0       |  out|    1|   ap_memory|    v187_2_0_1|         array|
|v187_2_0_1_d0        |  out|   32|   ap_memory|    v187_2_0_1|         array|
|v187_2_1_0_address0  |  out|    8|   ap_memory|    v187_2_1_0|         array|
|v187_2_1_0_ce0       |  out|    1|   ap_memory|    v187_2_1_0|         array|
|v187_2_1_0_we0       |  out|    1|   ap_memory|    v187_2_1_0|         array|
|v187_2_1_0_d0        |  out|   32|   ap_memory|    v187_2_1_0|         array|
|v187_2_1_1_address0  |  out|    8|   ap_memory|    v187_2_1_1|         array|
|v187_2_1_1_ce0       |  out|    1|   ap_memory|    v187_2_1_1|         array|
|v187_2_1_1_we0       |  out|    1|   ap_memory|    v187_2_1_1|         array|
|v187_2_1_1_d0        |  out|   32|   ap_memory|    v187_2_1_1|         array|
|v187_3_0_0_address0  |  out|    8|   ap_memory|    v187_3_0_0|         array|
|v187_3_0_0_ce0       |  out|    1|   ap_memory|    v187_3_0_0|         array|
|v187_3_0_0_we0       |  out|    1|   ap_memory|    v187_3_0_0|         array|
|v187_3_0_0_d0        |  out|   32|   ap_memory|    v187_3_0_0|         array|
|v187_3_0_1_address0  |  out|    8|   ap_memory|    v187_3_0_1|         array|
|v187_3_0_1_ce0       |  out|    1|   ap_memory|    v187_3_0_1|         array|
|v187_3_0_1_we0       |  out|    1|   ap_memory|    v187_3_0_1|         array|
|v187_3_0_1_d0        |  out|   32|   ap_memory|    v187_3_0_1|         array|
|v187_3_1_0_address0  |  out|    8|   ap_memory|    v187_3_1_0|         array|
|v187_3_1_0_ce0       |  out|    1|   ap_memory|    v187_3_1_0|         array|
|v187_3_1_0_we0       |  out|    1|   ap_memory|    v187_3_1_0|         array|
|v187_3_1_0_d0        |  out|   32|   ap_memory|    v187_3_1_0|         array|
|v187_3_1_1_address0  |  out|    8|   ap_memory|    v187_3_1_1|         array|
|v187_3_1_1_ce0       |  out|    1|   ap_memory|    v187_3_1_1|         array|
|v187_3_1_1_we0       |  out|    1|   ap_memory|    v187_3_1_1|         array|
|v187_3_1_1_d0        |  out|   32|   ap_memory|    v187_3_1_1|         array|
|v187_4_0_0_address0  |  out|    8|   ap_memory|    v187_4_0_0|         array|
|v187_4_0_0_ce0       |  out|    1|   ap_memory|    v187_4_0_0|         array|
|v187_4_0_0_we0       |  out|    1|   ap_memory|    v187_4_0_0|         array|
|v187_4_0_0_d0        |  out|   32|   ap_memory|    v187_4_0_0|         array|
|v187_4_0_1_address0  |  out|    8|   ap_memory|    v187_4_0_1|         array|
|v187_4_0_1_ce0       |  out|    1|   ap_memory|    v187_4_0_1|         array|
|v187_4_0_1_we0       |  out|    1|   ap_memory|    v187_4_0_1|         array|
|v187_4_0_1_d0        |  out|   32|   ap_memory|    v187_4_0_1|         array|
|v187_4_1_0_address0  |  out|    8|   ap_memory|    v187_4_1_0|         array|
|v187_4_1_0_ce0       |  out|    1|   ap_memory|    v187_4_1_0|         array|
|v187_4_1_0_we0       |  out|    1|   ap_memory|    v187_4_1_0|         array|
|v187_4_1_0_d0        |  out|   32|   ap_memory|    v187_4_1_0|         array|
|v187_4_1_1_address0  |  out|    8|   ap_memory|    v187_4_1_1|         array|
|v187_4_1_1_ce0       |  out|    1|   ap_memory|    v187_4_1_1|         array|
|v187_4_1_1_we0       |  out|    1|   ap_memory|    v187_4_1_1|         array|
|v187_4_1_1_d0        |  out|   32|   ap_memory|    v187_4_1_1|         array|
|v187_5_0_0_address0  |  out|    8|   ap_memory|    v187_5_0_0|         array|
|v187_5_0_0_ce0       |  out|    1|   ap_memory|    v187_5_0_0|         array|
|v187_5_0_0_we0       |  out|    1|   ap_memory|    v187_5_0_0|         array|
|v187_5_0_0_d0        |  out|   32|   ap_memory|    v187_5_0_0|         array|
|v187_5_0_1_address0  |  out|    8|   ap_memory|    v187_5_0_1|         array|
|v187_5_0_1_ce0       |  out|    1|   ap_memory|    v187_5_0_1|         array|
|v187_5_0_1_we0       |  out|    1|   ap_memory|    v187_5_0_1|         array|
|v187_5_0_1_d0        |  out|   32|   ap_memory|    v187_5_0_1|         array|
|v187_5_1_0_address0  |  out|    8|   ap_memory|    v187_5_1_0|         array|
|v187_5_1_0_ce0       |  out|    1|   ap_memory|    v187_5_1_0|         array|
|v187_5_1_0_we0       |  out|    1|   ap_memory|    v187_5_1_0|         array|
|v187_5_1_0_d0        |  out|   32|   ap_memory|    v187_5_1_0|         array|
|v187_5_1_1_address0  |  out|    8|   ap_memory|    v187_5_1_1|         array|
|v187_5_1_1_ce0       |  out|    1|   ap_memory|    v187_5_1_1|         array|
|v187_5_1_1_we0       |  out|    1|   ap_memory|    v187_5_1_1|         array|
|v187_5_1_1_d0        |  out|   32|   ap_memory|    v187_5_1_1|         array|
|v187_6_0_0_address0  |  out|    8|   ap_memory|    v187_6_0_0|         array|
|v187_6_0_0_ce0       |  out|    1|   ap_memory|    v187_6_0_0|         array|
|v187_6_0_0_we0       |  out|    1|   ap_memory|    v187_6_0_0|         array|
|v187_6_0_0_d0        |  out|   32|   ap_memory|    v187_6_0_0|         array|
|v187_6_0_1_address0  |  out|    8|   ap_memory|    v187_6_0_1|         array|
|v187_6_0_1_ce0       |  out|    1|   ap_memory|    v187_6_0_1|         array|
|v187_6_0_1_we0       |  out|    1|   ap_memory|    v187_6_0_1|         array|
|v187_6_0_1_d0        |  out|   32|   ap_memory|    v187_6_0_1|         array|
|v187_6_1_0_address0  |  out|    8|   ap_memory|    v187_6_1_0|         array|
|v187_6_1_0_ce0       |  out|    1|   ap_memory|    v187_6_1_0|         array|
|v187_6_1_0_we0       |  out|    1|   ap_memory|    v187_6_1_0|         array|
|v187_6_1_0_d0        |  out|   32|   ap_memory|    v187_6_1_0|         array|
|v187_6_1_1_address0  |  out|    8|   ap_memory|    v187_6_1_1|         array|
|v187_6_1_1_ce0       |  out|    1|   ap_memory|    v187_6_1_1|         array|
|v187_6_1_1_we0       |  out|    1|   ap_memory|    v187_6_1_1|         array|
|v187_6_1_1_d0        |  out|   32|   ap_memory|    v187_6_1_1|         array|
|v187_7_0_0_address0  |  out|    8|   ap_memory|    v187_7_0_0|         array|
|v187_7_0_0_ce0       |  out|    1|   ap_memory|    v187_7_0_0|         array|
|v187_7_0_0_we0       |  out|    1|   ap_memory|    v187_7_0_0|         array|
|v187_7_0_0_d0        |  out|   32|   ap_memory|    v187_7_0_0|         array|
|v187_7_0_1_address0  |  out|    8|   ap_memory|    v187_7_0_1|         array|
|v187_7_0_1_ce0       |  out|    1|   ap_memory|    v187_7_0_1|         array|
|v187_7_0_1_we0       |  out|    1|   ap_memory|    v187_7_0_1|         array|
|v187_7_0_1_d0        |  out|   32|   ap_memory|    v187_7_0_1|         array|
|v187_7_1_0_address0  |  out|    8|   ap_memory|    v187_7_1_0|         array|
|v187_7_1_0_ce0       |  out|    1|   ap_memory|    v187_7_1_0|         array|
|v187_7_1_0_we0       |  out|    1|   ap_memory|    v187_7_1_0|         array|
|v187_7_1_0_d0        |  out|   32|   ap_memory|    v187_7_1_0|         array|
|v187_7_1_1_address0  |  out|    8|   ap_memory|    v187_7_1_1|         array|
|v187_7_1_1_ce0       |  out|    1|   ap_memory|    v187_7_1_1|         array|
|v187_7_1_1_we0       |  out|    1|   ap_memory|    v187_7_1_1|         array|
|v187_7_1_1_d0        |  out|   32|   ap_memory|    v187_7_1_1|         array|
+---------------------+-----+-----+------------+--------------+--------------+

