<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.1.288.0" title="fpga_top_som_connectivity" device="LIFCL-33U-7CTG104C" performance_grade="7_High-Performance_1.0V" default_implementation="impl">
    <Options/>
    <Implementation title="impl" dir="impl_connectivity" description="impl" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="wb2axi4">
            <Option name="include path" value="ip/wb_common;src"/>
            <Option name="top" value="fpga_top_som_connectivity"/>
        </Options>
        <Source name="src/VexRiscv.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/som.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/fpga_top_som_connectivity.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="fpga_top_som_connectivity"/>
        </Source>
        <Source name="src/wb_intercon.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="src/wb_csr.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="ip/main_pll/main_pll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ip/b2p_2lane/b2p_2lane.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ip/rx_dphy_s_2lane/rx_dphy_s_2lane.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ip/tx_dphy_s_2lane/tx_dphy_s_2lane.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ip/p2b_2lane/p2b_2lane.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ip/p2b_2l_yuv422_8/p2b_2l_yuv422_8.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ip/int_osc/rtl/int_osc.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ip/wb_intercon/rtl/verilog/wb_mux.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ip/wb_ram/rtl/verilog/wb_ram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ip/wb_ram/rtl/verilog/wb_ram_generic.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="common/activity_detect.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/fpga_reset.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/colorbar_gen_alt.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/rst_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/mipi_to_pixel.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/pixel_to_mipi.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/wb2lmmi.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/wb_cdc_mod.v" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/one_shot.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="src/image_stats.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="common/wb2axi4.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="src/TinyClunx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="common/wb_reg.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="ip/main_pll_60/main_pll_60.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="fpga_top_som_connectivity.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="src/constraints/fpga_top_som_connectivity.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="src/constraints/fpga_top_som_connectivity.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="src/debug/debug_mipi_rx.rvl" type="Reveal" type_short="Reveal" excluded="TRUE">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="fpga_top_som_connectivity.sty"/>
</RadiantProject>
