{
  "design": {
    "design_info": {
      "boundary_crc": "0x67AE3935BFA129BA",
      "device": "xczu17eg-ffvc1760-2-e",
      "name": "sys_top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "axi_bram_ctrl_2": "",
      "axi_bram_ctrl_3": "",
      "bch_sccs_256B_21B_13b_0": "",
      "bch_sccs_256B_21B_13b_1": "",
      "bch_sccs_256B_21B_13b_2": "",
      "bch_sccs_256B_21B_13b_3": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": "",
      "gpic_0": {
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_cc": ""
        }
      },
      "gpic_0_sub_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m02_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m04_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m06_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        }
      },
      "gpic_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        }
      },
      "gpic_0_sub": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        }
      },
      "hpic_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_cc_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_cc_df": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "auto_us_cc_df": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {}
      },
      "pll_bank11": "",
      "pll_bank12": "",
      "pll_bank13": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_2": "",
      "t4nfc_hlper_0": "",
      "t4nfc_hlper_1": "",
      "t4nfc_hlper_2": "",
      "t4nfc_hlper_3": "",
      "bch_skes_256B_21B_13b_0": "",
      "iodelay_if_0": "",
      "iodelay_if_0_dqs": "",
      "pll_bank13_psr": "",
      "pll_bank11_psr": "",
      "pll_bank12_psr": "",
      "pll_bank10": "",
      "pll_bank10_psr": "",
      "xlconcat_0": "",
      "smartconnect_0": "",
      "proc_sys_reset_6": "",
      "proc_sys_reset_7": "",
      "v2nfc_0": "",
      "v2nfc_1": "",
      "v2nfc_2": "",
      "v2nfc_3": "",
      "nvme_ctrl_0": ""
    },
    "interface_ports": {
      "nand_if_0": {
        "mode": "Master",
        "vlnv": "enclab:user:nand_if_rtl:1.0"
      },
      "nand_if_1": {
        "mode": "Master",
        "vlnv": "enclab:user:nand_if_rtl:1.0"
      },
      "nand_if_2": {
        "mode": "Master",
        "vlnv": "enclab:user:nand_if_rtl:1.0"
      },
      "nand_if_3": {
        "mode": "Master",
        "vlnv": "enclab:user:nand_if_rtl:1.0"
      },
      "pci_exp_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_ref": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "user_lnk_up_0": {
        "direction": "O"
      },
      "pcie_perst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "sys_top_zynq_ultra_ps_e_0_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1########################SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#############Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out##n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper##scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd########################sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#############rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "799.992004"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.320068"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "399.996002"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1066"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__DDRC__ADDR_MIRROR": {
            "value": "1"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DQMAP_0_3": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_12_15": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_16_19": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_20_23": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_24_27": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_28_31": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_32_35": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_36_39": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_40_43": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_44_47": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_48_51": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_4_7": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_52_55": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_56_59": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_60_63": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_64_67": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_68_71": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_8_11": {
            "value": "0"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "32 Bits"
          },
          "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_LP4_SLOWBOOT": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "LPDDR 4"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "LPDDR4_2133"
          },
          "PSU__DDRC__T_FAW": {
            "value": "40.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "42"
          },
          "PSU__DDRC__T_RC": {
            "value": "63"
          },
          "PSU__DDRC__T_RCD": {
            "value": "20"
          },
          "PSU__DDRC__T_RP": {
            "value": "23"
          },
          "PSU__DDRC__VENDOR_PART": {
            "value": "OTHERS"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.000"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "1"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[91:0]"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "4"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK2_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK3_BUF": {
            "value": "TRUE"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "sys_top_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45000000 32 > sys_top blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "sys_top_axi_bram_ctrl_1_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45100000 32 > sys_top blk_mem_gen_1",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "sys_top_axi_bram_ctrl_2_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45200000 32 > sys_top blk_mem_gen_2",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "sys_top_axi_bram_ctrl_3_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45300000 32 > sys_top blk_mem_gen_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "bch_sccs_256B_21B_13b_0": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_0_0"
      },
      "bch_sccs_256B_21B_13b_1": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_1_0"
      },
      "bch_sccs_256B_21B_13b_2": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_2_0"
      },
      "bch_sccs_256B_21B_13b_3": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_3_0"
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sys_top_blk_mem_gen_0_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sys_top_blk_mem_gen_1_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sys_top_blk_mem_gen_2_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sys_top_blk_mem_gen_3_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "gpic_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "sys_top_gpic_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "sys_top_s00_data_fifo_185"
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_0"
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "auto_cc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_gpic_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "gpic_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "gpic_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "gpic_0_sub_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "sys_top_gpic_0_sub_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "8"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "sys_top_xbar_8",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "sys_top_s00_data_fifo_186"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_1"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "sys_top_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_2"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_3"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "sys_top_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_4"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_3",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_5"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_4",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "sys_top_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_6"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_5",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_ds_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_7"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_6",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "sys_top_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_8"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_7",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_ds_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "gpic_0_sub_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "gpic_0_sub_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "gpic_0_sub_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          }
        }
      },
      "gpic_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "sys_top_gpic_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "sys_top_xbar_12",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "sys_top_s00_data_fifo_187"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "sys_top_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_8",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_9"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_ds_9",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "gpic_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_gpic_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_gpic_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "gpic_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "gpic_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "gpic_0_sub": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "sys_top_gpic_1_1",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "sys_top_xbar_10",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "sys_top_s00_data_fifo_188"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_10"
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "sys_top_auto_cc_11"
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_0_sub_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_gpic_0_sub": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_gpic_0_sub": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "gpic_0_sub_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "gpic_0_sub_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "hpic_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "sys_top_hpic_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "4"
          },
          "XBAR_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "sys_top_xbar_11",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "sys_top_s00_regslice_0"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_us_cc_df_0",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "sys_top_s01_regslice_0"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_us_cc_df_1",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "sys_top_s02_regslice_0"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_us_cc_df_2",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s02_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "sys_top_s03_regslice_0"
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "sys_top_auto_us_cc_df_3",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              },
              "auto_us_cc_df_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              },
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "hpic_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "hpic_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "hpic_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "hpic_0_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "m00_couplers_to_hpic_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "hpic_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "hpic_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "pll_bank11": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "sys_top_pll_bank11_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "139.132"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "154.682"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "0"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "163.701"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "154.682"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "124.137"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "154.682"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "No_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "24.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "0.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "24"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "6"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PHASESHIFT_MODE": {
            "value": "LATENCY"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "pll_bank12": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "sys_top_pll_bank12_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "106.955"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "118.642"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "96.669"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.0"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "16.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "32"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "pll_bank13": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "sys_top_pll_bank13_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "106.955"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "118.642"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "96.669"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.0"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "16.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "32"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_0_0"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_2_0"
      },
      "t4nfc_hlper_0": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "xci_name": "sys_top_t4nfc_hlper_0_0"
      },
      "t4nfc_hlper_1": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "xci_name": "sys_top_t4nfc_hlper_1_0"
      },
      "t4nfc_hlper_2": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "xci_name": "sys_top_t4nfc_hlper_2_0"
      },
      "t4nfc_hlper_3": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "xci_name": "sys_top_t4nfc_hlper_3_0"
      },
      "bch_skes_256B_21B_13b_0": {
        "vlnv": "enclab:user:bch_skes_256B_21B_13b:1.0.2",
        "xci_name": "sys_top_bch_skes_256B_21B_13b_0_0"
      },
      "iodelay_if_0": {
        "vlnv": "ENCLab:user:iodelay_if:1.0.0",
        "xci_name": "sys_top_iodelay_if_0_0"
      },
      "iodelay_if_0_dqs": {
        "vlnv": "ENCLab:user:iodelay_if:1.0.0",
        "xci_name": "sys_top_iodelay_if_0_2"
      },
      "pll_bank13_psr": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_1_0"
      },
      "pll_bank11_psr": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_3_0"
      },
      "pll_bank12_psr": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_4_0"
      },
      "pll_bank10": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "sys_top_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "106.955"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "118.642"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "96.669"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "120.362"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.0"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "16.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "32"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "pll_bank10_psr": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_5_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "sys_top_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "sys_top_smartconnect_0_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "proc_sys_reset_6": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_6_0"
      },
      "proc_sys_reset_7": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "sys_top_proc_sys_reset_7_0"
      },
      "v2nfc_0": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "xci_name": "sys_top_v2nfc_0_0",
        "parameters": {
          "BufferType": {
            "value": "1"
          },
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "1100"
          },
          "IDelayValue": {
            "value": "1100"
          },
          "InputClockBufferType": {
            "value": "1"
          }
        }
      },
      "v2nfc_1": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "xci_name": "sys_top_v2nfc_0_1",
        "parameters": {
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "1100"
          },
          "IDelayCtrlInst": {
            "value": "1"
          },
          "IDelayValue": {
            "value": "1100"
          },
          "InputClockBufferType": {
            "value": "1"
          }
        }
      },
      "v2nfc_2": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "xci_name": "sys_top_v2nfc_0_2",
        "parameters": {
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "1100"
          },
          "IDelayValue": {
            "value": "1100"
          },
          "InputClockBufferType": {
            "value": "1"
          }
        }
      },
      "v2nfc_3": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "xci_name": "sys_top_v2nfc_2_0",
        "parameters": {
          "BufferType": {
            "value": "1"
          },
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "1100"
          },
          "IDelayValue": {
            "value": "1100"
          },
          "InputClockBufferType": {
            "value": "1"
          }
        }
      },
      "nvme_ctrl_0": {
        "vlnv": "crztech:user:nvme_ctrl:1.0",
        "xci_name": "sys_top_nvme_ctrl_0_0",
        "parameters": {
          "C_PCIE_DATA_WIDTH": {
            "value": "512"
          },
          "C_S0_AXI_HIGHADDR": {
            "value": "0xA000FFFF"
          }
        }
      }
    },
    "interface_nets": {
      "bch_sccs_256B_21B_13b_0_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_0/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch0_if"
        ]
      },
      "bch_sccs_256B_21B_13b_1_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_1/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch1_if"
        ]
      },
      "gpic_0_sub_0_M02_AXI": {
        "interface_ports": [
          "t4nfc_hlper_1/nfch_cmd_if",
          "gpic_0_sub_0/M02_AXI"
        ]
      },
      "v2nfc_3_nand_if": {
        "interface_ports": [
          "nand_if_3",
          "v2nfc_3/nand_if"
        ]
      },
      "bch_sccs_256B_21B_13b_1_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_1/from_ecc_if",
          "t4nfc_hlper_1/from_ecc_if"
        ]
      },
      "pcie_ref_0_1": {
        "interface_ports": [
          "pcie_ref",
          "nvme_ctrl_0/pcie_ref"
        ]
      },
      "nvme_ctrl_0_pci_exp": {
        "interface_ports": [
          "pci_exp_0",
          "nvme_ctrl_0/pci_exp"
        ]
      },
      "gpic_0_sub_M01_AXI": {
        "interface_ports": [
          "gpic_0_sub/M01_AXI",
          "iodelay_if_0_dqs/ctrl__s"
        ]
      },
      "gpic_0_sub_M00_AXI": {
        "interface_ports": [
          "gpic_0_sub/M00_AXI",
          "iodelay_if_0/ctrl__s"
        ]
      },
      "gpic_0_sub_0_M06_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M06_AXI",
          "t4nfc_hlper_3/nfch_cmd_if"
        ]
      },
      "t4nfc_hlper_3_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_3/BRAM_PORTA",
          "t4nfc_hlper_3/ucode_if"
        ]
      },
      "t4nfc_hlper_0_to_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_0/to_ecc_if",
          "t4nfc_hlper_0/to_ecc_if"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
        ]
      },
      "bch_sccs_256B_21B_13b_3_from_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_3/from_ecc_if",
          "bch_sccs_256B_21B_13b_3/from_ecc_if"
        ]
      },
      "v2nfc_0_nand_if": {
        "interface_ports": [
          "nand_if_0",
          "v2nfc_0/nand_if"
        ]
      },
      "t4nfc_hlper_2_ucode_if": {
        "interface_ports": [
          "t4nfc_hlper_2/ucode_if",
          "blk_mem_gen_2/BRAM_PORTA"
        ]
      },
      "gpic_0_M07_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M07_AXI",
          "axi_bram_ctrl_3/S_AXI"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "hpic_0/S02_AXI",
          "t4nfc_hlper_2/nfch_data_if"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "gpic_0/M00_AXI",
          "gpic_0_sub_0/S00_AXI"
        ]
      },
      "v2nfc_1_nand_if": {
        "interface_ports": [
          "nand_if_1",
          "v2nfc_1/nand_if"
        ]
      },
      "t4nfc_hlper_3_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_3/to_ecc_if",
          "bch_sccs_256B_21B_13b_3/to_ecc_if"
        ]
      },
      "gpic_0_M01_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M01_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "t4nfc_hlper_0_ucode_if": {
        "interface_ports": [
          "t4nfc_hlper_0/ucode_if",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "t4nfc_hlper_1_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_1/v2nfc_if",
          "v2nfc_1/v2nfc_if"
        ]
      },
      "gpic_0_sub_0_M04_AXI": {
        "interface_ports": [
          "t4nfc_hlper_2/nfch_cmd_if",
          "gpic_0_sub_0/M04_AXI"
        ]
      },
      "t4nfc_hlper_0_nfch_data_if": {
        "interface_ports": [
          "t4nfc_hlper_0/nfch_data_if",
          "hpic_0/S00_AXI"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_3/BRAM_PORTA",
          "blk_mem_gen_3/BRAM_PORTB"
        ]
      },
      "t4nfc_hlper_3_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_3/v2nfc_if",
          "v2nfc_3/v2nfc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_3_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_3/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch3_if"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "gpic_1/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "gpic_0_sub_0_M00_AXI": {
        "interface_ports": [
          "t4nfc_hlper_0/nfch_cmd_if",
          "gpic_0_sub_0/M00_AXI"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_2/BRAM_PORTA",
          "blk_mem_gen_2/BRAM_PORTB"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "hpic_0/S01_AXI",
          "t4nfc_hlper_1/nfch_data_if"
        ]
      },
      "gpic_0_M05_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M05_AXI",
          "axi_bram_ctrl_2/S_AXI"
        ]
      },
      "gpic_1_M01_AXI": {
        "interface_ports": [
          "gpic_1/M01_AXI",
          "nvme_ctrl_0/s0_axi"
        ]
      },
      "gpic_0_M03_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M03_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "t4nfc_hlper_1_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTA",
          "t4nfc_hlper_1/ucode_if"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "gpic_0/S00_AXI"
        ]
      },
      "bch_sccs_256B_21B_13b_2_from_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_2/from_ecc_if",
          "bch_sccs_256B_21B_13b_2/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_2_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_2/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch2_if"
        ]
      },
      "v2nfc_2_nand_if": {
        "interface_ports": [
          "nand_if_2",
          "v2nfc_2/nand_if"
        ]
      },
      "t4nfc_hlper_2_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_2/to_ecc_if",
          "bch_sccs_256B_21B_13b_2/to_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_0_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_0/from_ecc_if",
          "t4nfc_hlper_0/from_ecc_if"
        ]
      },
      "gpic_1_M00_AXI": {
        "interface_ports": [
          "gpic_1/M00_AXI",
          "gpic_0_sub/S00_AXI"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "hpic_0/S03_AXI",
          "t4nfc_hlper_3/nfch_data_if"
        ]
      },
      "t4nfc_hlper_2_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_2/v2nfc_if",
          "v2nfc_2/v2nfc_if"
        ]
      },
      "t4nfc_hlper_0_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_0/v2nfc_if",
          "v2nfc_0/v2nfc_if"
        ]
      },
      "t4nfc_hlper_1_to_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_1/to_ecc_if",
          "t4nfc_hlper_1/to_ecc_if"
        ]
      },
      "hpic_0_M00_AXI": {
        "interface_ports": [
          "hpic_0/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "nvme_ctrl_0_m0_axi": {
        "interface_ports": [
          "nvme_ctrl_0/m0_axi",
          "smartconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "gpic_0/M00_ACLK",
          "gpic_0_sub_0/ACLK",
          "gpic_0_sub_0/S00_ACLK",
          "gpic_0_sub/M00_ACLK",
          "pll_bank11/clk_in1",
          "pll_bank12/clk_in1",
          "pll_bank13/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk",
          "bch_skes_256B_21B_13b_0/iClock",
          "gpic_0_sub/M01_ACLK",
          "iodelay_if_0/sys__clk",
          "iodelay_if_0_dqs/sys__clk",
          "pll_bank10/clk_in1"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk1",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "gpic_0/ACLK",
          "gpic_0/S00_ACLK",
          "gpic_1/ACLK",
          "gpic_1/S00_ACLK",
          "gpic_1/M00_ACLK",
          "gpic_0_sub/ACLK",
          "gpic_0_sub/S00_ACLK",
          "hpic_0/ACLK",
          "hpic_0/M00_ACLK",
          "proc_sys_reset_2/slowest_sync_clk"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "gpic_0_sub_0/ARESETN"
        ]
      },
      "proc_sys_reset_2_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_2/interconnect_aresetn",
          "gpic_0/ARESETN",
          "gpic_1/ARESETN",
          "gpic_0_sub/ARESETN",
          "hpic_0/ARESETN"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "gpic_0/M00_ARESETN",
          "gpic_0_sub_0/S00_ARESETN",
          "gpic_0_sub/M00_ARESETN",
          "gpic_0_sub/M01_ARESETN",
          "iodelay_if_0/sys__srstn",
          "iodelay_if_0_dqs/sys__srstn"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_2/peripheral_aresetn",
          "gpic_0/S00_ARESETN",
          "gpic_1/S00_ARESETN",
          "gpic_1/M00_ARESETN",
          "gpic_0_sub/S00_ARESETN",
          "hpic_0/M00_ARESETN"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "bch_skes_256B_21B_13b_0/iReset",
          "pll_bank10/reset",
          "pll_bank11/reset",
          "pll_bank12/reset",
          "pll_bank13/reset"
        ]
      },
      "v2nfc_0_oReadyBusy": {
        "ports": [
          "v2nfc_0/oReadyBusy",
          "t4nfc_hlper_0/iReadyBusy"
        ]
      },
      "v2nfc_1_oReadyBusy": {
        "ports": [
          "v2nfc_1/oReadyBusy",
          "t4nfc_hlper_1/iReadyBusy"
        ]
      },
      "v2nfc_2_oReadyBusy": {
        "ports": [
          "v2nfc_2/oReadyBusy",
          "t4nfc_hlper_2/iReadyBusy"
        ]
      },
      "v2nfc_3_oReadyBusy": {
        "ports": [
          "v2nfc_3/oReadyBusy",
          "t4nfc_hlper_3/iReadyBusy"
        ]
      },
      "iodelay_if_0_iodly_00__tap": {
        "ports": [
          "iodelay_if_0/iodly_00__tap",
          "v2nfc_0/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_00__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_00__tap_load",
          "v2nfc_0/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_01__tap": {
        "ports": [
          "iodelay_if_0/iodly_01__tap",
          "v2nfc_0/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_01__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_01__tap_load",
          "v2nfc_0/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_02__tap": {
        "ports": [
          "iodelay_if_0/iodly_02__tap",
          "v2nfc_0/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_02__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_02__tap_load",
          "v2nfc_0/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_03__tap": {
        "ports": [
          "iodelay_if_0/iodly_03__tap",
          "v2nfc_0/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_03__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_03__tap_load",
          "v2nfc_0/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_04__tap": {
        "ports": [
          "iodelay_if_0/iodly_04__tap",
          "v2nfc_0/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_04__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_04__tap_load",
          "v2nfc_0/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_05__tap": {
        "ports": [
          "iodelay_if_0/iodly_05__tap",
          "v2nfc_0/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_05__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_05__tap_load",
          "v2nfc_0/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_06__tap": {
        "ports": [
          "iodelay_if_0/iodly_06__tap",
          "v2nfc_0/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_06__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_06__tap_load",
          "v2nfc_0/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_07__tap": {
        "ports": [
          "iodelay_if_0/iodly_07__tap",
          "v2nfc_0/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_07__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_07__tap_load",
          "v2nfc_0/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_08__tap": {
        "ports": [
          "iodelay_if_0/iodly_08__tap",
          "v2nfc_1/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_08__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_08__tap_load",
          "v2nfc_1/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_09__tap": {
        "ports": [
          "iodelay_if_0/iodly_09__tap",
          "v2nfc_1/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_09__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_09__tap_load",
          "v2nfc_1/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_10__tap": {
        "ports": [
          "iodelay_if_0/iodly_10__tap",
          "v2nfc_1/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_10__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_10__tap_load",
          "v2nfc_1/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_11__tap": {
        "ports": [
          "iodelay_if_0/iodly_11__tap",
          "v2nfc_1/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_11__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_11__tap_load",
          "v2nfc_1/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_12__tap": {
        "ports": [
          "iodelay_if_0/iodly_12__tap",
          "v2nfc_1/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_12__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_12__tap_load",
          "v2nfc_1/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_13__tap": {
        "ports": [
          "iodelay_if_0/iodly_13__tap",
          "v2nfc_1/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_13__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_13__tap_load",
          "v2nfc_1/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_14__tap": {
        "ports": [
          "iodelay_if_0/iodly_14__tap",
          "v2nfc_1/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_14__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_14__tap_load",
          "v2nfc_1/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_15__tap": {
        "ports": [
          "iodelay_if_0/iodly_15__tap",
          "v2nfc_1/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_15__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_15__tap_load",
          "v2nfc_1/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_16__tap": {
        "ports": [
          "iodelay_if_0/iodly_16__tap",
          "v2nfc_2/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_16__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_16__tap_load",
          "v2nfc_2/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_17__tap": {
        "ports": [
          "iodelay_if_0/iodly_17__tap",
          "v2nfc_2/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_17__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_17__tap_load",
          "v2nfc_2/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_18__tap": {
        "ports": [
          "iodelay_if_0/iodly_18__tap",
          "v2nfc_2/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_18__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_18__tap_load",
          "v2nfc_2/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_19__tap": {
        "ports": [
          "iodelay_if_0/iodly_19__tap",
          "v2nfc_2/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_19__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_19__tap_load",
          "v2nfc_2/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_20__tap": {
        "ports": [
          "iodelay_if_0/iodly_20__tap",
          "v2nfc_2/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_20__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_20__tap_load",
          "v2nfc_2/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_21__tap": {
        "ports": [
          "iodelay_if_0/iodly_21__tap",
          "v2nfc_2/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_21__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_21__tap_load",
          "v2nfc_2/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_22__tap": {
        "ports": [
          "iodelay_if_0/iodly_22__tap",
          "v2nfc_2/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_22__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_22__tap_load",
          "v2nfc_2/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_23__tap": {
        "ports": [
          "iodelay_if_0/iodly_23__tap",
          "v2nfc_2/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_23__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_23__tap_load",
          "v2nfc_2/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_24__tap": {
        "ports": [
          "iodelay_if_0/iodly_24__tap",
          "v2nfc_3/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_24__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_24__tap_load",
          "v2nfc_3/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_25__tap": {
        "ports": [
          "iodelay_if_0/iodly_25__tap",
          "v2nfc_3/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_25__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_25__tap_load",
          "v2nfc_3/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_26__tap": {
        "ports": [
          "iodelay_if_0/iodly_26__tap",
          "v2nfc_3/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_26__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_26__tap_load",
          "v2nfc_3/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_27__tap": {
        "ports": [
          "iodelay_if_0/iodly_27__tap",
          "v2nfc_3/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_27__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_27__tap_load",
          "v2nfc_3/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_28__tap": {
        "ports": [
          "iodelay_if_0/iodly_28__tap",
          "v2nfc_3/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_28__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_28__tap_load",
          "v2nfc_3/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_29__tap": {
        "ports": [
          "iodelay_if_0/iodly_29__tap",
          "v2nfc_3/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_29__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_29__tap_load",
          "v2nfc_3/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_30__tap": {
        "ports": [
          "iodelay_if_0/iodly_30__tap",
          "v2nfc_3/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_30__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_30__tap_load",
          "v2nfc_3/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_31__tap": {
        "ports": [
          "iodelay_if_0/iodly_31__tap",
          "v2nfc_3/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_31__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_31__tap_load",
          "v2nfc_3/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_00__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_00__tap",
          "v2nfc_0/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_00__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_00__tap_load",
          "v2nfc_0/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_01__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_01__tap",
          "v2nfc_1/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_01__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_01__tap_load",
          "v2nfc_1/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_02__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_02__tap",
          "v2nfc_2/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_02__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_02__tap_load",
          "v2nfc_2/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_03__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_03__tap",
          "v2nfc_3/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_03__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_03__tap_load",
          "v2nfc_3/iDQSIDelayTapLoad"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "proc_sys_reset_0/ext_reset_in",
          "pll_bank13_psr/ext_reset_in",
          "pll_bank11_psr/ext_reset_in",
          "pll_bank12_psr/ext_reset_in",
          "pll_bank10_psr/ext_reset_in"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn1",
          "proc_sys_reset_2/ext_reset_in"
        ]
      },
      "pll_bank11_clk_out2": {
        "ports": [
          "pll_bank11/clk_out2",
          "pll_bank11_psr/slowest_sync_clk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "t4nfc_hlper_1/iClock",
          "bch_sccs_256B_21B_13b_1/iClock",
          "gpic_0_sub_0/M02_ACLK",
          "gpic_0_sub_0/M03_ACLK",
          "hpic_0/S01_ACLK",
          "v2nfc_1/iSystemClock"
        ]
      },
      "pll_bank12_clk_out2": {
        "ports": [
          "pll_bank12/clk_out2",
          "pll_bank12_psr/slowest_sync_clk",
          "axi_bram_ctrl_2/s_axi_aclk",
          "bch_sccs_256B_21B_13b_2/iClock",
          "t4nfc_hlper_2/iClock",
          "gpic_0_sub_0/M04_ACLK",
          "gpic_0_sub_0/M05_ACLK",
          "hpic_0/S02_ACLK",
          "v2nfc_2/iSystemClock"
        ]
      },
      "pll_bank13_clk_out2": {
        "ports": [
          "pll_bank13/clk_out2",
          "pll_bank13_psr/slowest_sync_clk",
          "axi_bram_ctrl_3/s_axi_aclk",
          "t4nfc_hlper_3/iClock",
          "bch_sccs_256B_21B_13b_3/iClock",
          "gpic_0_sub_0/M06_ACLK",
          "gpic_0_sub_0/M07_ACLK",
          "hpic_0/S03_ACLK",
          "v2nfc_3/iSystemClock"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "pll_bank13_psr/peripheral_reset",
          "t4nfc_hlper_3/iReset",
          "bch_sccs_256B_21B_13b_3/iReset",
          "v2nfc_3/iReset"
        ]
      },
      "proc_sys_reset_3_peripheral_reset": {
        "ports": [
          "pll_bank11_psr/peripheral_reset",
          "t4nfc_hlper_1/iReset",
          "bch_sccs_256B_21B_13b_1/iReset",
          "v2nfc_1/iReset"
        ]
      },
      "proc_sys_reset_4_peripheral_reset": {
        "ports": [
          "pll_bank12_psr/peripheral_reset",
          "bch_sccs_256B_21B_13b_2/iReset",
          "t4nfc_hlper_2/iReset",
          "v2nfc_2/iReset"
        ]
      },
      "pll_bank10_clk_out2": {
        "ports": [
          "pll_bank10/clk_out2",
          "pll_bank10_psr/slowest_sync_clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "t4nfc_hlper_0/iClock",
          "gpic_0_sub_0/M00_ACLK",
          "gpic_0_sub_0/M01_ACLK",
          "bch_sccs_256B_21B_13b_0/iClock",
          "hpic_0/S00_ACLK",
          "v2nfc_0/iSystemClock"
        ]
      },
      "proc_sys_reset_5_peripheral_reset": {
        "ports": [
          "pll_bank10_psr/peripheral_reset",
          "t4nfc_hlper_0/iReset",
          "bch_sccs_256B_21B_13b_0/iReset",
          "v2nfc_0/iReset"
        ]
      },
      "proc_sys_reset_5_peripheral_aresetn": {
        "ports": [
          "pll_bank10_psr/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "M00_ARESETN_2": {
        "ports": [
          "pll_bank10_psr/interconnect_aresetn",
          "gpic_0_sub_0/M00_ARESETN",
          "gpic_0_sub_0/M01_ARESETN",
          "hpic_0/S00_ARESETN"
        ]
      },
      "proc_sys_reset_3_peripheral_aresetn": {
        "ports": [
          "pll_bank11_psr/peripheral_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn"
        ]
      },
      "M02_ARESETN_1": {
        "ports": [
          "pll_bank11_psr/interconnect_aresetn",
          "gpic_0_sub_0/M02_ARESETN",
          "gpic_0_sub_0/M03_ARESETN",
          "hpic_0/S01_ARESETN"
        ]
      },
      "proc_sys_reset_4_peripheral_aresetn": {
        "ports": [
          "pll_bank12_psr/peripheral_aresetn",
          "axi_bram_ctrl_2/s_axi_aresetn"
        ]
      },
      "M04_ARESETN_1": {
        "ports": [
          "pll_bank12_psr/interconnect_aresetn",
          "gpic_0_sub_0/M04_ARESETN",
          "gpic_0_sub_0/M05_ARESETN",
          "hpic_0/S02_ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "pll_bank13_psr/peripheral_aresetn",
          "axi_bram_ctrl_3/s_axi_aresetn"
        ]
      },
      "M06_ARESETN_1": {
        "ports": [
          "pll_bank13_psr/interconnect_aresetn",
          "gpic_0_sub_0/M06_ARESETN",
          "gpic_0_sub_0/M07_ARESETN",
          "hpic_0/S03_ARESETN"
        ]
      },
      "pll_bank10_locked": {
        "ports": [
          "pll_bank10/locked",
          "pll_bank10_psr/dcm_locked"
        ]
      },
      "CH0C133BUF_BUFGCE_O": {
        "ports": [
          "pll_bank10/clk_out1",
          "v2nfc_0/iOutputDrivingClock",
          "v2nfc_0/iOutputStrobeClock"
        ]
      },
      "pll_bank11_locked": {
        "ports": [
          "pll_bank11/locked",
          "pll_bank11_psr/dcm_locked"
        ]
      },
      "CH1C133BUF_BUFGCE_O": {
        "ports": [
          "pll_bank11/clk_out1",
          "v2nfc_1/iOutputDrivingClock",
          "v2nfc_1/iOutputStrobeClock"
        ]
      },
      "pll_bank12_locked": {
        "ports": [
          "pll_bank12/locked",
          "pll_bank12_psr/dcm_locked"
        ]
      },
      "CH2C133BUF_BUFGCE_O": {
        "ports": [
          "pll_bank12/clk_out1",
          "v2nfc_2/iOutputDrivingClock",
          "v2nfc_2/iOutputStrobeClock"
        ]
      },
      "pll_bank13_locked": {
        "ports": [
          "pll_bank13/locked",
          "pll_bank13_psr/dcm_locked"
        ]
      },
      "CH3C133BUF_BUFGCE_O": {
        "ports": [
          "pll_bank13/clk_out1",
          "v2nfc_3/iOutputDrivingClock",
          "v2nfc_3/iOutputStrobeClock"
        ]
      },
      "pll_bank10_clk_out3": {
        "ports": [
          "pll_bank10/clk_out3",
          "v2nfc_0/iDelayRefClock"
        ]
      },
      "pll_bank11_clk_out3": {
        "ports": [
          "pll_bank11/clk_out3",
          "v2nfc_1/iDelayRefClock"
        ]
      },
      "pll_bank12_clk_out3": {
        "ports": [
          "pll_bank12/clk_out3",
          "v2nfc_2/iDelayRefClock"
        ]
      },
      "pll_bank13_clk_out3": {
        "ports": [
          "pll_bank13/clk_out3",
          "v2nfc_3/iDelayRefClock"
        ]
      },
      "nvme_ctrl_0_user_lnk_up": {
        "ports": [
          "nvme_ctrl_0/user_lnk_up",
          "user_lnk_up_0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "nvme_ctrl_0_dev_irq_assert": {
        "ports": [
          "nvme_ctrl_0/dev_irq_assert",
          "xlconcat_0/In0"
        ]
      },
      "pcie_perst_n_0_1": {
        "ports": [
          "pcie_perst_n",
          "nvme_ctrl_0/pcie_perst_n"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk3": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk3",
          "zynq_ultra_ps_e_0/saxihp1_fpd_aclk",
          "smartconnect_0/aclk",
          "proc_sys_reset_6/slowest_sync_clk",
          "nvme_ctrl_0/m0_axi_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn3": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn3",
          "proc_sys_reset_6/ext_reset_in"
        ]
      },
      "proc_sys_reset_6_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_6/peripheral_aresetn",
          "smartconnect_0/aresetn",
          "nvme_ctrl_0/m0_axi_aresetn"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk2": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk2",
          "proc_sys_reset_7/slowest_sync_clk",
          "gpic_1/M01_ACLK",
          "nvme_ctrl_0/s0_axi_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn2": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn2",
          "proc_sys_reset_7/ext_reset_in"
        ]
      },
      "proc_sys_reset_7_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_7/peripheral_aresetn",
          "gpic_1/M01_ARESETN",
          "nvme_ctrl_0/s0_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x00A0001000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x00A0002000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_3/S_AXI/Mem0",
                "offset": "0x00A0003000",
                "range": "4K"
              },
              "SEG_iodelay_if_0_dqs_reg0": {
                "address_block": "/iodelay_if_0_dqs/ctrl__s/reg0",
                "offset": "0x00B0010000",
                "range": "64K"
              },
              "SEG_iodelay_if_0_reg0": {
                "address_block": "/iodelay_if_0/ctrl__s/reg0",
                "offset": "0x00B0000000",
                "range": "64K"
              },
              "SEG_nvme_ctrl_0_reg0": {
                "address_block": "/nvme_ctrl_0/s0_axi/reg0",
                "offset": "0x00B0020000",
                "range": "128K"
              },
              "SEG_t4nfc_hlper_0_reg0": {
                "address_block": "/t4nfc_hlper_0/C/reg0",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_1_reg0": {
                "address_block": "/t4nfc_hlper_1/C/reg0",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_2_reg0": {
                "address_block": "/t4nfc_hlper_2/C/reg0",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_3_reg0": {
                "address_block": "/t4nfc_hlper_3/C/reg0",
                "offset": "0x00A0040000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_0": {
        "address_spaces": {
          "D": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_1": {
        "address_spaces": {
          "D": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_2": {
        "address_spaces": {
          "D": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_3": {
        "address_spaces": {
          "D": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/nvme_ctrl_0": {
        "address_spaces": {
          "m0_axi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI",
                "offset": "0xC0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}