# compile vhdl design source files
vhdl xil_defaultlib  "../../../P2.srcs/sources_1/imports/new/datapath.vhd"
vhdl xil_defaultlib  "../../../P2.srcs/sources_1/imports/lab2/control.vhd"
vhdl xil_defaultlib  "../../../P2.srcs/sources_1/imports/vhdl_P2/circuit.vhdl"
vhdl xil_defaultlib  "../../../P2.srcs/sources_1/imports/vhdl_P2/top_circuit.vhd"
vhdl xil_defaultlib  "../../../P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd"

# Do not sort compile order
nosort
