# vim: filetype=yaml
#
# All core and cache configuration will be in a separate file and that will be
# included in the final config file using 'import: [filename, ...]'

# Import files that define various core/caches
import:
  - atom_core.conf
  - ooo_core.conf
  - l1_cache.conf
  - l2_cache.conf
  - moesi.conf

memory:
  dram_cont:
    base: simple_dram_cont

core:
  i7_920:
    base: ooo 
    params:
      FETCH_WIDTH: 4
      FRONTEND_WIDTH: 4
      ISSUE_WIDTH: 5
      DISPATCH_WIDTH: 4
      COMMIT_WIDTH: 4
      WRITEBACK_WIDTH: 4
      ROB_SIZE: 128
      ISSUE_Q_SIZE: 36
      ALU_FU_COUNT: 4
      FPU_FU_COUNT: 4

cache:
  l1_32K_I_i7:
    base: wb_cache
    params:
      SIZE: 32K
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 2
      READ_PORTS: 2
      WRITE_PORTS: 1
  l1_32K_D_i7:
    base: wb_cache
    params:
      SIZE: 32K
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 2
      READ_PORTS: 2
      WRITE_PORTS: 1
  l2_256K_i7:
    base: wb_cache
    params:
      SIZE: 256K
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 6
      READ_PORTS: 2
      WRITE_PORTS: 2
  l3_8M_i7:
    base: wb_cache
    params:
      SIZE: 8M
      LINE_SIZE: 64 # bytes
      ASSOC: 16
      LATENCY: 27
      READ_PORTS: 2
      WRITE_PORTS: 2

machine:
  # Use run-time option '-machine [MACHINE_NAME]' to select
  single_core:
    description: Single Core configuration
    min_contexts: 1
    max_contexts: 1
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: i7_920
        name_prefix: i7_920_
        option:
            threads: 1
    # XXX Currently we only allow 1 accelerator
    accelerators:
      - type: lap # Current type is not used, reserved for future use
        name: lap_0
    
    caches:
      - type: l1_32K_I_i7
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
        option:
          private: true
      - type: l1_32K_D_i7
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
        option:
          private: true
      - type: l2_256K_i7
        name_prefix: L2_
        insts: 1 # Shared L2 config
        option:
          private: true
          last_private: true
      - type: l3_8M_i7
        name_prefix: L3_
        insts: 1 
    
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 17 # In nano seconds
    
    interconnects:
      - type: p2p
        connections:
            - core_$: I
              L1_I_$: UPPER
            - core_$: D
              L1_D_$: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
            - L2_0: LOWER
              L3_0: UPPER
              
      - type: bus
        connections:
          - L3_0: LOWER
            lap_0: ID
            MEM_0: UPPER

