{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716499169274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716499169275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 18:19:29 2024 " "Processing started: Thu May 23 18:19:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716499169275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499169275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Capture_Input_Controller -c Capture_Input_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Capture_Input_Controller -c Capture_Input_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499169275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716499169554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716499169554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_input_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capture_input_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capture_Input_Controller-arch " "Found design unit 1: Capture_Input_Controller-arch" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716499174734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capture_Input_Controller " "Found entity 1: Capture_Input_Controller" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716499174734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Capture_Input_Controller " "Elaborating entity \"Capture_Input_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716499174756 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[0\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[0\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[0\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[1\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[1\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[1\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[2\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[2\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[2\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[3\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[3\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[3\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[4\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[4\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[4\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[5\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[5\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[5\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174758 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[6\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[6\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[6\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "d_buff\[7\] Capture_Input_Controller.vhd(44) " "Netlist error at Capture_Input_Controller.vhd(44): can't infer register for d_buff\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_buff\[7\] Capture_Input_Controller.vhd(49) " "Inferred latch for \"d_buff\[7\]\" at Capture_Input_Controller.vhd(49)" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 "|Capture_Input_Controller"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Capture_Input_Controller.vhd(36) " "HDL error at Capture_Input_Controller.vhd(36): couldn't implement registers for assignments on this clock edge" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 36 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Capture_Input_Controller.vhd(44) " "HDL error at Capture_Input_Controller.vhd(44): couldn't implement registers for assignments on this clock edge" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Controlador_camara/Capture_Input_Controller.vhd" 44 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716499174759 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716499174826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 18:19:34 2024 " "Processing ended: Thu May 23 18:19:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716499174826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716499174826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716499174826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499174826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716499175498 ""}
