// Seed: 624733497
module module_0 (
    output tri1  module_0,
    input  uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    output wor id_4,
    output supply1 id_5,
    output wire id_6,
    input wand id_7,
    output tri0 id_8,
    input tri id_9,
    input wire id_10
);
  tri0 id_12;
  module_0(
      id_5, id_10
  );
  assign #1 id_12 = id_7;
  xnor (id_4, id_10, id_3, id_12, id_1, id_2, id_7, id_9);
  wire id_13;
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1
);
  id_3(
      id_1, id_0, id_1 > id_0
  ); module_0(
      id_0, id_1
  ); id_4(
      .id_0(id_5 & 1)
  );
  wire id_6, id_7;
endmodule
