
08-DCMI2LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009334  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000077d8  080095d4  080095d4  000195d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08010dac  08010dac  00020dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08010db0  08010db0  00020db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000d4  24000000  08010db4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009f2c  240000d4  08010e88  000300d4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2400a000  08010e88  0003a000  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  000300d4  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00030102  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a81e  00000000  00000000  00030145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000506b  00000000  00000000  0005a963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000fa51  00000000  00000000  0005f9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000017f8  00000000  00000000  0006f420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000012d5  00000000  00000000  00070c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003cada  00000000  00000000  00071eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002d2b9  00000000  00000000  000ae9c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00167463  00000000  00000000  000dbc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00004628  00000000  00000000  002430e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004a  00000000  00000000  0024770c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000d4 	.word	0x240000d4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080095bc 	.word	0x080095bc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000d8 	.word	0x240000d8
 80002dc:	080095bc 	.word	0x080095bc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <Camera_WriteReg>:
	{1280, 960},  /* 960P      */
	{2592, 1944}, /* 5MP       */
};

int32_t Camera_WriteReg(Camera_HandleTypeDef *hov, uint8_t regAddr, const uint8_t *pData)
{
 8000380:	b500      	push	{lr}
 8000382:	b085      	sub	sp, #20
	uint8_t tt[2];
	tt[0] = regAddr;
 8000384:	f88d 100c 	strb.w	r1, [sp, #12]
	tt[1] = pData[0];
 8000388:	7813      	ldrb	r3, [r2, #0]
 800038a:	f88d 300d 	strb.w	r3, [sp, #13]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 800038e:	6883      	ldr	r3, [r0, #8]
 8000390:	9300      	str	r3, [sp, #0]
 8000392:	2302      	movs	r3, #2
 8000394:	aa03      	add	r2, sp, #12
 8000396:	7901      	ldrb	r1, [r0, #4]
 8000398:	6800      	ldr	r0, [r0, #0]
 800039a:	f005 fbbf 	bl	8005b1c <HAL_I2C_Master_Transmit>
 800039e:	b100      	cbz	r0, 80003a2 <Camera_WriteReg+0x22>
	{
		return Camera_OK;
	}
	else
	{
		return camera_ERROR;
 80003a0:	2001      	movs	r0, #1
	}
}
 80003a2:	b005      	add	sp, #20
 80003a4:	f85d fb04 	ldr.w	pc, [sp], #4

080003a8 <Camera_ReadReg>:

int32_t Camera_ReadReg(Camera_HandleTypeDef *hov, uint8_t regAddr, uint8_t *pData)
{
 80003a8:	b530      	push	{r4, r5, lr}
 80003aa:	b085      	sub	sp, #20
 80003ac:	4604      	mov	r4, r0
 80003ae:	4615      	mov	r5, r2
 80003b0:	f88d 100f 	strb.w	r1, [sp, #15]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 80003b4:	7901      	ldrb	r1, [r0, #4]
 80003b6:	6883      	ldr	r3, [r0, #8]
 80003b8:	9300      	str	r3, [sp, #0]
 80003ba:	2301      	movs	r3, #1
 80003bc:	f10d 020f 	add.w	r2, sp, #15
 80003c0:	4419      	add	r1, r3
 80003c2:	6800      	ldr	r0, [r0, #0]
 80003c4:	f005 fbaa 	bl	8005b1c <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 80003c8:	7921      	ldrb	r1, [r4, #4]
 80003ca:	68a3      	ldr	r3, [r4, #8]
 80003cc:	9300      	str	r3, [sp, #0]
 80003ce:	2301      	movs	r3, #1
 80003d0:	462a      	mov	r2, r5
 80003d2:	4419      	add	r1, r3
 80003d4:	6820      	ldr	r0, [r4, #0]
 80003d6:	f005 fc5f 	bl	8005c98 <HAL_I2C_Master_Receive>
 80003da:	b100      	cbz	r0, 80003de <Camera_ReadReg+0x36>
	{
		return Camera_OK;
	}
	else
	{
		return camera_ERROR;
 80003dc:	2001      	movs	r0, #1
	}
}
 80003de:	b005      	add	sp, #20
 80003e0:	bd30      	pop	{r4, r5, pc}

080003e2 <Camera_WriteRegb2>:

int32_t Camera_WriteRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t reg_data)
{
 80003e2:	b500      	push	{lr}
 80003e4:	b087      	sub	sp, #28
 80003e6:	f88d 2017 	strb.w	r2, [sp, #23]
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 80003ea:	f890 c004 	ldrb.w	ip, [r0, #4]
 80003ee:	6883      	ldr	r3, [r0, #8]
 80003f0:	9302      	str	r3, [sp, #8]
 80003f2:	2301      	movs	r3, #1
 80003f4:	9301      	str	r3, [sp, #4]
 80003f6:	f10d 0317 	add.w	r3, sp, #23
 80003fa:	9300      	str	r3, [sp, #0]
 80003fc:	2302      	movs	r3, #2
 80003fe:	460a      	mov	r2, r1
 8000400:	f10c 0101 	add.w	r1, ip, #1
 8000404:	6800      	ldr	r0, [r0, #0]
 8000406:	f005 fd05 	bl	8005e14 <HAL_I2C_Mem_Write>
 800040a:	b100      	cbz	r0, 800040e <Camera_WriteRegb2+0x2c>
	{
		return Camera_OK;
	}
	else
	{
		return camera_ERROR;
 800040c:	2001      	movs	r0, #1
	}
}
 800040e:	b007      	add	sp, #28
 8000410:	f85d fb04 	ldr.w	pc, [sp], #4

08000414 <Camera_ReadRegb2>:

int32_t Camera_ReadRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t *reg_data)
{
 8000414:	b500      	push	{lr}
 8000416:	b085      	sub	sp, #20
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 8000418:	f890 c004 	ldrb.w	ip, [r0, #4]
 800041c:	6883      	ldr	r3, [r0, #8]
 800041e:	9302      	str	r3, [sp, #8]
 8000420:	2301      	movs	r3, #1
 8000422:	9301      	str	r3, [sp, #4]
 8000424:	9200      	str	r2, [sp, #0]
 8000426:	2302      	movs	r3, #2
 8000428:	460a      	mov	r2, r1
 800042a:	f10c 0101 	add.w	r1, ip, #1
 800042e:	6800      	ldr	r0, [r0, #0]
 8000430:	f005 fdc6 	bl	8005fc0 <HAL_I2C_Mem_Read>
 8000434:	b100      	cbz	r0, 8000438 <Camera_ReadRegb2+0x24>
	{
		return Camera_OK;
	}
	else
	{
		return camera_ERROR;
 8000436:	2001      	movs	r0, #1
	}
}
 8000438:	b005      	add	sp, #20
 800043a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000440 <Camera_read_id>:
	}
	return Camera_OK;
}

int32_t Camera_read_id(Camera_HandleTypeDef *hov)
{
 8000440:	b530      	push	{r4, r5, lr}
 8000442:	b083      	sub	sp, #12
 8000444:	4604      	mov	r4, r0
	uint8_t temp[2];
	temp[0] = 0x01;
 8000446:	2301      	movs	r3, #1
 8000448:	f88d 3004 	strb.w	r3, [sp, #4]
	if (hov->addr != OV5640_ADDRESS)
 800044c:	7903      	ldrb	r3, [r0, #4]
 800044e:	2b78      	cmp	r3, #120	; 0x78
 8000450:	d02a      	beq.n	80004a8 <Camera_read_id+0x68>
	{
		Camera_WriteReg(hov, 0xFF, temp);
 8000452:	aa01      	add	r2, sp, #4
 8000454:	21ff      	movs	r1, #255	; 0xff
 8000456:	f7ff ff93 	bl	8000380 <Camera_WriteReg>
		Camera_ReadReg(hov, 0x1C, &temp[0]);
 800045a:	aa01      	add	r2, sp, #4
 800045c:	211c      	movs	r1, #28
 800045e:	4620      	mov	r0, r4
 8000460:	f7ff ffa2 	bl	80003a8 <Camera_ReadReg>
		Camera_ReadReg(hov, 0x1D, &temp[1]);
 8000464:	f10d 0205 	add.w	r2, sp, #5
 8000468:	211d      	movs	r1, #29
 800046a:	4620      	mov	r0, r4
 800046c:	f7ff ff9c 	bl	80003a8 <Camera_ReadReg>
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000470:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8000474:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8000478:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800047c:	81a3      	strh	r3, [r4, #12]
		Camera_ReadReg(hov, 0x0A, &temp[0]);
 800047e:	aa01      	add	r2, sp, #4
 8000480:	210a      	movs	r1, #10
 8000482:	4620      	mov	r0, r4
 8000484:	f7ff ff90 	bl	80003a8 <Camera_ReadReg>
		Camera_ReadReg(hov, 0x0B, &temp[1]);
 8000488:	f10d 0205 	add.w	r2, sp, #5
 800048c:	210b      	movs	r1, #11
 800048e:	4620      	mov	r0, r4
 8000490:	f7ff ff8a 	bl	80003a8 <Camera_ReadReg>
#define OV5640_CHIP_IDL 0x300B
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDH, &temp[0]);
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDL, &temp[1]);
		hov->manuf_id = 0;
	}
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000494:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8000498:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800049c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80004a0:	81e3      	strh	r3, [r4, #14]
	return 0;
}
 80004a2:	2000      	movs	r0, #0
 80004a4:	b003      	add	sp, #12
 80004a6:	bd30      	pop	{r4, r5, pc}
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDH, &temp[0]);
 80004a8:	4d08      	ldr	r5, [pc, #32]	; (80004cc <Camera_read_id+0x8c>)
 80004aa:	aa01      	add	r2, sp, #4
 80004ac:	f243 010a 	movw	r1, #12298	; 0x300a
 80004b0:	4628      	mov	r0, r5
 80004b2:	f7ff ffaf 	bl	8000414 <Camera_ReadRegb2>
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDL, &temp[1]);
 80004b6:	f10d 0205 	add.w	r2, sp, #5
 80004ba:	f243 010b 	movw	r1, #12299	; 0x300b
 80004be:	4628      	mov	r0, r5
 80004c0:	f7ff ffa8 	bl	8000414 <Camera_ReadRegb2>
		hov->manuf_id = 0;
 80004c4:	2300      	movs	r3, #0
 80004c6:	81a3      	strh	r3, [r4, #12]
 80004c8:	e7e4      	b.n	8000494 <Camera_read_id+0x54>
 80004ca:	bf00      	nop
 80004cc:	240000f0 	.word	0x240000f0

080004d0 <Camera_Init_Device>:
		HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
	}
}

void Camera_Init_Device(I2C_HandleTypeDef *hi2c, framesize_t framesize)
{
 80004d0:	b538      	push	{r3, r4, r5, lr}
 80004d2:	460d      	mov	r5, r1
	hcamera.hi2c = hi2c;
 80004d4:	4c25      	ldr	r4, [pc, #148]	; (800056c <Camera_Init_Device+0x9c>)
 80004d6:	6020      	str	r0, [r4, #0]
	hcamera.addr = OV7670_ADDRESS;
 80004d8:	2342      	movs	r3, #66	; 0x42
 80004da:	7123      	strb	r3, [r4, #4]
	hcamera.timeout = 100;
 80004dc:	2364      	movs	r3, #100	; 0x64
 80004de:	60a3      	str	r3, [r4, #8]

	Camera_read_id(&hcamera);
 80004e0:	4620      	mov	r0, r4
 80004e2:	f7ff ffad 	bl	8000440 <Camera_read_id>
	if (hcamera.manuf_id == 0x7fa2 && hcamera.device_id == 0x7673)
 80004e6:	68e2      	ldr	r2, [r4, #12]
 80004e8:	4b21      	ldr	r3, [pc, #132]	; (8000570 <Camera_Init_Device+0xa0>)
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d02f      	beq.n	800054e <Camera_Init_Device+0x7e>
		OV7670_Config();
	else
	{
		hcamera.addr = OV2640_ADDRESS;
 80004ee:	4c1f      	ldr	r4, [pc, #124]	; (800056c <Camera_Init_Device+0x9c>)
 80004f0:	2360      	movs	r3, #96	; 0x60
 80004f2:	7123      	strb	r3, [r4, #4]
		Camera_read_id(&hcamera);
 80004f4:	4620      	mov	r0, r4
 80004f6:	f7ff ffa3 	bl	8000440 <Camera_read_id>
		if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x2641) <= 2))
 80004fa:	89a2      	ldrh	r2, [r4, #12]
 80004fc:	f647 73a2 	movw	r3, #32674	; 0x7fa2
 8000500:	429a      	cmp	r2, r3
 8000502:	d104      	bne.n	800050e <Camera_Init_Device+0x3e>
 8000504:	89e2      	ldrh	r2, [r4, #14]
 8000506:	f242 6343 	movw	r3, #9795	; 0x2643
 800050a:	429a      	cmp	r2, r3
 800050c:	d922      	bls.n	8000554 <Camera_Init_Device+0x84>
			// Camera_XCLK_Set(XCLK_TIM);
			ov2640_init(framesize);
		}
		else
		{
			hcamera.addr = OV7725_ADDRESS;
 800050e:	4c17      	ldr	r4, [pc, #92]	; (800056c <Camera_Init_Device+0x9c>)
 8000510:	2342      	movs	r3, #66	; 0x42
 8000512:	7123      	strb	r3, [r4, #4]
			Camera_read_id(&hcamera);
 8000514:	4620      	mov	r0, r4
 8000516:	f7ff ff93 	bl	8000440 <Camera_read_id>
			if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x7721) <= 2))
 800051a:	89a2      	ldrh	r2, [r4, #12]
 800051c:	f647 73a2 	movw	r3, #32674	; 0x7fa2
 8000520:	429a      	cmp	r2, r3
 8000522:	d104      	bne.n	800052e <Camera_Init_Device+0x5e>
 8000524:	89e2      	ldrh	r2, [r4, #14]
 8000526:	f247 7323 	movw	r3, #30499	; 0x7723
 800052a:	429a      	cmp	r2, r3
 800052c:	d916      	bls.n	800055c <Camera_Init_Device+0x8c>
				ov7725_init(framesize);
			}
			else
			{

				hcamera.addr = OV5640_ADDRESS;
 800052e:	4c0f      	ldr	r4, [pc, #60]	; (800056c <Camera_Init_Device+0x9c>)
 8000530:	2378      	movs	r3, #120	; 0x78
 8000532:	7123      	strb	r3, [r4, #4]
				Camera_read_id(&hcamera);
 8000534:	4620      	mov	r0, r4
 8000536:	f7ff ff83 	bl	8000440 <Camera_read_id>
				if (hcamera.device_id == 0x5640)
 800053a:	89e2      	ldrh	r2, [r4, #14]
 800053c:	f245 6340 	movw	r3, #22080	; 0x5640
 8000540:	429a      	cmp	r2, r3
 8000542:	d00f      	beq.n	8000564 <Camera_Init_Device+0x94>
					// 自动对焦 AF 未实现
					ov5640_init(framesize);
				}
				else
				{
					hcamera.addr = 0;
 8000544:	4b09      	ldr	r3, [pc, #36]	; (800056c <Camera_Init_Device+0x9c>)
 8000546:	2200      	movs	r2, #0
 8000548:	711a      	strb	r2, [r3, #4]
					hcamera.device_id = 0;
 800054a:	81da      	strh	r2, [r3, #14]
				}
			}
		}
	}
}
 800054c:	bd38      	pop	{r3, r4, r5, pc}
		OV7670_Config();
 800054e:	f000 fe6d 	bl	800122c <OV7670_Config>
 8000552:	e7fb      	b.n	800054c <Camera_Init_Device+0x7c>
			ov2640_init(framesize);
 8000554:	4628      	mov	r0, r5
 8000556:	f000 f9d5 	bl	8000904 <ov2640_init>
 800055a:	e7f7      	b.n	800054c <Camera_Init_Device+0x7c>
				ov7725_init(framesize);
 800055c:	4628      	mov	r0, r5
 800055e:	f001 f83b 	bl	80015d8 <ov7725_init>
 8000562:	e7f3      	b.n	800054c <Camera_Init_Device+0x7c>
					ov5640_init(framesize);
 8000564:	4628      	mov	r0, r5
 8000566:	f000 fde3 	bl	8001130 <ov5640_init>
 800056a:	e7ef      	b.n	800054c <Camera_Init_Device+0x7c>
 800056c:	240000f0 	.word	0x240000f0
 8000570:	76737fa2 	.word	0x76737fa2

08000574 <OV2640_WR_Reg>:
};


//-----------------------------------------------------
static uint8_t OV2640_WR_Reg(uint8_t reg, uint8_t data)
{
 8000574:	b500      	push	{lr}
 8000576:	b083      	sub	sp, #12
 8000578:	f88d 1007 	strb.w	r1, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 800057c:	f10d 0207 	add.w	r2, sp, #7
 8000580:	4601      	mov	r1, r0
 8000582:	4803      	ldr	r0, [pc, #12]	; (8000590 <OV2640_WR_Reg+0x1c>)
 8000584:	f7ff fefc 	bl	8000380 <Camera_WriteReg>
    return 0;
}
 8000588:	2000      	movs	r0, #0
 800058a:	b003      	add	sp, #12
 800058c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000590:	240000f0 	.word	0x240000f0

08000594 <set_quality>:
}

//----------------------------
static int set_quality(int qs)
{
    if ((qs < 2) || (qs > 60)) return -1;
 8000594:	1e83      	subs	r3, r0, #2
 8000596:	2b3a      	cmp	r3, #58	; 0x3a
 8000598:	d80b      	bhi.n	80005b2 <set_quality+0x1e>
{
 800059a:	b510      	push	{r4, lr}
 800059c:	4604      	mov	r4, r0

    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 800059e:	2100      	movs	r1, #0
 80005a0:	20ff      	movs	r0, #255	; 0xff
 80005a2:	f7ff ffe7 	bl	8000574 <OV2640_WR_Reg>
    // Write QS register
    OV2640_WR_Reg(QS, qs);
 80005a6:	b2e1      	uxtb	r1, r4
 80005a8:	2044      	movs	r0, #68	; 0x44
 80005aa:	f7ff ffe3 	bl	8000574 <OV2640_WR_Reg>

    return 0;
 80005ae:	2000      	movs	r0, #0
}
 80005b0:	bd10      	pop	{r4, pc}
    if ((qs < 2) || (qs > 60)) return -1;
 80005b2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80005b6:	4770      	bx	lr

080005b8 <set_saturation>:
{
 80005b8:	b538      	push	{r3, r4, r5, lr}
    level += (NUM_SATURATION_LEVELS / 2) + 1;
 80005ba:	1cc5      	adds	r5, r0, #3
    if ((level < 0) || (level > NUM_SATURATION_LEVELS)) return -1;
 80005bc:	2d05      	cmp	r5, #5
 80005be:	d81a      	bhi.n	80005f6 <set_saturation+0x3e>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80005c0:	2100      	movs	r1, #0
 80005c2:	20ff      	movs	r0, #255	; 0xff
 80005c4:	f7ff ffd6 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 80005c8:	2101      	movs	r1, #1
 80005ca:	2005      	movs	r0, #5
 80005cc:	f7ff ffd2 	bl	8000574 <OV2640_WR_Reg>
    for (int i=0; i<sizeof(saturation_regs[0])/sizeof(saturation_regs[0][0]); i++) {
 80005d0:	2400      	movs	r4, #0
 80005d2:	e008      	b.n	80005e6 <set_saturation+0x2e>
        OV2640_WR_Reg(saturation_regs[0][i], saturation_regs[level][i]);
 80005d4:	4a09      	ldr	r2, [pc, #36]	; (80005fc <set_saturation+0x44>)
 80005d6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 80005da:	4413      	add	r3, r2
 80005dc:	5d19      	ldrb	r1, [r3, r4]
 80005de:	5d10      	ldrb	r0, [r2, r4]
 80005e0:	f7ff ffc8 	bl	8000574 <OV2640_WR_Reg>
    for (int i=0; i<sizeof(saturation_regs[0])/sizeof(saturation_regs[0][0]); i++) {
 80005e4:	3401      	adds	r4, #1
 80005e6:	2c04      	cmp	r4, #4
 80005e8:	d9f4      	bls.n	80005d4 <set_saturation+0x1c>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 80005ea:	2100      	movs	r1, #0
 80005ec:	2005      	movs	r0, #5
 80005ee:	f7ff ffc1 	bl	8000574 <OV2640_WR_Reg>
    return 0;
 80005f2:	2000      	movs	r0, #0
}
 80005f4:	bd38      	pop	{r3, r4, r5, pc}
    if ((level < 0) || (level > NUM_SATURATION_LEVELS)) return -1;
 80005f6:	f04f 30ff 	mov.w	r0, #4294967295
 80005fa:	e7fb      	b.n	80005f4 <set_saturation+0x3c>
 80005fc:	080096dc 	.word	0x080096dc

08000600 <set_brightness>:
{
 8000600:	b538      	push	{r3, r4, r5, lr}
    level += (NUM_BRIGHTNESS_LEVELS / 2) + 1;
 8000602:	1cc5      	adds	r5, r0, #3
    if ((level < 0) || (level > NUM_BRIGHTNESS_LEVELS)) return -1;
 8000604:	2d05      	cmp	r5, #5
 8000606:	d81a      	bhi.n	800063e <set_brightness+0x3e>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000608:	2100      	movs	r1, #0
 800060a:	20ff      	movs	r0, #255	; 0xff
 800060c:	f7ff ffb2 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 8000610:	2101      	movs	r1, #1
 8000612:	2005      	movs	r0, #5
 8000614:	f7ff ffae 	bl	8000574 <OV2640_WR_Reg>
    for (int i=0; i<sizeof(brightness_regs[0])/sizeof(brightness_regs[0][0]); i++) {
 8000618:	2400      	movs	r4, #0
 800061a:	e008      	b.n	800062e <set_brightness+0x2e>
        OV2640_WR_Reg(brightness_regs[0][i], brightness_regs[level][i]);
 800061c:	4a09      	ldr	r2, [pc, #36]	; (8000644 <set_brightness+0x44>)
 800061e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8000622:	4413      	add	r3, r2
 8000624:	5d19      	ldrb	r1, [r3, r4]
 8000626:	5d10      	ldrb	r0, [r2, r4]
 8000628:	f7ff ffa4 	bl	8000574 <OV2640_WR_Reg>
    for (int i=0; i<sizeof(brightness_regs[0])/sizeof(brightness_regs[0][0]); i++) {
 800062c:	3401      	adds	r4, #1
 800062e:	2c04      	cmp	r4, #4
 8000630:	d9f4      	bls.n	800061c <set_brightness+0x1c>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 8000632:	2100      	movs	r1, #0
 8000634:	2005      	movs	r0, #5
 8000636:	f7ff ff9d 	bl	8000574 <OV2640_WR_Reg>
    return 0;
 800063a:	2000      	movs	r0, #0
}
 800063c:	bd38      	pop	{r3, r4, r5, pc}
    if ((level < 0) || (level > NUM_BRIGHTNESS_LEVELS)) return -1;
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	e7fb      	b.n	800063c <set_brightness+0x3c>
 8000644:	08009670 	.word	0x08009670

08000648 <set_contrast>:
{
 8000648:	b538      	push	{r3, r4, r5, lr}
    level += (NUM_CONTRAST_LEVELS / 2) + 1;
 800064a:	1cc5      	adds	r5, r0, #3
    if (level < 0 || level > NUM_CONTRAST_LEVELS) {
 800064c:	2d05      	cmp	r5, #5
 800064e:	d81a      	bhi.n	8000686 <set_contrast+0x3e>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000650:	2100      	movs	r1, #0
 8000652:	20ff      	movs	r0, #255	; 0xff
 8000654:	f7ff ff8e 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 8000658:	2101      	movs	r1, #1
 800065a:	2005      	movs	r0, #5
 800065c:	f7ff ff8a 	bl	8000574 <OV2640_WR_Reg>
    for (int i=0; i<sizeof(contrast_regs[0])/sizeof(contrast_regs[0][0]); i++) {
 8000660:	2400      	movs	r4, #0
 8000662:	e008      	b.n	8000676 <set_contrast+0x2e>
        OV2640_WR_Reg(contrast_regs[0][i], contrast_regs[level][i]);
 8000664:	4a09      	ldr	r2, [pc, #36]	; (800068c <set_contrast+0x44>)
 8000666:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800066a:	4413      	add	r3, r2
 800066c:	5d19      	ldrb	r1, [r3, r4]
 800066e:	5d10      	ldrb	r0, [r2, r4]
 8000670:	f7ff ff80 	bl	8000574 <OV2640_WR_Reg>
    for (int i=0; i<sizeof(contrast_regs[0])/sizeof(contrast_regs[0][0]); i++) {
 8000674:	3401      	adds	r4, #1
 8000676:	2c06      	cmp	r4, #6
 8000678:	d9f4      	bls.n	8000664 <set_contrast+0x1c>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 800067a:	2100      	movs	r1, #0
 800067c:	2005      	movs	r0, #5
 800067e:	f7ff ff79 	bl	8000574 <OV2640_WR_Reg>
    return 0;
 8000682:	2000      	movs	r0, #0
}
 8000684:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
 8000686:	f04f 30ff 	mov.w	r0, #4294967295
 800068a:	e7fb      	b.n	8000684 <set_contrast+0x3c>
 800068c:	08009690 	.word	0x08009690

08000690 <set_special_effect>:
    if (sde >= NUM_EFFECTS) return -1;
 8000690:	2808      	cmp	r0, #8
 8000692:	d81f      	bhi.n	80006d4 <set_special_effect+0x44>
{
 8000694:	b538      	push	{r3, r4, r5, lr}
 8000696:	4604      	mov	r4, r0
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000698:	2100      	movs	r1, #0
 800069a:	20ff      	movs	r0, #255	; 0xff
 800069c:	f7ff ff6a 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BPADDR, 0x00);
 80006a0:	2100      	movs	r1, #0
 80006a2:	207c      	movs	r0, #124	; 0x7c
 80006a4:	f7ff ff66 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BPDATA, OV2640_EFFECTS_TBL[sde][0]);
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <set_special_effect+0x4c>)
 80006aa:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80006ae:	191d      	adds	r5, r3, r4
 80006b0:	5d19      	ldrb	r1, [r3, r4]
 80006b2:	207d      	movs	r0, #125	; 0x7d
 80006b4:	f7ff ff5e 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BPADDR, 0x05);
 80006b8:	2105      	movs	r1, #5
 80006ba:	207c      	movs	r0, #124	; 0x7c
 80006bc:	f7ff ff5a 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BPDATA, OV2640_EFFECTS_TBL[sde][1]);
 80006c0:	7869      	ldrb	r1, [r5, #1]
 80006c2:	207d      	movs	r0, #125	; 0x7d
 80006c4:	f7ff ff56 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BPDATA, OV2640_EFFECTS_TBL[sde][2]);
 80006c8:	78a9      	ldrb	r1, [r5, #2]
 80006ca:	207d      	movs	r0, #125	; 0x7d
 80006cc:	f7ff ff52 	bl	8000574 <OV2640_WR_Reg>
    return 0;
 80006d0:	2000      	movs	r0, #0
}
 80006d2:	bd38      	pop	{r3, r4, r5, pc}
    if (sde >= NUM_EFFECTS) return -1;
 80006d4:	f04f 30ff 	mov.w	r0, #4294967295
}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	08009654 	.word	0x08009654

080006e0 <wrSensorRegs>:
{
 80006e0:	b538      	push	{r3, r4, r5, lr}
 80006e2:	4605      	mov	r5, r0
    for (int i = 0; regs[i][0]; i++) {
 80006e4:	2400      	movs	r4, #0
 80006e6:	e004      	b.n	80006f2 <wrSensorRegs+0x12>
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 80006e8:	3201      	adds	r2, #1
 80006ea:	4805      	ldr	r0, [pc, #20]	; (8000700 <wrSensorRegs+0x20>)
 80006ec:	f7ff fe48 	bl	8000380 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 80006f0:	3401      	adds	r4, #1
 80006f2:	eb05 0244 	add.w	r2, r5, r4, lsl #1
 80006f6:	f815 1014 	ldrb.w	r1, [r5, r4, lsl #1]
 80006fa:	2900      	cmp	r1, #0
 80006fc:	d1f4      	bne.n	80006e8 <wrSensorRegs+0x8>
}
 80006fe:	bd38      	pop	{r3, r4, r5, pc}
 8000700:	240000f0 	.word	0x240000f0

08000704 <reset>:
{
 8000704:	b508      	push	{r3, lr}
	  ov2640_delay(100);
 8000706:	2064      	movs	r0, #100	; 0x64
 8000708:	f002 fff8 	bl	80036fc <HAL_Delay>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 800070c:	2101      	movs	r1, #1
 800070e:	20ff      	movs	r0, #255	; 0xff
 8000710:	f7ff ff30 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(COM7, COM7_SRST);
 8000714:	2180      	movs	r1, #128	; 0x80
 8000716:	2012      	movs	r0, #18
 8000718:	f7ff ff2c 	bl	8000574 <OV2640_WR_Reg>
    ov2640_delay(5);
 800071c:	2005      	movs	r0, #5
 800071e:	f002 ffed 	bl	80036fc <HAL_Delay>
    wrSensorRegs(ov2640_Slow_regs);
 8000722:	4804      	ldr	r0, [pc, #16]	; (8000734 <reset+0x30>)
 8000724:	f7ff ffdc 	bl	80006e0 <wrSensorRegs>
    ov2640_delay(30);
 8000728:	201e      	movs	r0, #30
 800072a:	f002 ffe7 	bl	80036fc <HAL_Delay>
}
 800072e:	2000      	movs	r0, #0
 8000730:	bd08      	pop	{r3, pc}
 8000732:	bf00      	nop
 8000734:	080097a0 	.word	0x080097a0

08000738 <OV2640_RD_Reg>:
{
 8000738:	b500      	push	{lr}
 800073a:	b083      	sub	sp, #12
 800073c:	4601      	mov	r1, r0
  Camera_ReadReg(&hcamera,reg,&data);
 800073e:	f10d 0207 	add.w	r2, sp, #7
 8000742:	4804      	ldr	r0, [pc, #16]	; (8000754 <OV2640_RD_Reg+0x1c>)
 8000744:	f7ff fe30 	bl	80003a8 <Camera_ReadReg>
}
 8000748:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800074c:	b003      	add	sp, #12
 800074e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000752:	bf00      	nop
 8000754:	240000f0 	.word	0x240000f0

08000758 <_set_framesize>:
{
 8000758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800075c:	4604      	mov	r4, r0
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 800075e:	2101      	movs	r1, #1
 8000760:	20ff      	movs	r0, #255	; 0xff
 8000762:	f7ff ff07 	bl	8000574 <OV2640_WR_Reg>
    cbar = OV2640_RD_Reg(COM7) & COM7_COLOR_BAR;
 8000766:	2012      	movs	r0, #18
 8000768:	f7ff ffe6 	bl	8000738 <OV2640_RD_Reg>
 800076c:	f000 0702 	and.w	r7, r0, #2
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000770:	2100      	movs	r1, #0
 8000772:	20ff      	movs	r0, #255	; 0xff
 8000774:	f7ff fefe 	bl	8000574 <OV2640_WR_Reg>
    qsreg = OV2640_RD_Reg(QS);
 8000778:	2044      	movs	r0, #68	; 0x44
 800077a:	f7ff ffdd 	bl	8000738 <OV2640_RD_Reg>
 800077e:	4606      	mov	r6, r0
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000780:	4b25      	ldr	r3, [pc, #148]	; (8000818 <_set_framesize+0xc0>)
 8000782:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000786:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800078a:	8864      	ldrh	r4, [r4, #2]
    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 800078c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8000790:	42ab      	cmp	r3, r5
 8000792:	d33e      	bcc.n	8000812 <_set_framesize+0xba>
 8000794:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800081c <_set_framesize+0xc4>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000798:	2100      	movs	r1, #0
 800079a:	20ff      	movs	r0, #255	; 0xff
 800079c:	f7ff feea 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 80007a0:	2101      	movs	r1, #1
 80007a2:	2005      	movs	r0, #5
 80007a4:	f7ff fee6 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 80007a8:	f3c5 0187 	ubfx	r1, r5, #2, #8
 80007ac:	205a      	movs	r0, #90	; 0x5a
 80007ae:	f7ff fee1 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 80007b2:	f3c4 0187 	ubfx	r1, r4, #2, #8
 80007b6:	205b      	movs	r0, #91	; 0x5b
 80007b8:	f7ff fedc 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 80007bc:	0a24      	lsrs	r4, r4, #8
 80007be:	f004 0404 	and.w	r4, r4, #4
 80007c2:	f3c5 2181 	ubfx	r1, r5, #10, #2
 80007c6:	4321      	orrs	r1, r4
 80007c8:	205c      	movs	r0, #92	; 0x5c
 80007ca:	f7ff fed3 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 80007ce:	2101      	movs	r1, #1
 80007d0:	20ff      	movs	r0, #255	; 0xff
 80007d2:	f7ff fecf 	bl	8000574 <OV2640_WR_Reg>
    wrSensorRegs(regs);
 80007d6:	4640      	mov	r0, r8
 80007d8:	f7ff ff82 	bl	80006e0 <wrSensorRegs>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 80007dc:	2101      	movs	r1, #1
 80007de:	20ff      	movs	r0, #255	; 0xff
 80007e0:	f7ff fec8 	bl	8000574 <OV2640_WR_Reg>
    com7 = OV2640_RD_Reg(COM7) | cbar;
 80007e4:	2012      	movs	r0, #18
 80007e6:	f7ff ffa7 	bl	8000738 <OV2640_RD_Reg>
 80007ea:	ea40 0107 	orr.w	r1, r0, r7
    OV2640_WR_Reg(COM7, com7);
 80007ee:	b2c9      	uxtb	r1, r1
 80007f0:	2012      	movs	r0, #18
 80007f2:	f7ff febf 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80007f6:	2100      	movs	r1, #0
 80007f8:	20ff      	movs	r0, #255	; 0xff
 80007fa:	f7ff febb 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(QS, qsreg);
 80007fe:	4631      	mov	r1, r6
 8000800:	2044      	movs	r0, #68	; 0x44
 8000802:	f7ff feb7 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 8000806:	2100      	movs	r1, #0
 8000808:	2005      	movs	r0, #5
 800080a:	f7ff feb3 	bl	8000574 <OV2640_WR_Reg>
}
 800080e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else regs = OV2640_uxga_regs;
 8000812:	f8df 800c 	ldr.w	r8, [pc, #12]	; 8000820 <_set_framesize+0xc8>
 8000816:	e7bf      	b.n	8000798 <_set_framesize+0x40>
 8000818:	080095d4 	.word	0x080095d4
 800081c:	08009710 	.word	0x08009710
 8000820:	08009758 	.word	0x08009758

08000824 <set_pixformat>:
{
 8000824:	b510      	push	{r4, lr}
 8000826:	4604      	mov	r4, r0
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000828:	2100      	movs	r1, #0
 800082a:	20ff      	movs	r0, #255	; 0xff
 800082c:	f7ff fea2 	bl	8000574 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 8000830:	2101      	movs	r1, #1
 8000832:	2005      	movs	r0, #5
 8000834:	f7ff fe9e 	bl	8000574 <OV2640_WR_Reg>
    switch (pixformat) {
 8000838:	2c02      	cmp	r4, #2
 800083a:	d017      	beq.n	800086c <set_pixformat+0x48>
 800083c:	2c03      	cmp	r4, #3
 800083e:	d019      	beq.n	8000874 <set_pixformat+0x50>
 8000840:	2c01      	cmp	r4, #1
 8000842:	d00a      	beq.n	800085a <set_pixformat+0x36>
            OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000844:	2100      	movs	r1, #0
 8000846:	20ff      	movs	r0, #255	; 0xff
 8000848:	f7ff fe94 	bl	8000574 <OV2640_WR_Reg>
            OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 800084c:	2100      	movs	r1, #0
 800084e:	2005      	movs	r0, #5
 8000850:	f7ff fe90 	bl	8000574 <OV2640_WR_Reg>
            return -1;
 8000854:	f04f 30ff 	mov.w	r0, #4294967295
 8000858:	e007      	b.n	800086a <set_pixformat+0x46>
            wrSensorRegs(rgb565_regs);
 800085a:	4808      	ldr	r0, [pc, #32]	; (800087c <set_pixformat+0x58>)
 800085c:	f7ff ff40 	bl	80006e0 <wrSensorRegs>
    _set_framesize(hcamera.framesize);
 8000860:	4b07      	ldr	r3, [pc, #28]	; (8000880 <set_pixformat+0x5c>)
 8000862:	7c18      	ldrb	r0, [r3, #16]
 8000864:	f7ff ff78 	bl	8000758 <_set_framesize>
    return 0;
 8000868:	2000      	movs	r0, #0
}
 800086a:	bd10      	pop	{r4, pc}
            wrSensorRegs(jpeg_regs);
 800086c:	4805      	ldr	r0, [pc, #20]	; (8000884 <set_pixformat+0x60>)
 800086e:	f7ff ff37 	bl	80006e0 <wrSensorRegs>
            break;
 8000872:	e7f5      	b.n	8000860 <set_pixformat+0x3c>
					 wrSensorRegs(yuyv_regs);
 8000874:	4804      	ldr	r0, [pc, #16]	; (8000888 <set_pixformat+0x64>)
 8000876:	f7ff ff33 	bl	80006e0 <wrSensorRegs>
						break;
 800087a:	e7f1      	b.n	8000860 <set_pixformat+0x3c>
 800087c:	080096cc 	.word	0x080096cc
 8000880:	240000f0 	.word	0x240000f0
 8000884:	080096bc 	.word	0x080096bc
 8000888:	080096fc 	.word	0x080096fc

0800088c <set_hmirror>:
    return OV2640_WR_Reg(COM7, reg);
}

//--------------------------------
static int set_hmirror(int enable)
{
 800088c:	b510      	push	{r4, lr}
 800088e:	4604      	mov	r4, r0
    uint8_t reg;
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000890:	2101      	movs	r1, #1
 8000892:	20ff      	movs	r0, #255	; 0xff
 8000894:	f7ff fe6e 	bl	8000574 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(REG04);
 8000898:	2004      	movs	r0, #4
 800089a:	f7ff ff4d 	bl	8000738 <OV2640_RD_Reg>

    if (!enable) { // Already mirrored.
 800089e:	b934      	cbnz	r4, 80008ae <set_hmirror+0x22>
        reg |= REG04_HFLIP_IMG;
 80008a0:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80008a4:	b2c9      	uxtb	r1, r1
    }
    else {
        reg &= ~REG04_HFLIP_IMG;
    }

    return OV2640_WR_Reg(REG04, reg);
 80008a6:	2004      	movs	r0, #4
 80008a8:	f7ff fe64 	bl	8000574 <OV2640_WR_Reg>
}
 80008ac:	bd10      	pop	{r4, pc}
        reg &= ~REG04_HFLIP_IMG;
 80008ae:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80008b2:	e7f8      	b.n	80008a6 <set_hmirror+0x1a>

080008b4 <set_vflip>:

//------------------------------
static int set_vflip(int enable)
{
 80008b4:	b510      	push	{r4, lr}
 80008b6:	4604      	mov	r4, r0
    uint8_t reg;
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 80008b8:	2101      	movs	r1, #1
 80008ba:	20ff      	movs	r0, #255	; 0xff
 80008bc:	f7ff fe5a 	bl	8000574 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(REG04);
 80008c0:	2004      	movs	r0, #4
 80008c2:	f7ff ff39 	bl	8000738 <OV2640_RD_Reg>

    if (!enable) { // Already flipped.
 80008c6:	b934      	cbnz	r4, 80008d6 <set_vflip+0x22>
        reg |= REG04_VFLIP_IMG | REG04_VREF_EN;
 80008c8:	f040 0150 	orr.w	r1, r0, #80	; 0x50
 80008cc:	b2c9      	uxtb	r1, r1
    }
    else {
        reg &= ~(REG04_VFLIP_IMG | REG04_VREF_EN);
    }

    return OV2640_WR_Reg(REG04, reg);
 80008ce:	2004      	movs	r0, #4
 80008d0:	f7ff fe50 	bl	8000574 <OV2640_WR_Reg>
}
 80008d4:	bd10      	pop	{r4, pc}
        reg &= ~(REG04_VFLIP_IMG | REG04_VREF_EN);
 80008d6:	f000 01af 	and.w	r1, r0, #175	; 0xaf
 80008da:	e7f8      	b.n	80008ce <set_vflip+0x1a>

080008dc <set_colorbar>:
{
 80008dc:	b510      	push	{r4, lr}
 80008de:	4604      	mov	r4, r0
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 80008e0:	2101      	movs	r1, #1
 80008e2:	20ff      	movs	r0, #255	; 0xff
 80008e4:	f7ff fe46 	bl	8000574 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(COM7);
 80008e8:	2012      	movs	r0, #18
 80008ea:	f7ff ff25 	bl	8000738 <OV2640_RD_Reg>
    if (enable) reg |= COM7_COLOR_BAR;
 80008ee:	b134      	cbz	r4, 80008fe <set_colorbar+0x22>
 80008f0:	f040 0102 	orr.w	r1, r0, #2
 80008f4:	b2c9      	uxtb	r1, r1
    return OV2640_WR_Reg(COM7, reg);
 80008f6:	2012      	movs	r0, #18
 80008f8:	f7ff fe3c 	bl	8000574 <OV2640_WR_Reg>
}
 80008fc:	bd10      	pop	{r4, pc}
    else reg &= ~COM7_COLOR_BAR;
 80008fe:	f000 01fd 	and.w	r1, r0, #253	; 0xfd
 8000902:	e7f8      	b.n	80008f6 <set_colorbar+0x1a>

08000904 <ov2640_init>:
    return 0;
}

//===============================
int ov2640_init(framesize_t framesize)
{
 8000904:	b510      	push	{r4, lr}
 8000906:	4604      	mov	r4, r0
	reset();
 8000908:	f7ff fefc 	bl	8000704 <reset>
	hcamera.framesize = framesize;
 800090c:	4b10      	ldr	r3, [pc, #64]	; (8000950 <ov2640_init+0x4c>)
 800090e:	741c      	strb	r4, [r3, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 8000910:	2401      	movs	r4, #1
 8000912:	745c      	strb	r4, [r3, #17]
	//set_framesize(FRAMESIZE_QQVGA);
	set_pixformat(hcamera.pixformat);
 8000914:	4620      	mov	r0, r4
 8000916:	f7ff ff85 	bl	8000824 <set_pixformat>
	set_hmirror(0);
 800091a:	2000      	movs	r0, #0
 800091c:	f7ff ffb6 	bl	800088c <set_hmirror>
	set_vflip(0);
 8000920:	2000      	movs	r0, #0
 8000922:	f7ff ffc7 	bl	80008b4 <set_vflip>
	set_quality(2);
 8000926:	2002      	movs	r0, #2
 8000928:	f7ff fe34 	bl	8000594 <set_quality>
	set_colorbar(0);
 800092c:	2000      	movs	r0, #0
 800092e:	f7ff ffd5 	bl	80008dc <set_colorbar>
	set_saturation(0);
 8000932:	2000      	movs	r0, #0
 8000934:	f7ff fe40 	bl	80005b8 <set_saturation>
	set_brightness(1);
 8000938:	4620      	mov	r0, r4
 800093a:	f7ff fe61 	bl	8000600 <set_brightness>
	set_contrast(1);
 800093e:	4620      	mov	r0, r4
 8000940:	f7ff fe82 	bl	8000648 <set_contrast>
	set_special_effect(0); //0..8
 8000944:	2000      	movs	r0, #0
 8000946:	f7ff fea3 	bl	8000690 <set_special_effect>
  return 0;
}
 800094a:	2000      	movs	r0, #0
 800094c:	bd10      	pop	{r4, pc}
 800094e:	bf00      	nop
 8000950:	240000f0 	.word	0x240000f0

08000954 <calculate_hts>:
// increasing HTS so that DCMI_DMAConvCpltUser() can keep up with the data rate.
//
// WARNING! IF YOU CHANGE ANYTHING HERE RETEST WITH **ALL** RESOLUTIONS FOR THE AFFECTED MODE!
static int calculate_hts(uint16_t width)
{
    uint16_t hts = hts_target;
 8000954:	4b11      	ldr	r3, [pc, #68]	; (800099c <calculate_hts+0x48>)
 8000956:	881a      	ldrh	r2, [r3, #0]

    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8000958:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <calculate_hts+0x4c>)
 800095a:	7c59      	ldrb	r1, [r3, #17]
 800095c:	1f0b      	subs	r3, r1, #4
 800095e:	b2db      	uxtb	r3, r3
 8000960:	2902      	cmp	r1, #2
 8000962:	bf18      	it	ne
 8000964:	2b01      	cmpne	r3, #1
 8000966:	d80f      	bhi.n	8000988 <calculate_hts+0x34>
    {
        if (width <= 1280)
 8000968:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 800096c:	d805      	bhi.n	800097a <calculate_hts+0x26>
            hts = IM_MAX((width * 2) + 8, hts_target);
 800096e:	1d03      	adds	r3, r0, #4
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	429a      	cmp	r2, r3
 8000974:	bfb8      	it	lt
 8000976:	461a      	movlt	r2, r3
 8000978:	b292      	uxth	r2, r2
    {
        if (width > 640)
            hts = IM_MAX((width * 2) + 8, hts_target);
    }

    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 800097a:	32fc      	adds	r2, #252	; 0xfc
}
 800097c:	f240 509e 	movw	r0, #1438	; 0x59e
 8000980:	4290      	cmp	r0, r2
 8000982:	bfb8      	it	lt
 8000984:	4610      	movlt	r0, r2
 8000986:	4770      	bx	lr
        if (width > 640)
 8000988:	f5b0 7f20 	cmp.w	r0, #640	; 0x280
 800098c:	d9f5      	bls.n	800097a <calculate_hts+0x26>
            hts = IM_MAX((width * 2) + 8, hts_target);
 800098e:	1d03      	adds	r3, r0, #4
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	429a      	cmp	r2, r3
 8000994:	bfb8      	it	lt
 8000996:	461a      	movlt	r2, r3
 8000998:	b292      	uxth	r2, r2
 800099a:	e7ee      	b.n	800097a <calculate_hts+0x26>
 800099c:	24000104 	.word	0x24000104
 80009a0:	240000f0 	.word	0x240000f0

080009a4 <calculate_vts>:
// too low the OV5640 will crash. The minimum was determined empirically with testing...
//
// WARNING! IF YOU CHANGE ANYTHING HERE RETEST WITH **ALL** RESOLUTIONS FOR THE AFFECTED MODE!
static int calculate_vts(uint16_t readout_height)
{
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 80009a4:	3018      	adds	r0, #24
}
 80009a6:	28f8      	cmp	r0, #248	; 0xf8
 80009a8:	bfb8      	it	lt
 80009aa:	20f8      	movlt	r0, #248	; 0xf8
 80009ac:	4770      	bx	lr
	...

080009b0 <ov5640_WR_Reg>:
{
 80009b0:	b508      	push	{r3, lr}
 80009b2:	460a      	mov	r2, r1
    Camera_WriteRegb2(&hcamera, reg, data);
 80009b4:	4601      	mov	r1, r0
 80009b6:	4802      	ldr	r0, [pc, #8]	; (80009c0 <ov5640_WR_Reg+0x10>)
 80009b8:	f7ff fd13 	bl	80003e2 <Camera_WriteRegb2>
}
 80009bc:	2000      	movs	r0, #0
 80009be:	bd08      	pop	{r3, pc}
 80009c0:	240000f0 	.word	0x240000f0

080009c4 <ov5640_reset>:
{
 80009c4:	b538      	push	{r3, r4, r5, lr}
    int ret = ov5640_WR_Reg(SCCB_SYSTEM_CTRL_1, 0x11);
 80009c6:	2111      	movs	r1, #17
 80009c8:	f243 1003 	movw	r0, #12547	; 0x3103
 80009cc:	f7ff fff0 	bl	80009b0 <ov5640_WR_Reg>
 80009d0:	4605      	mov	r5, r0
    ret |= ov5640_WR_Reg(SYSTEM_CTROL0, 0x82);
 80009d2:	2182      	movs	r1, #130	; 0x82
 80009d4:	f243 0008 	movw	r0, #12296	; 0x3008
 80009d8:	f7ff ffea 	bl	80009b0 <ov5640_WR_Reg>
 80009dc:	4305      	orrs	r5, r0
 80009de:	b2ed      	uxtb	r5, r5
    Camera_delay(5);
 80009e0:	2005      	movs	r0, #5
 80009e2:	f002 fe8b 	bl	80036fc <HAL_Delay>
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 80009e6:	2400      	movs	r4, #0
 80009e8:	e00b      	b.n	8000a02 <ov5640_reset+0x3e>
        ret |= ov5640_WR_Reg((ov5640_default_regs[i][0] << 8) | (ov5640_default_regs[i][1] << 0), ov5640_default_regs[i][2]);
 80009ea:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 80009ee:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <ov5640_reset+0x58>)
 80009f0:	440b      	add	r3, r1
 80009f2:	7858      	ldrb	r0, [r3, #1]
 80009f4:	7899      	ldrb	r1, [r3, #2]
 80009f6:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 80009fa:	f7ff ffd9 	bl	80009b0 <ov5640_WR_Reg>
 80009fe:	4305      	orrs	r5, r0
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000a00:	3401      	adds	r4, #1
 8000a02:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000a06:	4a05      	ldr	r2, [pc, #20]	; (8000a1c <ov5640_reset+0x58>)
 8000a08:	5cd2      	ldrb	r2, [r2, r3]
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d1ed      	bne.n	80009ea <ov5640_reset+0x26>
    Camera_delay(300);
 8000a0e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a12:	f002 fe73 	bl	80036fc <HAL_Delay>
}
 8000a16:	4628      	mov	r0, r5
 8000a18:	bd38      	pop	{r3, r4, r5, pc}
 8000a1a:	bf00      	nop
 8000a1c:	08009914 	.word	0x08009914

08000a20 <ov5640_RD_Reg>:
{
 8000a20:	b508      	push	{r3, lr}
 8000a22:	460a      	mov	r2, r1
    return Camera_ReadRegb2(&hcamera, reg, data);
 8000a24:	4601      	mov	r1, r0
 8000a26:	4802      	ldr	r0, [pc, #8]	; (8000a30 <ov5640_RD_Reg+0x10>)
 8000a28:	f7ff fcf4 	bl	8000414 <Camera_ReadRegb2>
}
 8000a2c:	b2c0      	uxtb	r0, r0
 8000a2e:	bd08      	pop	{r3, pc}
 8000a30:	240000f0 	.word	0x240000f0

08000a34 <ov5640_set_pixformat>:

static int ov5640_set_pixformat(pixformat_t pixformat)
{
 8000a34:	b570      	push	{r4, r5, r6, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	4604      	mov	r4, r0
    uint8_t reg;
    int ret = 0;

    // Not a multiple of 8. The JPEG encoder on the OV5640 can't handle this.
    if ((pixformat == PIXFORMAT_JPEG) && ((dvp_cam_resolution[hcamera.framesize][0] % 8) || (dvp_cam_resolution[hcamera.framesize][1] % 8)))
 8000a3a:	2802      	cmp	r0, #2
 8000a3c:	d01b      	beq.n	8000a76 <ov5640_set_pixformat+0x42>
    // If we were to slow the pixclk down these resolutions would work. As of right now, the image shakes and scrolls with
    // the current line transfer speed. Note that there's an overhead to the DCMI_DMAConvCpltUser() function. It's not the
    // memory copy operation that's too slow. It's that there's too much overhead in the DCMI_DMAConvCpltUser() method
    // to even have time to start the line transfer. If it were possible to slow the line readout speed of the OV5640
    // this would enable these resolutions below. However, there's nothing in the datasheet that when modified does this.
    if (((pixformat == PIXFORMAT_GRAYSCALE) || (pixformat == PIXFORMAT_BAYER) || (pixformat == PIXFORMAT_JPEG)) && ((hcamera.framesize == FRAMESIZE_QQCIF) || (hcamera.framesize == FRAMESIZE_QQSIF) || (hcamera.framesize == FRAMESIZE_HQQQVGA) || (hcamera.framesize == FRAMESIZE_HQQVGA)))
 8000a3e:	1f23      	subs	r3, r4, #4
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	2c02      	cmp	r4, #2
 8000a44:	bf18      	it	ne
 8000a46:	2b01      	cmpne	r3, #1
 8000a48:	d80c      	bhi.n	8000a64 <ov5640_set_pixformat+0x30>
 8000a4a:	4b71      	ldr	r3, [pc, #452]	; (8000c10 <ov5640_set_pixformat+0x1dc>)
 8000a4c:	7c1b      	ldrb	r3, [r3, #16]
 8000a4e:	2b04      	cmp	r3, #4
 8000a50:	bf18      	it	ne
 8000a52:	2b01      	cmpne	r3, #1
 8000a54:	f000 80d0 	beq.w	8000bf8 <ov5640_set_pixformat+0x1c4>
 8000a58:	2b0c      	cmp	r3, #12
 8000a5a:	f000 80d0 	beq.w	8000bfe <ov5640_set_pixformat+0x1ca>
 8000a5e:	2b0d      	cmp	r3, #13
 8000a60:	f000 80d0 	beq.w	8000c04 <ov5640_set_pixformat+0x1d0>
    {
        return -1;
    }

    switch (pixformat)
 8000a64:	1e63      	subs	r3, r4, #1
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	f200 80cf 	bhi.w	8000c0a <ov5640_set_pixformat+0x1d6>
 8000a6c:	e8df f003 	tbb	[pc, r3]
 8000a70:	167b976d 	.word	0x167b976d
 8000a74:	89          	.byte	0x89
 8000a75:	00          	.byte	0x00
    if ((pixformat == PIXFORMAT_JPEG) && ((dvp_cam_resolution[hcamera.framesize][0] % 8) || (dvp_cam_resolution[hcamera.framesize][1] % 8)))
 8000a76:	4b66      	ldr	r3, [pc, #408]	; (8000c10 <ov5640_set_pixformat+0x1dc>)
 8000a78:	7c1a      	ldrb	r2, [r3, #16]
 8000a7a:	4b66      	ldr	r3, [pc, #408]	; (8000c14 <ov5640_set_pixformat+0x1e0>)
 8000a7c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8000a80:	f013 0f07 	tst.w	r3, #7
 8000a84:	f040 80b5 	bne.w	8000bf2 <ov5640_set_pixformat+0x1be>
 8000a88:	4b62      	ldr	r3, [pc, #392]	; (8000c14 <ov5640_set_pixformat+0x1e0>)
 8000a8a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000a8e:	885b      	ldrh	r3, [r3, #2]
 8000a90:	f013 0f07 	tst.w	r3, #7
 8000a94:	d0d3      	beq.n	8000a3e <ov5640_set_pixformat+0xa>
        return -1;
 8000a96:	f04f 36ff 	mov.w	r6, #4294967295
 8000a9a:	e053      	b.n	8000b44 <ov5640_set_pixformat+0x110>
    {
    case PIXFORMAT_GRAYSCALE:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x10);
 8000a9c:	2110      	movs	r1, #16
 8000a9e:	f44f 4086 	mov.w	r0, #17152	; 0x4300
 8000aa2:	f7ff ff85 	bl	80009b0 <ov5640_WR_Reg>
 8000aa6:	4605      	mov	r5, r0
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	f245 001f 	movw	r0, #20511	; 0x501f
 8000aae:	f7ff ff7f 	bl	80009b0 <ov5640_WR_Reg>
 8000ab2:	4305      	orrs	r5, r0
 8000ab4:	b2ed      	uxtb	r5, r5
        break;
    default:
        return -1;
    }

    ret |= ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8000ab6:	f10d 0107 	add.w	r1, sp, #7
 8000aba:	f643 0021 	movw	r0, #14369	; 0x3821
 8000abe:	f7ff ffaf 	bl	8000a20 <ov5640_RD_Reg>
 8000ac2:	4305      	orrs	r5, r0
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xDF) | ((pixformat == PIXFORMAT_JPEG) ? 0x20 : 0x00));
 8000ac4:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000ac8:	f021 0120 	bic.w	r1, r1, #32
 8000acc:	b249      	sxtb	r1, r1
 8000ace:	2c02      	cmp	r4, #2
 8000ad0:	d073      	beq.n	8000bba <ov5640_set_pixformat+0x186>
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	4319      	orrs	r1, r3
 8000ad6:	b2c9      	uxtb	r1, r1
 8000ad8:	f643 0021 	movw	r0, #14369	; 0x3821
 8000adc:	f7ff ff68 	bl	80009b0 <ov5640_WR_Reg>
 8000ae0:	4305      	orrs	r5, r0

    ret |= ov5640_RD_Reg(SYSTEM_RESET_02, &reg);
 8000ae2:	f10d 0107 	add.w	r1, sp, #7
 8000ae6:	f243 0002 	movw	r0, #12290	; 0x3002
 8000aea:	f7ff ff99 	bl	8000a20 <ov5640_RD_Reg>
 8000aee:	4305      	orrs	r5, r0
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 8000af0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000af4:	f021 011c 	bic.w	r1, r1, #28
 8000af8:	b249      	sxtb	r1, r1
 8000afa:	2c02      	cmp	r4, #2
 8000afc:	d05f      	beq.n	8000bbe <ov5640_set_pixformat+0x18a>
 8000afe:	231c      	movs	r3, #28
 8000b00:	4319      	orrs	r1, r3
 8000b02:	b2c9      	uxtb	r1, r1
 8000b04:	f243 0002 	movw	r0, #12290	; 0x3002
 8000b08:	f7ff ff52 	bl	80009b0 <ov5640_WR_Reg>
 8000b0c:	4305      	orrs	r5, r0

    ret |= ov5640_RD_Reg(CLOCK_ENABLE_02, &reg);
 8000b0e:	f10d 0107 	add.w	r1, sp, #7
 8000b12:	f243 0006 	movw	r0, #12294	; 0x3006
 8000b16:	f7ff ff83 	bl	8000a20 <ov5640_RD_Reg>
 8000b1a:	4305      	orrs	r5, r0
    ret |= ov5640_WR_Reg(CLOCK_ENABLE_02, (reg & 0xD7) | ((pixformat == PIXFORMAT_JPEG) ? 0x28 : 0x00));
 8000b1c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000b20:	f021 0128 	bic.w	r1, r1, #40	; 0x28
 8000b24:	b249      	sxtb	r1, r1
 8000b26:	2c02      	cmp	r4, #2
 8000b28:	d04b      	beq.n	8000bc2 <ov5640_set_pixformat+0x18e>
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	4319      	orrs	r1, r3
 8000b2e:	b2c9      	uxtb	r1, r1
 8000b30:	f243 0006 	movw	r0, #12294	; 0x3006
 8000b34:	f7ff ff3c 	bl	80009b0 <ov5640_WR_Reg>
 8000b38:	ea40 0605 	orr.w	r6, r0, r5

    if (hts_target)
 8000b3c:	4b36      	ldr	r3, [pc, #216]	; (8000c18 <ov5640_set_pixformat+0x1e4>)
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d140      	bne.n	8000bc6 <ov5640_set_pixformat+0x192>
        ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
        ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
    }

    return ret;
}
 8000b44:	4630      	mov	r0, r6
 8000b46:	b002      	add	sp, #8
 8000b48:	bd70      	pop	{r4, r5, r6, pc}
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x61);
 8000b4a:	2161      	movs	r1, #97	; 0x61
 8000b4c:	f44f 4086 	mov.w	r0, #17152	; 0x4300
 8000b50:	f7ff ff2e 	bl	80009b0 <ov5640_WR_Reg>
 8000b54:	4605      	mov	r5, r0
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x01);
 8000b56:	2101      	movs	r1, #1
 8000b58:	f245 001f 	movw	r0, #20511	; 0x501f
 8000b5c:	f7ff ff28 	bl	80009b0 <ov5640_WR_Reg>
 8000b60:	4305      	orrs	r5, r0
 8000b62:	b2ed      	uxtb	r5, r5
        break;
 8000b64:	e7a7      	b.n	8000ab6 <ov5640_set_pixformat+0x82>
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x30);
 8000b66:	2130      	movs	r1, #48	; 0x30
 8000b68:	f44f 4086 	mov.w	r0, #17152	; 0x4300
 8000b6c:	f7ff ff20 	bl	80009b0 <ov5640_WR_Reg>
 8000b70:	4605      	mov	r5, r0
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000b72:	2100      	movs	r1, #0
 8000b74:	f245 001f 	movw	r0, #20511	; 0x501f
 8000b78:	f7ff ff1a 	bl	80009b0 <ov5640_WR_Reg>
 8000b7c:	4305      	orrs	r5, r0
 8000b7e:	b2ed      	uxtb	r5, r5
        break;
 8000b80:	e799      	b.n	8000ab6 <ov5640_set_pixformat+0x82>
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x00);
 8000b82:	2100      	movs	r1, #0
 8000b84:	f44f 4086 	mov.w	r0, #17152	; 0x4300
 8000b88:	f7ff ff12 	bl	80009b0 <ov5640_WR_Reg>
 8000b8c:	4605      	mov	r5, r0
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x01);
 8000b8e:	2101      	movs	r1, #1
 8000b90:	f245 001f 	movw	r0, #20511	; 0x501f
 8000b94:	f7ff ff0c 	bl	80009b0 <ov5640_WR_Reg>
 8000b98:	4305      	orrs	r5, r0
 8000b9a:	b2ed      	uxtb	r5, r5
        break;
 8000b9c:	e78b      	b.n	8000ab6 <ov5640_set_pixformat+0x82>
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x30);
 8000b9e:	2130      	movs	r1, #48	; 0x30
 8000ba0:	f44f 4086 	mov.w	r0, #17152	; 0x4300
 8000ba4:	f7ff ff04 	bl	80009b0 <ov5640_WR_Reg>
 8000ba8:	4605      	mov	r5, r0
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000baa:	2100      	movs	r1, #0
 8000bac:	f245 001f 	movw	r0, #20511	; 0x501f
 8000bb0:	f7ff fefe 	bl	80009b0 <ov5640_WR_Reg>
 8000bb4:	4305      	orrs	r5, r0
 8000bb6:	b2ed      	uxtb	r5, r5
        break;
 8000bb8:	e77d      	b.n	8000ab6 <ov5640_set_pixformat+0x82>
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xDF) | ((pixformat == PIXFORMAT_JPEG) ? 0x20 : 0x00));
 8000bba:	2320      	movs	r3, #32
 8000bbc:	e78a      	b.n	8000ad4 <ov5640_set_pixformat+0xa0>
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	e79e      	b.n	8000b00 <ov5640_set_pixformat+0xcc>
    ret |= ov5640_WR_Reg(CLOCK_ENABLE_02, (reg & 0xD7) | ((pixformat == PIXFORMAT_JPEG) ? 0x28 : 0x00));
 8000bc2:	2328      	movs	r3, #40	; 0x28
 8000bc4:	e7b2      	b.n	8000b2c <ov5640_set_pixformat+0xf8>
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 8000bc6:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <ov5640_set_pixformat+0x1dc>)
 8000bc8:	7c1a      	ldrb	r2, [r3, #16]
 8000bca:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <ov5640_set_pixformat+0x1e0>)
 8000bcc:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
 8000bd0:	f7ff fec0 	bl	8000954 <calculate_hts>
 8000bd4:	4605      	mov	r5, r0
        ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
 8000bd6:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8000bda:	f643 000c 	movw	r0, #14348	; 0x380c
 8000bde:	f7ff fee7 	bl	80009b0 <ov5640_WR_Reg>
 8000be2:	4306      	orrs	r6, r0
        ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
 8000be4:	b2e9      	uxtb	r1, r5
 8000be6:	f643 000d 	movw	r0, #14349	; 0x380d
 8000bea:	f7ff fee1 	bl	80009b0 <ov5640_WR_Reg>
 8000bee:	4306      	orrs	r6, r0
 8000bf0:	e7a8      	b.n	8000b44 <ov5640_set_pixformat+0x110>
        return -1;
 8000bf2:	f04f 36ff 	mov.w	r6, #4294967295
 8000bf6:	e7a5      	b.n	8000b44 <ov5640_set_pixformat+0x110>
        return -1;
 8000bf8:	f04f 36ff 	mov.w	r6, #4294967295
 8000bfc:	e7a2      	b.n	8000b44 <ov5640_set_pixformat+0x110>
 8000bfe:	f04f 36ff 	mov.w	r6, #4294967295
 8000c02:	e79f      	b.n	8000b44 <ov5640_set_pixformat+0x110>
 8000c04:	f04f 36ff 	mov.w	r6, #4294967295
 8000c08:	e79c      	b.n	8000b44 <ov5640_set_pixformat+0x110>
    switch (pixformat)
 8000c0a:	f04f 36ff 	mov.w	r6, #4294967295
 8000c0e:	e799      	b.n	8000b44 <ov5640_set_pixformat+0x110>
 8000c10:	240000f0 	.word	0x240000f0
 8000c14:	080095d4 	.word	0x080095d4
 8000c18:	24000104 	.word	0x24000104

08000c1c <ov5640_set_framesize>:

static int ov5640_set_framesize(framesize_t framesize)
{
 8000c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c20:	b08d      	sub	sp, #52	; 0x34
    uint8_t reg;
    int ret = 0;
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000c22:	4b35      	ldr	r3, [pc, #212]	; (8000cf8 <ov5640_set_framesize+0xdc>)
 8000c24:	f833 7020 	ldrh.w	r7, [r3, r0, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000c28:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000c2c:	f8b3 9002 	ldrh.w	r9, [r3, #2]

    // Not a multiple of 8. The JPEG encoder on the OV5640 can't handle this.
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 8000c30:	4b32      	ldr	r3, [pc, #200]	; (8000cfc <ov5640_set_framesize+0xe0>)
 8000c32:	7c5b      	ldrb	r3, [r3, #17]
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d050      	beq.n	8000cda <ov5640_set_framesize+0xbe>
    // If we were to slow the pixclk down these resolutions would work. As of right now, the image shakes and scrolls with
    // the current line transfer speed. Note that there's an overhead to the DCMI_DMAConvCpltUser() function. It's not the
    // memory copy operation that's too slow. It's that there's too much overhead in the DCMI_DMAConvCpltUser() method
    // to even have time to start the line transfer. If it were possible to slow the line readout speed of the OV5640
    // this would enable these resolutions below. However, there's nothing in the datasheet that when modified does this.
    if (((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG)) && ((framesize == FRAMESIZE_QQCIF) || (framesize == FRAMESIZE_QQSIF) || (framesize == FRAMESIZE_HQQQVGA) || (framesize == FRAMESIZE_HQQVGA)))
 8000c38:	1f1a      	subs	r2, r3, #4
 8000c3a:	b2d2      	uxtb	r2, r2
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	bf18      	it	ne
 8000c40:	2a01      	cmpne	r2, #1
 8000c42:	d808      	bhi.n	8000c56 <ov5640_set_framesize+0x3a>
 8000c44:	280d      	cmp	r0, #13
 8000c46:	d806      	bhi.n	8000c56 <ov5640_set_framesize+0x3a>
 8000c48:	f243 0312 	movw	r3, #12306	; 0x3012
 8000c4c:	40c3      	lsrs	r3, r0
 8000c4e:	f013 0f01 	tst.w	r3, #1
 8000c52:	f040 821e 	bne.w	8001092 <ov5640_set_framesize+0x476>
    {
        return -1;
    }

    // Generally doesn't work for anything.
    if (framesize == FRAMESIZE_QQQQVGA)
 8000c56:	2807      	cmp	r0, #7
 8000c58:	f000 821e 	beq.w	8001098 <ov5640_set_framesize+0x47c>
    {
        return -1;
    }

    // Invalid resolution.
    if ((w > ACTIVE_SENSOR_WIDTH) || (h > ACTIVE_SENSOR_HEIGHT))
 8000c5c:	f5b9 6ff3 	cmp.w	r9, #1944	; 0x798
 8000c60:	bf98      	it	ls
 8000c62:	f5b7 6f22 	cmpls.w	r7, #2592	; 0xa20
 8000c66:	f200 821a 	bhi.w	800109e <ov5640_set_framesize+0x482>
        return -1;
    }

    // Step 0: Clamp readout settings.

    readout_w = IM_MAX(readout_w, w);
 8000c6a:	4a25      	ldr	r2, [pc, #148]	; (8000d00 <ov5640_set_framesize+0xe4>)
 8000c6c:	8813      	ldrh	r3, [r2, #0]
 8000c6e:	42bb      	cmp	r3, r7
 8000c70:	bf38      	it	cc
 8000c72:	463b      	movcc	r3, r7
 8000c74:	8013      	strh	r3, [r2, #0]
    readout_h = IM_MAX(readout_h, h);
 8000c76:	4923      	ldr	r1, [pc, #140]	; (8000d04 <ov5640_set_framesize+0xe8>)
 8000c78:	880a      	ldrh	r2, [r1, #0]
 8000c7a:	454a      	cmp	r2, r9
 8000c7c:	bf38      	it	cc
 8000c7e:	464a      	movcc	r2, r9
 8000c80:	800a      	strh	r2, [r1, #0]

    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 8000c82:	f5d3 6122 	rsbs	r1, r3, #2592	; 0xa20
 8000c86:	d432      	bmi.n	8000cee <ov5640_set_framesize+0xd2>
 8000c88:	1049      	asrs	r1, r1, #1
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 8000c8a:	f5d2 64f3 	rsbs	r4, r2, #1944	; 0x798
 8000c8e:	d430      	bmi.n	8000cf2 <ov5640_set_framesize+0xd6>
 8000c90:	1064      	asrs	r4, r4, #1
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 8000c92:	481d      	ldr	r0, [pc, #116]	; (8000d08 <ov5640_set_framesize+0xec>)
 8000c94:	f9b0 c000 	ldrsh.w	ip, [r0]
 8000c98:	458c      	cmp	ip, r1
 8000c9a:	bfa8      	it	ge
 8000c9c:	468c      	movge	ip, r1
 8000c9e:	4249      	negs	r1, r1
 8000ca0:	458c      	cmp	ip, r1
 8000ca2:	bfb8      	it	lt
 8000ca4:	468c      	movlt	ip, r1
 8000ca6:	fa0f fc8c 	sxth.w	ip, ip
 8000caa:	f8a0 c000 	strh.w	ip, [r0]
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 8000cae:	4d17      	ldr	r5, [pc, #92]	; (8000d0c <ov5640_set_framesize+0xf0>)
 8000cb0:	f9b5 0000 	ldrsh.w	r0, [r5]
 8000cb4:	42a0      	cmp	r0, r4
 8000cb6:	bfa8      	it	ge
 8000cb8:	4620      	movge	r0, r4
 8000cba:	4261      	negs	r1, r4
 8000cbc:	4288      	cmp	r0, r1
 8000cbe:	bfb8      	it	lt
 8000cc0:	4608      	movlt	r0, r1
 8000cc2:	b200      	sxth	r0, r0
 8000cc4:	8028      	strh	r0, [r5, #0]

    // Step 1: Determine readout area and subsampling amount.

    uint16_t sensor_div = 0;

    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 8000cc6:	ebb7 0f53 	cmp.w	r7, r3, lsr #1
 8000cca:	d821      	bhi.n	8000d10 <ov5640_set_framesize+0xf4>
 8000ccc:	ebb9 0f52 	cmp.w	r9, r2, lsr #1
 8000cd0:	f240 81ca 	bls.w	8001068 <ov5640_set_framesize+0x44c>
    {
        sensor_div = 1;
 8000cd4:	f04f 0801 	mov.w	r8, #1
 8000cd8:	e01c      	b.n	8000d14 <ov5640_set_framesize+0xf8>
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 8000cda:	f017 0f07 	tst.w	r7, #7
 8000cde:	f040 81d5 	bne.w	800108c <ov5640_set_framesize+0x470>
 8000ce2:	f019 0f07 	tst.w	r9, #7
 8000ce6:	d0a7      	beq.n	8000c38 <ov5640_set_framesize+0x1c>
        return -1;
 8000ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cec:	e1b9      	b.n	8001062 <ov5640_set_framesize+0x446>
    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 8000cee:	3101      	adds	r1, #1
 8000cf0:	e7ca      	b.n	8000c88 <ov5640_set_framesize+0x6c>
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 8000cf2:	3401      	adds	r4, #1
 8000cf4:	e7cc      	b.n	8000c90 <ov5640_set_framesize+0x74>
 8000cf6:	bf00      	nop
 8000cf8:	080095d4 	.word	0x080095d4
 8000cfc:	240000f0 	.word	0x240000f0
 8000d00:	24000002 	.word	0x24000002
 8000d04:	24000000 	.word	0x24000000
 8000d08:	24000106 	.word	0x24000106
 8000d0c:	24000108 	.word	0x24000108
        sensor_div = 1;
 8000d10:	f04f 0801 	mov.w	r8, #1
        sensor_div = 2;
    }

    // Step 2: Determine horizontal and vertical start and end points.

    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 8000d14:	f103 0110 	add.w	r1, r3, #16
 8000d18:	b289      	uxth	r1, r1
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 8000d1a:	f102 0408 	add.w	r4, r2, #8
 8000d1e:	b2a4      	uxth	r4, r4

    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 8000d20:	f5c1 6622 	rsb	r6, r1, #2592	; 0xa20
 8000d24:	4635      	mov	r5, r6
 8000d26:	2e00      	cmp	r6, #0
 8000d28:	f2c0 81a1 	blt.w	800106e <ov5640_set_framesize+0x452>
 8000d2c:	10ad      	asrs	r5, r5, #2
 8000d2e:	46e6      	mov	lr, ip
 8000d30:	f1bc 0f00 	cmp.w	ip, #0
 8000d34:	f2c0 819d 	blt.w	8001072 <ov5640_set_framesize+0x456>
 8000d38:	eb05 056e 	add.w	r5, r5, lr, asr #1
 8000d3c:	006d      	lsls	r5, r5, #1
 8000d3e:	42ae      	cmp	r6, r5
 8000d40:	bfa8      	it	ge
 8000d42:	462e      	movge	r6, r5
 8000d44:	f06f 0507 	mvn.w	r5, #7
 8000d48:	42ae      	cmp	r6, r5
 8000d4a:	bfb8      	it	lt
 8000d4c:	462e      	movlt	r6, r5
 8000d4e:	b2b6      	uxth	r6, r6
 8000d50:	3610      	adds	r6, #16
 8000d52:	b2b6      	uxth	r6, r6
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 8000d54:	eb01 0b06 	add.w	fp, r1, r6
 8000d58:	fa1f fb8b 	uxth.w	fp, fp
 8000d5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8000d60:	fa1f fb8b 	uxth.w	fp, fp

    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8000d64:	f5c4 65f3 	rsb	r5, r4, #1944	; 0x798
 8000d68:	46ac      	mov	ip, r5
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	f2c0 8184 	blt.w	8001078 <ov5640_set_framesize+0x45c>
 8000d70:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8000d74:	4686      	mov	lr, r0
 8000d76:	2800      	cmp	r0, #0
 8000d78:	f2c0 8181 	blt.w	800107e <ov5640_set_framesize+0x462>
 8000d7c:	ebac 0c6e 	sub.w	ip, ip, lr, asr #1
 8000d80:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8000d84:	4565      	cmp	r5, ip
 8000d86:	bfa8      	it	ge
 8000d88:	4665      	movge	r5, ip
 8000d8a:	f06f 0003 	mvn.w	r0, #3
 8000d8e:	4285      	cmp	r5, r0
 8000d90:	bfb8      	it	lt
 8000d92:	4605      	movlt	r5, r0
 8000d94:	b2ad      	uxth	r5, r5
 8000d96:	3506      	adds	r5, #6
 8000d98:	b2ad      	uxth	r5, r5
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 8000d9a:	eb04 0a05 	add.w	sl, r4, r5
 8000d9e:	fa1f fa8a 	uxth.w	sl, sl
 8000da2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8000da6:	fa1f fa8a 	uxth.w	sl, sl

    // Step 3: Determine scaling window offset.

    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8000daa:	fbb3 f3f8 	udiv	r3, r3, r8
 8000dae:	ee07 3a90 	vmov	s15, r3
 8000db2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000db6:	ee07 7a10 	vmov	s14, r7
 8000dba:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000dbe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000dc2:	fbb2 f2f8 	udiv	r2, r2, r8
 8000dc6:	ee07 2a90 	vmov	s15, r2
 8000dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dce:	ee07 9a10 	vmov	s14, r9
 8000dd2:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8000dd6:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8000dda:	eef4 6ac7 	vcmpe.f32	s13, s14
 8000dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000de2:	d501      	bpl.n	8000de8 <ov5640_set_framesize+0x1cc>
 8000de4:	eeb0 7a66 	vmov.f32	s14, s13

    uint16_t w_mul = w * ratio;
 8000de8:	ee07 7a90 	vmov	s15, r7
 8000dec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000df0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000df4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000df8:	ee17 3a90 	vmov	r3, s15
 8000dfc:	b29a      	uxth	r2, r3
    uint16_t h_mul = h * ratio;
 8000dfe:	ee07 9a90 	vmov	s15, r9
 8000e02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e0e:	ee17 3a90 	vmov	r3, s15
 8000e12:	b29b      	uxth	r3, r3
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8000e14:	fbb1 f1f8 	udiv	r1, r1, r8
 8000e18:	1a8a      	subs	r2, r1, r2
 8000e1a:	f100 8133 	bmi.w	8001084 <ov5640_set_framesize+0x468>
 8000e1e:	1050      	asrs	r0, r2, #1
 8000e20:	9003      	str	r0, [sp, #12]
 8000e22:	f3c2 024f 	ubfx	r2, r2, #1, #16
 8000e26:	9205      	str	r2, [sp, #20]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 8000e28:	fbb4 f4f8 	udiv	r4, r4, r8
 8000e2c:	1ae3      	subs	r3, r4, r3
 8000e2e:	f100 812b 	bmi.w	8001088 <ov5640_set_framesize+0x46c>
 8000e32:	105a      	asrs	r2, r3, #1
 8000e34:	9209      	str	r2, [sp, #36]	; 0x24
 8000e36:	f3c3 034f 	ubfx	r3, r3, #1, #16
 8000e3a:	9306      	str	r3, [sp, #24]

    // Step 4: Compute total frame time.

    hts_target = sensor_w / sensor_div;
 8000e3c:	4b99      	ldr	r3, [pc, #612]	; (80010a4 <ov5640_set_framesize+0x488>)
 8000e3e:	8019      	strh	r1, [r3, #0]

    uint16_t sensor_hts = calculate_hts(w);
 8000e40:	4638      	mov	r0, r7
 8000e42:	f7ff fd87 	bl	8000954 <calculate_hts>
 8000e46:	9001      	str	r0, [sp, #4]
 8000e48:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8000e4c:	9107      	str	r1, [sp, #28]
    uint16_t sensor_vts = calculate_vts(sensor_h / sensor_div);
 8000e4e:	4620      	mov	r0, r4
 8000e50:	f7ff fda8 	bl	80009a4 <calculate_vts>
 8000e54:	9002      	str	r0, [sp, #8]
 8000e56:	f8bd 4008 	ldrh.w	r4, [sp, #8]
 8000e5a:	9408      	str	r4, [sp, #32]

    uint16_t sensor_x_inc = (((sensor_div * 2) - 1) << 4) | (1 << 0); // odd[7:4]/even[3:0] pixel inc on the bayer pattern
 8000e5c:	ea4f 0348 	mov.w	r3, r8, lsl #1
 8000e60:	3b01      	subs	r3, #1
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	f043 0401 	orr.w	r4, r3, #1
 8000e68:	9404      	str	r4, [sp, #16]
    uint16_t sensor_y_inc = (((sensor_div * 2) - 1) << 4) | (1 << 0); // odd[7:4]/even[3:0] pixel inc on the bayer pattern

    // Step 5: Write regs.

    ret |= ov5640_WR_Reg(TIMING_HS_H, sensor_ws >> 8);
 8000e6a:	0a31      	lsrs	r1, r6, #8
 8000e6c:	f44f 5060 	mov.w	r0, #14336	; 0x3800
 8000e70:	f7ff fd9e 	bl	80009b0 <ov5640_WR_Reg>
 8000e74:	4604      	mov	r4, r0
    ret |= ov5640_WR_Reg(TIMING_HS_L, sensor_ws);
 8000e76:	b2f1      	uxtb	r1, r6
 8000e78:	f643 0001 	movw	r0, #14337	; 0x3801
 8000e7c:	f7ff fd98 	bl	80009b0 <ov5640_WR_Reg>
 8000e80:	4304      	orrs	r4, r0
 8000e82:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_VS_H, sensor_hs >> 8);
 8000e84:	0a29      	lsrs	r1, r5, #8
 8000e86:	f643 0002 	movw	r0, #14338	; 0x3802
 8000e8a:	f7ff fd91 	bl	80009b0 <ov5640_WR_Reg>
 8000e8e:	4304      	orrs	r4, r0
 8000e90:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_VS_L, sensor_hs);
 8000e92:	b2e9      	uxtb	r1, r5
 8000e94:	f643 0003 	movw	r0, #14339	; 0x3803
 8000e98:	f7ff fd8a 	bl	80009b0 <ov5640_WR_Reg>
 8000e9c:	4304      	orrs	r4, r0
 8000e9e:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_HW_H, sensor_we >> 8);
 8000ea0:	ea4f 211b 	mov.w	r1, fp, lsr #8
 8000ea4:	f643 0004 	movw	r0, #14340	; 0x3804
 8000ea8:	f7ff fd82 	bl	80009b0 <ov5640_WR_Reg>
 8000eac:	4304      	orrs	r4, r0
 8000eae:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_HW_L, sensor_we);
 8000eb0:	fa5f f18b 	uxtb.w	r1, fp
 8000eb4:	f643 0005 	movw	r0, #14341	; 0x3805
 8000eb8:	f7ff fd7a 	bl	80009b0 <ov5640_WR_Reg>
 8000ebc:	4304      	orrs	r4, r0
 8000ebe:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_VH_H, sensor_he >> 8);
 8000ec0:	ea4f 211a 	mov.w	r1, sl, lsr #8
 8000ec4:	f643 0006 	movw	r0, #14342	; 0x3806
 8000ec8:	f7ff fd72 	bl	80009b0 <ov5640_WR_Reg>
 8000ecc:	4304      	orrs	r4, r0
 8000ece:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_VH_L, sensor_he);
 8000ed0:	fa5f f18a 	uxtb.w	r1, sl
 8000ed4:	f643 0007 	movw	r0, #14343	; 0x3807
 8000ed8:	f7ff fd6a 	bl	80009b0 <ov5640_WR_Reg>
 8000edc:	4304      	orrs	r4, r0
 8000ede:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_DVPHO_H, w >> 8);
 8000ee0:	0a3e      	lsrs	r6, r7, #8
 8000ee2:	4631      	mov	r1, r6
 8000ee4:	f643 0008 	movw	r0, #14344	; 0x3808
 8000ee8:	f7ff fd62 	bl	80009b0 <ov5640_WR_Reg>
 8000eec:	4304      	orrs	r4, r0
 8000eee:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_DVPHO_L, w);
 8000ef0:	b2ff      	uxtb	r7, r7
 8000ef2:	4639      	mov	r1, r7
 8000ef4:	f643 0009 	movw	r0, #14345	; 0x3809
 8000ef8:	f7ff fd5a 	bl	80009b0 <ov5640_WR_Reg>
 8000efc:	4304      	orrs	r4, r0
 8000efe:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_DVPVO_H, h >> 8);
 8000f00:	ea4f 2519 	mov.w	r5, r9, lsr #8
 8000f04:	4629      	mov	r1, r5
 8000f06:	f643 000a 	movw	r0, #14346	; 0x380a
 8000f0a:	f7ff fd51 	bl	80009b0 <ov5640_WR_Reg>
 8000f0e:	4304      	orrs	r4, r0
 8000f10:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_DVPVO_L, h);
 8000f12:	fa5f f989 	uxtb.w	r9, r9
 8000f16:	4649      	mov	r1, r9
 8000f18:	f643 000b 	movw	r0, #14347	; 0x380b
 8000f1c:	f7ff fd48 	bl	80009b0 <ov5640_WR_Reg>
 8000f20:	4304      	orrs	r4, r0
 8000f22:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
 8000f24:	9907      	ldr	r1, [sp, #28]
 8000f26:	0a09      	lsrs	r1, r1, #8
 8000f28:	f643 000c 	movw	r0, #14348	; 0x380c
 8000f2c:	f7ff fd40 	bl	80009b0 <ov5640_WR_Reg>
 8000f30:	4304      	orrs	r4, r0
 8000f32:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
 8000f34:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8000f38:	f643 000d 	movw	r0, #14349	; 0x380d
 8000f3c:	f7ff fd38 	bl	80009b0 <ov5640_WR_Reg>
 8000f40:	4304      	orrs	r4, r0
 8000f42:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_VTS_H, sensor_vts >> 8);
 8000f44:	9808      	ldr	r0, [sp, #32]
 8000f46:	0a01      	lsrs	r1, r0, #8
 8000f48:	f643 000e 	movw	r0, #14350	; 0x380e
 8000f4c:	f7ff fd30 	bl	80009b0 <ov5640_WR_Reg>
 8000f50:	4304      	orrs	r4, r0
 8000f52:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_VTS_L, sensor_vts);
 8000f54:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8000f58:	f643 000f 	movw	r0, #14351	; 0x380f
 8000f5c:	f7ff fd28 	bl	80009b0 <ov5640_WR_Reg>
 8000f60:	4304      	orrs	r4, r0
 8000f62:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_HOFFSET_H, x_off >> 8);
 8000f64:	9905      	ldr	r1, [sp, #20]
 8000f66:	0a09      	lsrs	r1, r1, #8
 8000f68:	f643 0010 	movw	r0, #14352	; 0x3810
 8000f6c:	f7ff fd20 	bl	80009b0 <ov5640_WR_Reg>
 8000f70:	4304      	orrs	r4, r0
 8000f72:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_HOFFSET_L, x_off);
 8000f74:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8000f78:	f643 0011 	movw	r0, #14353	; 0x3811
 8000f7c:	f7ff fd18 	bl	80009b0 <ov5640_WR_Reg>
 8000f80:	4304      	orrs	r4, r0
 8000f82:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_VOFFSET_H, y_off >> 8);
 8000f84:	9b06      	ldr	r3, [sp, #24]
 8000f86:	0a19      	lsrs	r1, r3, #8
 8000f88:	f643 0012 	movw	r0, #14354	; 0x3812
 8000f8c:	f7ff fd10 	bl	80009b0 <ov5640_WR_Reg>
 8000f90:	4304      	orrs	r4, r0
 8000f92:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_VOFFSET_L, y_off);
 8000f94:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 8000f98:	f643 0013 	movw	r0, #14355	; 0x3813
 8000f9c:	f7ff fd08 	bl	80009b0 <ov5640_WR_Reg>
 8000fa0:	4304      	orrs	r4, r0
 8000fa2:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(TIMING_X_INC, sensor_x_inc);
 8000fa4:	f89d a010 	ldrb.w	sl, [sp, #16]
 8000fa8:	4651      	mov	r1, sl
 8000faa:	f643 0014 	movw	r0, #14356	; 0x3814
 8000fae:	f7ff fcff 	bl	80009b0 <ov5640_WR_Reg>
 8000fb2:	4304      	orrs	r4, r0
 8000fb4:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_Y_INC, sensor_y_inc);
 8000fb6:	4651      	mov	r1, sl
 8000fb8:	f643 0015 	movw	r0, #14357	; 0x3815
 8000fbc:	f7ff fcf8 	bl	80009b0 <ov5640_WR_Reg>
 8000fc0:	4304      	orrs	r4, r0
 8000fc2:	b2e4      	uxtb	r4, r4

    ret |= ov5640_RD_Reg(TIMING_TC_REG_20, &reg);
 8000fc4:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 8000fc8:	f643 0020 	movw	r0, #14368	; 0x3820
 8000fcc:	f7ff fd28 	bl	8000a20 <ov5640_RD_Reg>
 8000fd0:	4304      	orrs	r4, r0
 8000fd2:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 8000fd4:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
 8000fd8:	f021 0101 	bic.w	r1, r1, #1
 8000fdc:	b249      	sxtb	r1, r1
 8000fde:	f1b8 0f01 	cmp.w	r8, #1
 8000fe2:	bf94      	ite	ls
 8000fe4:	f04f 0800 	movls.w	r8, #0
 8000fe8:	f04f 0801 	movhi.w	r8, #1
 8000fec:	ea41 0108 	orr.w	r1, r1, r8
 8000ff0:	b2c9      	uxtb	r1, r1
 8000ff2:	f643 0020 	movw	r0, #14368	; 0x3820
 8000ff6:	f7ff fcdb 	bl	80009b0 <ov5640_WR_Reg>
 8000ffa:	4304      	orrs	r4, r0
 8000ffc:	b2e4      	uxtb	r4, r4

    ret |= ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8000ffe:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 8001002:	f643 0021 	movw	r0, #14369	; 0x3821
 8001006:	f7ff fd0b 	bl	8000a20 <ov5640_RD_Reg>
 800100a:	4304      	orrs	r4, r0
 800100c:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 800100e:	f89d 102f 	ldrb.w	r1, [sp, #47]	; 0x2f
 8001012:	f021 0101 	bic.w	r1, r1, #1
 8001016:	b249      	sxtb	r1, r1
 8001018:	ea48 0101 	orr.w	r1, r8, r1
 800101c:	b2c9      	uxtb	r1, r1
 800101e:	f643 0021 	movw	r0, #14369	; 0x3821
 8001022:	f7ff fcc5 	bl	80009b0 <ov5640_WR_Reg>
 8001026:	4304      	orrs	r4, r0
 8001028:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(VFIFO_HSIZE_H, w >> 8);
 800102a:	4631      	mov	r1, r6
 800102c:	f244 6002 	movw	r0, #17922	; 0x4602
 8001030:	f7ff fcbe 	bl	80009b0 <ov5640_WR_Reg>
 8001034:	4304      	orrs	r4, r0
 8001036:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(VFIFO_HSIZE_L, w);
 8001038:	4639      	mov	r1, r7
 800103a:	f244 6003 	movw	r0, #17923	; 0x4603
 800103e:	f7ff fcb7 	bl	80009b0 <ov5640_WR_Reg>
 8001042:	4304      	orrs	r4, r0
 8001044:	b2e4      	uxtb	r4, r4

    ret |= ov5640_WR_Reg(VFIFO_VSIZE_H, h >> 8);
 8001046:	4629      	mov	r1, r5
 8001048:	f244 6004 	movw	r0, #17924	; 0x4604
 800104c:	f7ff fcb0 	bl	80009b0 <ov5640_WR_Reg>
 8001050:	4304      	orrs	r4, r0
 8001052:	b2e4      	uxtb	r4, r4
    ret |= ov5640_WR_Reg(VFIFO_VSIZE_L, h);
 8001054:	4649      	mov	r1, r9
 8001056:	f244 6005 	movw	r0, #17925	; 0x4605
 800105a:	f7ff fca9 	bl	80009b0 <ov5640_WR_Reg>
 800105e:	4320      	orrs	r0, r4
 8001060:	b2c0      	uxtb	r0, r0

    return ret;
}
 8001062:	b00d      	add	sp, #52	; 0x34
 8001064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        sensor_div = 2;
 8001068:	f04f 0802 	mov.w	r8, #2
 800106c:	e652      	b.n	8000d14 <ov5640_set_framesize+0xf8>
    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800106e:	1cf5      	adds	r5, r6, #3
 8001070:	e65c      	b.n	8000d2c <ov5640_set_framesize+0x110>
 8001072:	f10c 0e01 	add.w	lr, ip, #1
 8001076:	e65f      	b.n	8000d38 <ov5640_set_framesize+0x11c>
    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 8001078:	f105 0c03 	add.w	ip, r5, #3
 800107c:	e678      	b.n	8000d70 <ov5640_set_framesize+0x154>
 800107e:	f100 0e01 	add.w	lr, r0, #1
 8001082:	e67b      	b.n	8000d7c <ov5640_set_framesize+0x160>
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 8001084:	3201      	adds	r2, #1
 8001086:	e6ca      	b.n	8000e1e <ov5640_set_framesize+0x202>
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 8001088:	3301      	adds	r3, #1
 800108a:	e6d2      	b.n	8000e32 <ov5640_set_framesize+0x216>
        return -1;
 800108c:	f04f 30ff 	mov.w	r0, #4294967295
 8001090:	e7e7      	b.n	8001062 <ov5640_set_framesize+0x446>
    if (((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG)) && ((framesize == FRAMESIZE_QQCIF) || (framesize == FRAMESIZE_QQSIF) || (framesize == FRAMESIZE_HQQQVGA) || (framesize == FRAMESIZE_HQQVGA)))
 8001092:	f04f 30ff 	mov.w	r0, #4294967295
 8001096:	e7e4      	b.n	8001062 <ov5640_set_framesize+0x446>
        return -1;
 8001098:	f04f 30ff 	mov.w	r0, #4294967295
 800109c:	e7e1      	b.n	8001062 <ov5640_set_framesize+0x446>
        return -1;
 800109e:	f04f 30ff 	mov.w	r0, #4294967295
 80010a2:	e7de      	b.n	8001062 <ov5640_set_framesize+0x446>
 80010a4:	24000104 	.word	0x24000104

080010a8 <ov5640_set_hmirror>:

static int ov5640_set_hmirror(int enable)
{
 80010a8:	b530      	push	{r4, r5, lr}
 80010aa:	b083      	sub	sp, #12
 80010ac:	4605      	mov	r5, r0
    uint8_t reg;
    int ret = ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 80010ae:	f10d 0107 	add.w	r1, sp, #7
 80010b2:	f643 0021 	movw	r0, #14369	; 0x3821
 80010b6:	f7ff fcb3 	bl	8000a20 <ov5640_RD_Reg>
 80010ba:	4604      	mov	r4, r0
    if (enable)
 80010bc:	b15d      	cbz	r5, 80010d6 <ov5640_set_hmirror+0x2e>
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg | 0x06);
 80010be:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80010c2:	f041 0106 	orr.w	r1, r1, #6
 80010c6:	f643 0021 	movw	r0, #14369	; 0x3821
 80010ca:	f7ff fc71 	bl	80009b0 <ov5640_WR_Reg>
 80010ce:	4320      	orrs	r0, r4
 80010d0:	b2c0      	uxtb	r0, r0
    else
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg & 0xF9);
    }
    return ret;
}
 80010d2:	b003      	add	sp, #12
 80010d4:	bd30      	pop	{r4, r5, pc}
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg & 0xF9);
 80010d6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80010da:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 80010de:	f643 0021 	movw	r0, #14369	; 0x3821
 80010e2:	f7ff fc65 	bl	80009b0 <ov5640_WR_Reg>
 80010e6:	4320      	orrs	r0, r4
 80010e8:	b2c0      	uxtb	r0, r0
    return ret;
 80010ea:	e7f2      	b.n	80010d2 <ov5640_set_hmirror+0x2a>

080010ec <ov5640_set_vflip>:

static int ov5640_set_vflip(int enable)
{
 80010ec:	b530      	push	{r4, r5, lr}
 80010ee:	b083      	sub	sp, #12
 80010f0:	4605      	mov	r5, r0
    uint8_t reg;
    int ret = ov5640_RD_Reg(TIMING_TC_REG_20, &reg);
 80010f2:	f10d 0107 	add.w	r1, sp, #7
 80010f6:	f643 0020 	movw	r0, #14368	; 0x3820
 80010fa:	f7ff fc91 	bl	8000a20 <ov5640_RD_Reg>
 80010fe:	4604      	mov	r4, r0
    if (!enable)
 8001100:	b95d      	cbnz	r5, 800111a <ov5640_set_vflip+0x2e>
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg | 0x06);
 8001102:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001106:	f041 0106 	orr.w	r1, r1, #6
 800110a:	f643 0020 	movw	r0, #14368	; 0x3820
 800110e:	f7ff fc4f 	bl	80009b0 <ov5640_WR_Reg>
 8001112:	4320      	orrs	r0, r4
 8001114:	b2c0      	uxtb	r0, r0
    else
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg & 0xF9);
    }
    return ret;
}
 8001116:	b003      	add	sp, #12
 8001118:	bd30      	pop	{r4, r5, pc}
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg & 0xF9);
 800111a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800111e:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 8001122:	f643 0020 	movw	r0, #14368	; 0x3820
 8001126:	f7ff fc43 	bl	80009b0 <ov5640_WR_Reg>
 800112a:	4320      	orrs	r0, r4
 800112c:	b2c0      	uxtb	r0, r0
    return ret;
 800112e:	e7f2      	b.n	8001116 <ov5640_set_vflip+0x2a>

08001130 <ov5640_init>:

int ov5640_init(framesize_t framesize)
{
 8001130:	b538      	push	{r3, r4, r5, lr}
 8001132:	4604      	mov	r4, r0
    ov5640_reset();
 8001134:	f7ff fc46 	bl	80009c4 <ov5640_reset>
    hcamera.framesize = framesize;
 8001138:	4d08      	ldr	r5, [pc, #32]	; (800115c <ov5640_init+0x2c>)
 800113a:	742c      	strb	r4, [r5, #16]
    hcamera.pixformat = PIXFORMAT_RGB565;
 800113c:	2401      	movs	r4, #1
 800113e:	746c      	strb	r4, [r5, #17]
    ov5640_set_pixformat(hcamera.pixformat);
 8001140:	4620      	mov	r0, r4
 8001142:	f7ff fc77 	bl	8000a34 <ov5640_set_pixformat>
    ov5640_set_framesize(hcamera.framesize);
 8001146:	7c28      	ldrb	r0, [r5, #16]
 8001148:	f7ff fd68 	bl	8000c1c <ov5640_set_framesize>
    ov5640_set_hmirror(0);
 800114c:	2000      	movs	r0, #0
 800114e:	f7ff ffab 	bl	80010a8 <ov5640_set_hmirror>
    ov5640_set_vflip(0);
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff ffca 	bl	80010ec <ov5640_set_vflip>

    return 1;
}
 8001158:	4620      	mov	r0, r4
 800115a:	bd38      	pop	{r3, r4, r5, pc}
 800115c:	240000f0 	.word	0x240000f0

08001160 <OV7670_WriteReg>:
#include "ov7670.h"
#include "ov7670_regs.h"

int OV7670_WriteReg(uint8_t regAddr, const uint8_t *pData)
{
 8001160:	b500      	push	{lr}
 8001162:	b085      	sub	sp, #20
	uint8_t tt[2];
	tt[0] = regAddr;
 8001164:	f88d 000c 	strb.w	r0, [sp, #12]
	tt[1] = pData[0];
 8001168:	780b      	ldrb	r3, [r1, #0]
 800116a:	f88d 300d 	strb.w	r3, [sp, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 800116e:	4807      	ldr	r0, [pc, #28]	; (800118c <OV7670_WriteReg+0x2c>)
 8001170:	6883      	ldr	r3, [r0, #8]
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2302      	movs	r3, #2
 8001176:	aa03      	add	r2, sp, #12
 8001178:	7901      	ldrb	r1, [r0, #4]
 800117a:	6800      	ldr	r0, [r0, #0]
 800117c:	f004 fcce 	bl	8005b1c <HAL_I2C_Master_Transmit>
 8001180:	b100      	cbz	r0, 8001184 <OV7670_WriteReg+0x24>
	{
		return OV7670_OK;
	}
	else
	{
		return OV7670_ERROR;
 8001182:	2001      	movs	r0, #1
	}
}
 8001184:	b005      	add	sp, #20
 8001186:	f85d fb04 	ldr.w	pc, [sp], #4
 800118a:	bf00      	nop
 800118c:	240000f0 	.word	0x240000f0

08001190 <OV7670_ReadReg>:

int OV7670_ReadReg(uint8_t regAddr, uint8_t *pData)
{
 8001190:	b530      	push	{r4, r5, lr}
 8001192:	b085      	sub	sp, #20
 8001194:	460d      	mov	r5, r1
 8001196:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 800119a:	4c0c      	ldr	r4, [pc, #48]	; (80011cc <OV7670_ReadReg+0x3c>)
 800119c:	7921      	ldrb	r1, [r4, #4]
 800119e:	68a3      	ldr	r3, [r4, #8]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2301      	movs	r3, #1
 80011a4:	f10d 020f 	add.w	r2, sp, #15
 80011a8:	4419      	add	r1, r3
 80011aa:	6820      	ldr	r0, [r4, #0]
 80011ac:	f004 fcb6 	bl	8005b1c <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 80011b0:	7921      	ldrb	r1, [r4, #4]
 80011b2:	68a3      	ldr	r3, [r4, #8]
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2301      	movs	r3, #1
 80011b8:	462a      	mov	r2, r5
 80011ba:	4419      	add	r1, r3
 80011bc:	6820      	ldr	r0, [r4, #0]
 80011be:	f004 fd6b 	bl	8005c98 <HAL_I2C_Master_Receive>
 80011c2:	b100      	cbz	r0, 80011c6 <OV7670_ReadReg+0x36>
	{
		return OV7670_OK;
	}
	else
	{
		return OV7670_ERROR;
 80011c4:	2001      	movs	r0, #1
	}
}
 80011c6:	b005      	add	sp, #20
 80011c8:	bd30      	pop	{r4, r5, pc}
 80011ca:	bf00      	nop
 80011cc:	240000f0 	.word	0x240000f0

080011d0 <OV7670_Reset>:

int OV7670_Reset(void)
{
 80011d0:	b510      	push	{r4, lr}
 80011d2:	b082      	sub	sp, #8
	HAL_Delay(100);
 80011d4:	2064      	movs	r0, #100	; 0x64
 80011d6:	f002 fa91 	bl	80036fc <HAL_Delay>
	uint8_t data = COM7_RESET;
 80011da:	2380      	movs	r3, #128	; 0x80
 80011dc:	f88d 3007 	strb.w	r3, [sp, #7]
	if (OV7670_WriteReg(REG_COM7, &data) != OV7670_OK)
 80011e0:	f10d 0107 	add.w	r1, sp, #7
 80011e4:	2012      	movs	r0, #18
 80011e6:	f7ff ffbb 	bl	8001160 <OV7670_WriteReg>
 80011ea:	b118      	cbz	r0, 80011f4 <OV7670_Reset+0x24>
	{
		return OV7670_ERROR;
 80011ec:	2401      	movs	r4, #1
	}
	HAL_Delay(100);
	return OV7670_OK;
}
 80011ee:	4620      	mov	r0, r4
 80011f0:	b002      	add	sp, #8
 80011f2:	bd10      	pop	{r4, pc}
 80011f4:	4604      	mov	r4, r0
	HAL_Delay(100);
 80011f6:	2064      	movs	r0, #100	; 0x64
 80011f8:	f002 fa80 	bl	80036fc <HAL_Delay>
	return OV7670_OK;
 80011fc:	e7f7      	b.n	80011ee <OV7670_Reset+0x1e>

080011fe <OV7670_WriteRegList>:

int OV7670_WriteRegList(const struct regval_t *reg_list)
{
 80011fe:	b510      	push	{r4, lr}
 8001200:	4604      	mov	r4, r0
	const struct regval_t *pReg = reg_list;
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001202:	e000      	b.n	8001206 <OV7670_WriteRegList+0x8>
		int write_result = OV7670_WriteReg( pReg->reg_addr, &(pReg->value));
		if (write_result != OV7670_OK)
		{
			return write_result;
		}
		pReg++;
 8001204:	3402      	adds	r4, #2
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001206:	7820      	ldrb	r0, [r4, #0]
 8001208:	28ff      	cmp	r0, #255	; 0xff
 800120a:	d00b      	beq.n	8001224 <OV7670_WriteRegList+0x26>
 800120c:	7863      	ldrb	r3, [r4, #1]
 800120e:	2bff      	cmp	r3, #255	; 0xff
 8001210:	d006      	beq.n	8001220 <OV7670_WriteRegList+0x22>
		int write_result = OV7670_WriteReg( pReg->reg_addr, &(pReg->value));
 8001212:	1c61      	adds	r1, r4, #1
 8001214:	f7ff ffa4 	bl	8001160 <OV7670_WriteReg>
		if (write_result != OV7670_OK)
 8001218:	4603      	mov	r3, r0
 800121a:	2800      	cmp	r0, #0
 800121c:	d0f2      	beq.n	8001204 <OV7670_WriteRegList+0x6>
 800121e:	e002      	b.n	8001226 <OV7670_WriteRegList+0x28>
	}
	return OV7670_OK;
 8001220:	2300      	movs	r3, #0
 8001222:	e000      	b.n	8001226 <OV7670_WriteRegList+0x28>
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	bd10      	pop	{r4, pc}
	...

0800122c <OV7670_Config>:
	endy = (endy>>3)&0xFF;
	OV7670_WriteReg(0X18,(uint8_t *)&endy);			//Hrefendĸ8λ
}

int OV7670_Config(void)
{
 800122c:	b510      	push	{r4, lr}
 800122e:	b082      	sub	sp, #8
	int ov_reset_result = OV7670_Reset();
 8001230:	f7ff ffce 	bl	80011d0 <OV7670_Reset>
	if (ov_reset_result != OV7670_OK)
 8001234:	4604      	mov	r4, r0
 8001236:	b110      	cbz	r0, 800123e <OV7670_Config+0x12>
//	OV7670_Contrast(2);
//	OV7670_Special_Effects(0);
//	ov7670_Window_Set(0,320,160,120);
	
	return OV7670_OK;
}
 8001238:	4620      	mov	r0, r4
 800123a:	b002      	add	sp, #8
 800123c:	bd10      	pop	{r4, pc}
	ov_write_reg_result = OV7670_WriteRegList( ov7670_default_regs);
 800123e:	482c      	ldr	r0, [pc, #176]	; (80012f0 <OV7670_Config+0xc4>)
 8001240:	f7ff ffdd 	bl	80011fe <OV7670_WriteRegList>
	if (ov_write_reg_result != OV7670_OK)
 8001244:	4604      	mov	r4, r0
 8001246:	2800      	cmp	r0, #0
 8001248:	d1f6      	bne.n	8001238 <OV7670_Config+0xc>
	uint8_t ov_com3 = 0x04; // REG_COM3 enable scaling
 800124a:	2304      	movs	r3, #4
 800124c:	f88d 3007 	strb.w	r3, [sp, #7]
	ov_write_reg_result = OV7670_WriteReg( REG_COM3, &ov_com3);
 8001250:	f10d 0107 	add.w	r1, sp, #7
 8001254:	200c      	movs	r0, #12
 8001256:	f7ff ff83 	bl	8001160 <OV7670_WriteReg>
	if (ov_write_reg_result != OV7670_OK)
 800125a:	4604      	mov	r4, r0
 800125c:	2800      	cmp	r0, #0
 800125e:	d1eb      	bne.n	8001238 <OV7670_Config+0xc>
	ov_write_reg_result = OV7670_WriteRegList( qqvga_ov7670);
 8001260:	4824      	ldr	r0, [pc, #144]	; (80012f4 <OV7670_Config+0xc8>)
 8001262:	f7ff ffcc 	bl	80011fe <OV7670_WriteRegList>
	if (ov_write_reg_result != OV7670_OK)
 8001266:	4604      	mov	r4, r0
 8001268:	2800      	cmp	r0, #0
 800126a:	d1e5      	bne.n	8001238 <OV7670_Config+0xc>
	ov_write_reg_result = OV7670_WriteRegList( rgb565_ov7670);
 800126c:	4822      	ldr	r0, [pc, #136]	; (80012f8 <OV7670_Config+0xcc>)
 800126e:	f7ff ffc6 	bl	80011fe <OV7670_WriteRegList>
	if (ov_write_reg_result != OV7670_OK)
 8001272:	4604      	mov	r4, r0
 8001274:	2800      	cmp	r0, #0
 8001276:	d1df      	bne.n	8001238 <OV7670_Config+0xc>
	uint8_t ov_clk_rc = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	f88d 3006 	strb.w	r3, [sp, #6]
	ov_read_reg_result = OV7670_ReadReg( REG_CLKRC, &ov_clk_rc);
 800127e:	f10d 0106 	add.w	r1, sp, #6
 8001282:	2011      	movs	r0, #17
 8001284:	f7ff ff84 	bl	8001190 <OV7670_ReadReg>
	if (ov_read_reg_result != OV7670_OK)
 8001288:	4604      	mov	r4, r0
 800128a:	2800      	cmp	r0, #0
 800128c:	d1d4      	bne.n	8001238 <OV7670_Config+0xc>
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 800128e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001292:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001296:	b25b      	sxtb	r3, r3
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	f88d 3006 	strb.w	r3, [sp, #6]
	ov_write_reg_result = OV7670_WriteReg( REG_CLKRC, &ov_clk_rc);
 80012a0:	f10d 0106 	add.w	r1, sp, #6
 80012a4:	2011      	movs	r0, #17
 80012a6:	f7ff ff5b 	bl	8001160 <OV7670_WriteReg>
	if (ov_write_reg_result != OV7670_OK)
 80012aa:	4604      	mov	r4, r0
 80012ac:	2800      	cmp	r0, #0
 80012ae:	d1c3      	bne.n	8001238 <OV7670_Config+0xc>
	uint8_t ov_dblv = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	f88d 3005 	strb.w	r3, [sp, #5]
	ov_read_reg_result = OV7670_ReadReg( REG_DBLV, &ov_dblv);
 80012b6:	f10d 0105 	add.w	r1, sp, #5
 80012ba:	206b      	movs	r0, #107	; 0x6b
 80012bc:	f7ff ff68 	bl	8001190 <OV7670_ReadReg>
	if (ov_read_reg_result != OV7670_OK)
 80012c0:	4604      	mov	r4, r0
 80012c2:	2800      	cmp	r0, #0
 80012c4:	d1b8      	bne.n	8001238 <OV7670_Config+0xc>
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 80012c6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80012ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012d2:	f88d 3005 	strb.w	r3, [sp, #5]
	ov_write_reg_result = OV7670_WriteReg( REG_DBLV, &ov_dblv);
 80012d6:	f10d 0105 	add.w	r1, sp, #5
 80012da:	206b      	movs	r0, #107	; 0x6b
 80012dc:	f7ff ff40 	bl	8001160 <OV7670_WriteReg>
	if (ov_write_reg_result != OV7670_OK)
 80012e0:	4604      	mov	r4, r0
 80012e2:	2800      	cmp	r0, #0
 80012e4:	d1a8      	bne.n	8001238 <OV7670_Config+0xc>
	HAL_Delay(100);
 80012e6:	2064      	movs	r0, #100	; 0x64
 80012e8:	f002 fa08 	bl	80036fc <HAL_Delay>
	return OV7670_OK;
 80012ec:	e7a4      	b.n	8001238 <OV7670_Config+0xc>
 80012ee:	bf00      	nop
 80012f0:	08009c6c 	.word	0x08009c6c
 80012f4:	08009d88 	.word	0x08009d88
 80012f8:	08009d9c 	.word	0x08009d9c

080012fc <ov7725_WR_Reg>:
#include "ov7725.h"
#include "ov7725_regs.h"
#include <stdbool.h>

static uint8_t ov7725_WR_Reg(uint8_t reg, uint8_t data)
{
 80012fc:	b500      	push	{lr}
 80012fe:	b083      	sub	sp, #12
 8001300:	f88d 1007 	strb.w	r1, [sp, #7]
    Camera_WriteReg(&hcamera, reg, &data);
 8001304:	f10d 0207 	add.w	r2, sp, #7
 8001308:	4601      	mov	r1, r0
 800130a:	4803      	ldr	r0, [pc, #12]	; (8001318 <ov7725_WR_Reg+0x1c>)
 800130c:	f7ff f838 	bl	8000380 <Camera_WriteReg>
    return 0;
}
 8001310:	2000      	movs	r0, #0
 8001312:	b003      	add	sp, #12
 8001314:	f85d fb04 	ldr.w	pc, [sp], #4
 8001318:	240000f0 	.word	0x240000f0

0800131c <ov7725_reset>:
{
    return Camera_ReadReg(&hcamera,reg,data);
}

static int ov7725_reset(void)
{
 800131c:	b538      	push	{r3, r4, r5, lr}
    // Reset all registers
    int ret = ov7725_WR_Reg( COM7, COM7_RESET);
 800131e:	2180      	movs	r1, #128	; 0x80
 8001320:	2012      	movs	r0, #18
 8001322:	f7ff ffeb 	bl	80012fc <ov7725_WR_Reg>
 8001326:	4605      	mov	r5, r0

    // Delay 2 ms
    Camera_delay(2);
 8001328:	2002      	movs	r0, #2
 800132a:	f002 f9e7 	bl	80036fc <HAL_Delay>

    // Write default regsiters
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 800132e:	2400      	movs	r4, #0
 8001330:	e007      	b.n	8001342 <ov7725_reset+0x26>
        ret |= ov7725_WR_Reg(ov7725_default_regs[i][0], ov7725_default_regs[i][1]);
 8001332:	4b09      	ldr	r3, [pc, #36]	; (8001358 <ov7725_reset+0x3c>)
 8001334:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8001338:	7859      	ldrb	r1, [r3, #1]
 800133a:	f7ff ffdf 	bl	80012fc <ov7725_WR_Reg>
 800133e:	4305      	orrs	r5, r0
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 8001340:	3401      	adds	r4, #1
 8001342:	4b05      	ldr	r3, [pc, #20]	; (8001358 <ov7725_reset+0x3c>)
 8001344:	f813 0014 	ldrb.w	r0, [r3, r4, lsl #1]
 8001348:	2800      	cmp	r0, #0
 800134a:	d1f2      	bne.n	8001332 <ov7725_reset+0x16>
    }

    // Delay 300 ms
    Camera_delay(300);
 800134c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001350:	f002 f9d4 	bl	80036fc <HAL_Delay>

    return ret;
}
 8001354:	4628      	mov	r0, r5
 8001356:	bd38      	pop	{r3, r4, r5, pc}
 8001358:	08009db8 	.word	0x08009db8

0800135c <ov7725_RD_Reg>:
{
 800135c:	b508      	push	{r3, lr}
 800135e:	460a      	mov	r2, r1
    return Camera_ReadReg(&hcamera,reg,data);
 8001360:	4601      	mov	r1, r0
 8001362:	4802      	ldr	r0, [pc, #8]	; (800136c <ov7725_RD_Reg+0x10>)
 8001364:	f7ff f820 	bl	80003a8 <Camera_ReadReg>
}
 8001368:	b2c0      	uxtb	r0, r0
 800136a:	bd08      	pop	{r3, pc}
 800136c:	240000f0 	.word	0x240000f0

08001370 <ov7725_set_pixformat>:

static int ov7725_set_pixformat(pixformat_t pixformat)
{
 8001370:	b530      	push	{r4, r5, lr}
 8001372:	b083      	sub	sp, #12
 8001374:	4604      	mov	r4, r0
    uint8_t reg;
    int ret = ov7725_RD_Reg( COM7, &reg);
 8001376:	f10d 0107 	add.w	r1, sp, #7
 800137a:	2012      	movs	r0, #18
 800137c:	f7ff ffee 	bl	800135c <ov7725_RD_Reg>
 8001380:	4605      	mov	r5, r0

    switch (pixformat) {
 8001382:	2c04      	cmp	r4, #4
 8001384:	d81d      	bhi.n	80013c2 <ov7725_set_pixformat+0x52>
 8001386:	2c03      	cmp	r4, #3
 8001388:	d230      	bcs.n	80013ec <ov7725_set_pixformat+0x7c>
 800138a:	2c01      	cmp	r4, #1
 800138c:	d116      	bne.n	80013bc <ov7725_set_pixformat+0x4c>
        case PIXFORMAT_RGB565:
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 800138e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001392:	f023 0303 	bic.w	r3, r3, #3
 8001396:	b25b      	sxtb	r3, r3
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	f88d 3007 	strb.w	r3, [sp, #7]
            ret |= ov7725_WR_Reg( DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 80013a0:	2100      	movs	r1, #0
 80013a2:	2067      	movs	r0, #103	; 0x67
 80013a4:	f7ff ffaa 	bl	80012fc <ov7725_WR_Reg>
 80013a8:	4328      	orrs	r0, r5
 80013aa:	b2c5      	uxtb	r5, r0
        default:
            return -1;
    }

    // Write back register
    return ov7725_WR_Reg(COM7, reg) | ret;
 80013ac:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80013b0:	2012      	movs	r0, #18
 80013b2:	f7ff ffa3 	bl	80012fc <ov7725_WR_Reg>
 80013b6:	4328      	orrs	r0, r5
}
 80013b8:	b003      	add	sp, #12
 80013ba:	bd30      	pop	{r4, r5, pc}
    switch (pixformat) {
 80013bc:	f04f 30ff 	mov.w	r0, #4294967295
 80013c0:	e7fa      	b.n	80013b8 <ov7725_set_pixformat+0x48>
 80013c2:	2c05      	cmp	r4, #5
 80013c4:	d10f      	bne.n	80013e6 <ov7725_set_pixformat+0x76>
            reg = COM7_SET_FMT(reg, COM7_FMT_P_BAYER);
 80013c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80013ca:	f023 0303 	bic.w	r3, r3, #3
 80013ce:	b25b      	sxtb	r3, r3
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	f88d 3007 	strb.w	r3, [sp, #7]
            ret |= ov7725_WR_Reg(DSP_CTRL4, DSP_CTRL4_RAW8);
 80013d8:	2102      	movs	r1, #2
 80013da:	2067      	movs	r0, #103	; 0x67
 80013dc:	f7ff ff8e 	bl	80012fc <ov7725_WR_Reg>
 80013e0:	4305      	orrs	r5, r0
 80013e2:	b2ed      	uxtb	r5, r5
            break;
 80013e4:	e7e2      	b.n	80013ac <ov7725_set_pixformat+0x3c>
    switch (pixformat) {
 80013e6:	f04f 30ff 	mov.w	r0, #4294967295
 80013ea:	e7e5      	b.n	80013b8 <ov7725_set_pixformat+0x48>
            reg = COM7_SET_FMT(reg, COM7_FMT_YUV);
 80013ec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80013f0:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80013f4:	f88d 3007 	strb.w	r3, [sp, #7]
            ret |= ov7725_WR_Reg(DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 80013f8:	2100      	movs	r1, #0
 80013fa:	2067      	movs	r0, #103	; 0x67
 80013fc:	f7ff ff7e 	bl	80012fc <ov7725_WR_Reg>
 8001400:	4328      	orrs	r0, r5
 8001402:	b2c5      	uxtb	r5, r0
            break;
 8001404:	e7d2      	b.n	80013ac <ov7725_set_pixformat+0x3c>
	...

08001408 <ov7725_set_framesize>:

static int ov7725_set_framesize(framesize_t framesize)
{
 8001408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800140c:	b082      	sub	sp, #8
    uint8_t reg;
    int ret=0;
    uint16_t w = dvp_cam_resolution[framesize][0];
 800140e:	4b55      	ldr	r3, [pc, #340]	; (8001564 <ov7725_set_framesize+0x15c>)
 8001410:	f833 6020 	ldrh.w	r6, [r3, r0, lsl #2]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8001414:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001418:	885d      	ldrh	r5, [r3, #2]
    bool vflip;

    if ((w > 640) || (h > 480)) {
 800141a:	f5b5 7ff0 	cmp.w	r5, #480	; 0x1e0
 800141e:	bf98      	it	ls
 8001420:	f5b6 7f20 	cmpls.w	r6, #640	; 0x280
 8001424:	f200 809a 	bhi.w	800155c <ov7725_set_framesize+0x154>
        return -1;
    }

    // Write MSBs
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 8001428:	f3c6 0187 	ubfx	r1, r6, #2, #8
 800142c:	2029      	movs	r0, #41	; 0x29
 800142e:	f7ff ff65 	bl	80012fc <ov7725_WR_Reg>
 8001432:	4604      	mov	r4, r0
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 8001434:	f3c5 0147 	ubfx	r1, r5, #1, #8
 8001438:	202c      	movs	r0, #44	; 0x2c
 800143a:	f7ff ff5f 	bl	80012fc <ov7725_WR_Reg>
 800143e:	4304      	orrs	r4, r0
 8001440:	b2e4      	uxtb	r4, r4

    // Write LSBs
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 8001442:	f006 0103 	and.w	r1, r6, #3
 8001446:	00ab      	lsls	r3, r5, #2
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	4319      	orrs	r1, r3
 800144e:	202a      	movs	r0, #42	; 0x2a
 8001450:	f7ff ff54 	bl	80012fc <ov7725_WR_Reg>
 8001454:	4304      	orrs	r4, r0
 8001456:	b2e4      	uxtb	r4, r4

    // Sample VFLIP
    ret |= ov7725_RD_Reg(COM3, &reg);
 8001458:	f10d 0107 	add.w	r1, sp, #7
 800145c:	200c      	movs	r0, #12
 800145e:	f7ff ff7d 	bl	800135c <ov7725_RD_Reg>
 8001462:	4304      	orrs	r4, r0
 8001464:	b2e4      	uxtb	r4, r4
    vflip = reg & COM3_VFLIP;
 8001466:	f99d 8007 	ldrsb.w	r8, [sp, #7]
 800146a:	ea4f 77d8 	mov.w	r7, r8, lsr #31
    ret |= ov7725_RD_Reg(HREF, &reg);
 800146e:	f10d 0107 	add.w	r1, sp, #7
 8001472:	2032      	movs	r0, #50	; 0x32
 8001474:	f7ff ff72 	bl	800135c <ov7725_RD_Reg>
 8001478:	4304      	orrs	r4, r0
 800147a:	b2e4      	uxtb	r4, r4
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 800147c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001480:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001484:	b249      	sxtb	r1, r1
 8001486:	f1b8 0f00 	cmp.w	r8, #0
 800148a:	db34      	blt.n	80014f6 <ov7725_set_framesize+0xee>
 800148c:	2300      	movs	r3, #0
 800148e:	4319      	orrs	r1, r3
 8001490:	b2c9      	uxtb	r1, r1
 8001492:	2032      	movs	r0, #50	; 0x32
 8001494:	f7ff ff32 	bl	80012fc <ov7725_WR_Reg>
 8001498:	4304      	orrs	r4, r0
 800149a:	b2e4      	uxtb	r4, r4

    if ((w <= 320) && (h <= 240)) {
 800149c:	f5b6 7fa0 	cmp.w	r6, #320	; 0x140
 80014a0:	bf98      	it	ls
 80014a2:	2df0      	cmpls	r5, #240	; 0xf0
 80014a4:	d829      	bhi.n	80014fa <ov7725_set_framesize+0xf2>
        // Set QVGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
 80014a6:	f10d 0106 	add.w	r1, sp, #6
 80014aa:	2012      	movs	r0, #18
 80014ac:	f7ff ff56 	bl	800135c <ov7725_RD_Reg>
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 80014b0:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80014b4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80014b8:	f88d 1006 	strb.w	r1, [sp, #6]
        ret |= ov7725_WR_Reg(COM7, reg);
 80014bc:	2012      	movs	r0, #18
 80014be:	f7ff ff1d 	bl	80012fc <ov7725_WR_Reg>

        // Set QVGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
 80014c2:	213f      	movs	r1, #63	; 0x3f
 80014c4:	2017      	movs	r0, #23
 80014c6:	f7ff ff19 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
 80014ca:	2150      	movs	r1, #80	; 0x50
 80014cc:	2018      	movs	r0, #24
 80014ce:	f7ff ff15 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(VSTART, 0x03 - vflip);
 80014d2:	f1c7 0103 	rsb	r1, r7, #3
 80014d6:	b2c9      	uxtb	r1, r1
 80014d8:	2019      	movs	r0, #25
 80014da:	f7ff ff0f 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(VSIZE,  0x78);
 80014de:	2178      	movs	r1, #120	; 0x78
 80014e0:	201a      	movs	r0, #26
 80014e2:	f7ff ff0b 	bl	80012fc <ov7725_WR_Reg>

        // Enable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xFF);
 80014e6:	21ff      	movs	r1, #255	; 0xff
 80014e8:	20ac      	movs	r0, #172	; 0xac
 80014ea:	f7ff ff07 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(SCAL1, 0x40);
        ret |= ov7725_WR_Reg(SCAL2, 0x40);
    }

    return ret;
}
 80014ee:	4620      	mov	r0, r4
 80014f0:	b002      	add	sp, #8
 80014f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 80014f6:	2340      	movs	r3, #64	; 0x40
 80014f8:	e7c9      	b.n	800148e <ov7725_set_framesize+0x86>
        int ret = ov7725_RD_Reg(COM7, &reg);
 80014fa:	f10d 0106 	add.w	r1, sp, #6
 80014fe:	2012      	movs	r0, #18
 8001500:	f7ff ff2c 	bl	800135c <ov7725_RD_Reg>
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001504:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8001508:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
 800150c:	f88d 1006 	strb.w	r1, [sp, #6]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001510:	2012      	movs	r0, #18
 8001512:	f7ff fef3 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(HSTART, 0x23);
 8001516:	2123      	movs	r1, #35	; 0x23
 8001518:	2017      	movs	r0, #23
 800151a:	f7ff feef 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(HSIZE,  0xA0);
 800151e:	21a0      	movs	r1, #160	; 0xa0
 8001520:	2018      	movs	r0, #24
 8001522:	f7ff feeb 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(VSTART, 0x07 - vflip);
 8001526:	f1c7 0107 	rsb	r1, r7, #7
 800152a:	b2c9      	uxtb	r1, r1
 800152c:	2019      	movs	r0, #25
 800152e:	f7ff fee5 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(VSIZE,  0xF0);
 8001532:	21f0      	movs	r1, #240	; 0xf0
 8001534:	201a      	movs	r0, #26
 8001536:	f7ff fee1 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(DSPAUTO, 0xF3);
 800153a:	21f3      	movs	r1, #243	; 0xf3
 800153c:	20ac      	movs	r0, #172	; 0xac
 800153e:	f7ff fedd 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(SCAL0, 0x00);
 8001542:	2100      	movs	r1, #0
 8001544:	20a0      	movs	r0, #160	; 0xa0
 8001546:	f7ff fed9 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(SCAL1, 0x40);
 800154a:	2140      	movs	r1, #64	; 0x40
 800154c:	20a1      	movs	r0, #161	; 0xa1
 800154e:	f7ff fed5 	bl	80012fc <ov7725_WR_Reg>
        ret |= ov7725_WR_Reg(SCAL2, 0x40);
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	20a2      	movs	r0, #162	; 0xa2
 8001556:	f7ff fed1 	bl	80012fc <ov7725_WR_Reg>
 800155a:	e7c8      	b.n	80014ee <ov7725_set_framesize+0xe6>
        return -1;
 800155c:	f04f 34ff 	mov.w	r4, #4294967295
 8001560:	e7c5      	b.n	80014ee <ov7725_set_framesize+0xe6>
 8001562:	bf00      	nop
 8001564:	080095d4 	.word	0x080095d4

08001568 <ov7725_set_hmirror>:
static int ov7725_set_hmirror(int enable)
{
 8001568:	b530      	push	{r4, r5, lr}
 800156a:	b083      	sub	sp, #12
 800156c:	4604      	mov	r4, r0
    uint8_t reg;
    int ret = ov7725_RD_Reg(COM3, &reg);
 800156e:	f10d 0107 	add.w	r1, sp, #7
 8001572:	200c      	movs	r0, #12
 8001574:	f7ff fef2 	bl	800135c <ov7725_RD_Reg>
 8001578:	4605      	mov	r5, r0
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 800157a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800157e:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001582:	b249      	sxtb	r1, r1
 8001584:	01a4      	lsls	r4, r4, #6
 8001586:	f004 0440 	and.w	r4, r4, #64	; 0x40
 800158a:	4321      	orrs	r1, r4
 800158c:	b2c9      	uxtb	r1, r1
 800158e:	200c      	movs	r0, #12
 8001590:	f7ff feb4 	bl	80012fc <ov7725_WR_Reg>
 8001594:	4328      	orrs	r0, r5

    return ret;
}
 8001596:	b2c0      	uxtb	r0, r0
 8001598:	b003      	add	sp, #12
 800159a:	bd30      	pop	{r4, r5, pc}

0800159c <ov7725_set_vflip>:

static int ov7725_set_vflip(int enable)
{
 800159c:	b530      	push	{r4, r5, lr}
 800159e:	b083      	sub	sp, #12
 80015a0:	4605      	mov	r5, r0
    uint8_t reg;
    int ret = ov7725_RD_Reg(COM3, &reg);
 80015a2:	f10d 0107 	add.w	r1, sp, #7
 80015a6:	200c      	movs	r0, #12
 80015a8:	f7ff fed8 	bl	800135c <ov7725_RD_Reg>
 80015ac:	4604      	mov	r4, r0
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 80015ae:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80015b2:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80015b6:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
 80015ba:	b2c9      	uxtb	r1, r1
 80015bc:	200c      	movs	r0, #12
 80015be:	f7ff fe9d 	bl	80012fc <ov7725_WR_Reg>
 80015c2:	4304      	orrs	r4, r0
 80015c4:	b2e4      	uxtb	r4, r4
    // Apply new vertical flip setting.
    ret |= ov7725_set_framesize(hcamera.framesize);
 80015c6:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <ov7725_set_vflip+0x38>)
 80015c8:	7c18      	ldrb	r0, [r3, #16]
 80015ca:	f7ff ff1d 	bl	8001408 <ov7725_set_framesize>

    return ret;
}
 80015ce:	4320      	orrs	r0, r4
 80015d0:	b003      	add	sp, #12
 80015d2:	bd30      	pop	{r4, r5, pc}
 80015d4:	240000f0 	.word	0x240000f0

080015d8 <ov7725_init>:

int ov7725_init(framesize_t framesize)
{
 80015d8:	b538      	push	{r3, r4, r5, lr}
 80015da:	4604      	mov	r4, r0
	ov7725_reset();
 80015dc:	f7ff fe9e 	bl	800131c <ov7725_reset>
	hcamera.framesize = framesize;
 80015e0:	4d08      	ldr	r5, [pc, #32]	; (8001604 <ov7725_init+0x2c>)
 80015e2:	742c      	strb	r4, [r5, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 80015e4:	2401      	movs	r4, #1
 80015e6:	746c      	strb	r4, [r5, #17]
	ov7725_set_pixformat(hcamera.pixformat);
 80015e8:	4620      	mov	r0, r4
 80015ea:	f7ff fec1 	bl	8001370 <ov7725_set_pixformat>
	ov7725_set_framesize(hcamera.framesize);
 80015ee:	7c28      	ldrb	r0, [r5, #16]
 80015f0:	f7ff ff0a 	bl	8001408 <ov7725_set_framesize>
	ov7725_set_hmirror(1);
 80015f4:	4620      	mov	r0, r4
 80015f6:	f7ff ffb7 	bl	8001568 <ov7725_set_hmirror>
	ov7725_set_vflip(1);
 80015fa:	4620      	mov	r0, r4
 80015fc:	f7ff ffce 	bl	800159c <ov7725_set_vflip>
	
	return 1;
}
 8001600:	4620      	mov	r0, r4
 8001602:	bd38      	pop	{r3, r4, r5, pc}
 8001604:	240000f0 	.word	0x240000f0

08001608 <lcd_gettick>:
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
	return result;
}

static int32_t lcd_gettick(void)
{
 8001608:	b508      	push	{r3, lr}
	return HAL_GetTick();
 800160a:	f002 f871 	bl	80036f0 <HAL_GetTick>
}
 800160e:	bd08      	pop	{r3, pc}

08001610 <lcd_recvdata>:
	result = result>0? -1:0;
	return result;
}

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	4604      	mov	r4, r0
 8001614:	460d      	mov	r5, r1
	int32_t result;
	LCD_CS_RESET;
 8001616:	4e0d      	ldr	r6, [pc, #52]	; (800164c <lcd_recvdata+0x3c>)
 8001618:	2200      	movs	r2, #0
 800161a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800161e:	4630      	mov	r0, r6
 8001620:	f003 fff2 	bl	8005608 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 8001624:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001628:	b2aa      	uxth	r2, r5
 800162a:	4621      	mov	r1, r4
 800162c:	4808      	ldr	r0, [pc, #32]	; (8001650 <lcd_recvdata+0x40>)
 800162e:	f006 fd2b 	bl	8008088 <HAL_SPI_Receive>
 8001632:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001634:	2201      	movs	r2, #1
 8001636:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800163a:	4630      	mov	r0, r6
 800163c:	f003 ffe4 	bl	8005608 <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001640:	b90c      	cbnz	r4, 8001646 <lcd_recvdata+0x36>
 8001642:	2000      	movs	r0, #0
	return result;
}
 8001644:	bd70      	pop	{r4, r5, r6, pc}
	result = result>0? -1:0;
 8001646:	f04f 30ff 	mov.w	r0, #4294967295
 800164a:	e7fb      	b.n	8001644 <lcd_recvdata+0x34>
 800164c:	58021000 	.word	0x58021000
 8001650:	24009d90 	.word	0x24009d90

08001654 <lcd_senddata>:
{
 8001654:	b570      	push	{r4, r5, r6, lr}
 8001656:	4604      	mov	r4, r0
 8001658:	460d      	mov	r5, r1
	LCD_CS_RESET;
 800165a:	4e0d      	ldr	r6, [pc, #52]	; (8001690 <lcd_senddata+0x3c>)
 800165c:	2200      	movs	r2, #0
 800165e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001662:	4630      	mov	r0, r6
 8001664:	f003 ffd0 	bl	8005608 <HAL_GPIO_WritePin>
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8001668:	2364      	movs	r3, #100	; 0x64
 800166a:	b2aa      	uxth	r2, r5
 800166c:	4621      	mov	r1, r4
 800166e:	4809      	ldr	r0, [pc, #36]	; (8001694 <lcd_senddata+0x40>)
 8001670:	f006 fba0 	bl	8007db4 <HAL_SPI_Transmit>
 8001674:	4604      	mov	r4, r0
	LCD_CS_SET;
 8001676:	2201      	movs	r2, #1
 8001678:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800167c:	4630      	mov	r0, r6
 800167e:	f003 ffc3 	bl	8005608 <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001682:	b90c      	cbnz	r4, 8001688 <lcd_senddata+0x34>
 8001684:	2000      	movs	r0, #0
}
 8001686:	bd70      	pop	{r4, r5, r6, pc}
	result = result>0? -1:0;
 8001688:	f04f 30ff 	mov.w	r0, #4294967295
 800168c:	e7fb      	b.n	8001686 <lcd_senddata+0x32>
 800168e:	bf00      	nop
 8001690:	58021000 	.word	0x58021000
 8001694:	24009d90 	.word	0x24009d90

08001698 <lcd_readreg>:
{
 8001698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800169a:	b083      	sub	sp, #12
 800169c:	460e      	mov	r6, r1
 800169e:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_CS_RESET;
 80016a2:	4c19      	ldr	r4, [pc, #100]	; (8001708 <lcd_readreg+0x70>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016aa:	4620      	mov	r0, r4
 80016ac:	f003 ffac 	bl	8005608 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80016b0:	2200      	movs	r2, #0
 80016b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016b6:	4620      	mov	r0, r4
 80016b8:	f003 ffa6 	bl	8005608 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 80016bc:	4f13      	ldr	r7, [pc, #76]	; (800170c <lcd_readreg+0x74>)
 80016be:	2364      	movs	r3, #100	; 0x64
 80016c0:	2201      	movs	r2, #1
 80016c2:	f10d 0107 	add.w	r1, sp, #7
 80016c6:	4638      	mov	r0, r7
 80016c8:	f006 fb74 	bl	8007db4 <HAL_SPI_Transmit>
 80016cc:	4605      	mov	r5, r0
	LCD_RS_SET;
 80016ce:	2201      	movs	r2, #1
 80016d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d4:	4620      	mov	r0, r4
 80016d6:	f003 ff97 	bl	8005608 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 80016da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016de:	2201      	movs	r2, #1
 80016e0:	4631      	mov	r1, r6
 80016e2:	4638      	mov	r0, r7
 80016e4:	f006 fcd0 	bl	8008088 <HAL_SPI_Receive>
 80016e8:	4405      	add	r5, r0
	LCD_CS_SET;
 80016ea:	2201      	movs	r2, #1
 80016ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016f0:	4620      	mov	r0, r4
 80016f2:	f003 ff89 	bl	8005608 <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 80016f6:	2d00      	cmp	r5, #0
 80016f8:	dc02      	bgt.n	8001700 <lcd_readreg+0x68>
 80016fa:	2000      	movs	r0, #0
}
 80016fc:	b003      	add	sp, #12
 80016fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = result>0? -1:0;
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	e7fa      	b.n	80016fc <lcd_readreg+0x64>
 8001706:	bf00      	nop
 8001708:	58021000 	.word	0x58021000
 800170c:	24009d90 	.word	0x24009d90

08001710 <lcd_writereg>:
{
 8001710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	460f      	mov	r7, r1
 8001718:	4615      	mov	r5, r2
 800171a:	f88d 0007 	strb.w	r0, [sp, #7]
	LCD_CS_RESET;
 800171e:	4e1b      	ldr	r6, [pc, #108]	; (800178c <lcd_writereg+0x7c>)
 8001720:	2200      	movs	r2, #0
 8001722:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001726:	4630      	mov	r0, r6
 8001728:	f003 ff6e 	bl	8005608 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 800172c:	2200      	movs	r2, #0
 800172e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001732:	4630      	mov	r0, r6
 8001734:	f003 ff68 	bl	8005608 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8001738:	2364      	movs	r3, #100	; 0x64
 800173a:	2201      	movs	r2, #1
 800173c:	f10d 0107 	add.w	r1, sp, #7
 8001740:	4813      	ldr	r0, [pc, #76]	; (8001790 <lcd_writereg+0x80>)
 8001742:	f006 fb37 	bl	8007db4 <HAL_SPI_Transmit>
 8001746:	4604      	mov	r4, r0
 8001748:	4680      	mov	r8, r0
	LCD_RS_SET;
 800174a:	2201      	movs	r2, #1
 800174c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001750:	4630      	mov	r0, r6
 8001752:	f003 ff59 	bl	8005608 <HAL_GPIO_WritePin>
	if(length > 0)
 8001756:	b965      	cbnz	r5, 8001772 <lcd_writereg+0x62>
	LCD_CS_SET;
 8001758:	2201      	movs	r2, #1
 800175a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800175e:	480b      	ldr	r0, [pc, #44]	; (800178c <lcd_writereg+0x7c>)
 8001760:	f003 ff52 	bl	8005608 <HAL_GPIO_WritePin>
	result = result>0? -1:0;
 8001764:	f1b8 0f00 	cmp.w	r8, #0
 8001768:	dc0d      	bgt.n	8001786 <lcd_writereg+0x76>
 800176a:	2000      	movs	r0, #0
}
 800176c:	b002      	add	sp, #8
 800176e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8001772:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001776:	b2aa      	uxth	r2, r5
 8001778:	4639      	mov	r1, r7
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <lcd_writereg+0x80>)
 800177c:	f006 fb1a 	bl	8007db4 <HAL_SPI_Transmit>
 8001780:	eb04 0800 	add.w	r8, r4, r0
 8001784:	e7e8      	b.n	8001758 <lcd_writereg+0x48>
	result = result>0? -1:0;
 8001786:	f04f 30ff 	mov.w	r0, #4294967295
 800178a:	e7ef      	b.n	800176c <lcd_writereg+0x5c>
 800178c:	58021000 	.word	0x58021000
 8001790:	24009d90 	.word	0x24009d90

08001794 <lcd_init>:
{
 8001794:	b508      	push	{r3, lr}
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8001796:	2104      	movs	r1, #4
 8001798:	4802      	ldr	r0, [pc, #8]	; (80017a4 <lcd_init+0x10>)
 800179a:	f007 f94f 	bl	8008a3c <HAL_TIMEx_PWMN_Start>
}
 800179e:	2000      	movs	r0, #0
 80017a0:	bd08      	pop	{r3, pc}
 80017a2:	bf00      	nop
 80017a4:	24009e1c 	.word	0x24009e1c

080017a8 <LCD_SetBrightness>:
	LCD_LightSet = Brightness;
 80017a8:	4b04      	ldr	r3, [pc, #16]	; (80017bc <LCD_SetBrightness+0x14>)
 80017aa:	6018      	str	r0, [r3, #0]
	if (!IsLCD_SoftPWM)
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <LCD_SetBrightness+0x18>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b913      	cbnz	r3, 80017b8 <LCD_SetBrightness+0x10>
		__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 80017b2:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <LCD_SetBrightness+0x1c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	6398      	str	r0, [r3, #56]	; 0x38
}
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	24000110 	.word	0x24000110
 80017c0:	2400010c 	.word	0x2400010c
 80017c4:	24009e1c 	.word	0x24009e1c

080017c8 <LCD_GetBrightness>:
	if (IsLCD_SoftPWM)
 80017c8:	4b04      	ldr	r3, [pc, #16]	; (80017dc <LCD_GetBrightness+0x14>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b113      	cbz	r3, 80017d4 <LCD_GetBrightness+0xc>
		return LCD_LightSet;
 80017ce:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <LCD_GetBrightness+0x18>)
 80017d0:	6818      	ldr	r0, [r3, #0]
 80017d2:	4770      	bx	lr
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80017d4:	4b03      	ldr	r3, [pc, #12]	; (80017e4 <LCD_GetBrightness+0x1c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6b98      	ldr	r0, [r3, #56]	; 0x38
}
 80017da:	4770      	bx	lr
 80017dc:	2400010c 	.word	0x2400010c
 80017e0:	24000110 	.word	0x24000110
 80017e4:	24009e1c 	.word	0x24009e1c

080017e8 <LCD_SoftPWMCtrlRun>:
{
 80017e8:	b508      	push	{r3, lr}
	if (timecount > 1000)
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <LCD_SoftPWMCtrlRun+0x44>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017f2:	d90f      	bls.n	8001814 <LCD_SoftPWMCtrlRun+0x2c>
		timecount = 0;
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <LCD_SoftPWMCtrlRun+0x44>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
	if (timecount >= LCD_LightSet)
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <LCD_SoftPWMCtrlRun+0x44>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <LCD_SoftPWMCtrlRun+0x48>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	429a      	cmp	r2, r3
 8001804:	d30a      	bcc.n	800181c <LCD_SoftPWMCtrlRun+0x34>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001806:	2201      	movs	r2, #1
 8001808:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <LCD_SoftPWMCtrlRun+0x4c>)
 800180e:	f003 fefb 	bl	8005608 <HAL_GPIO_WritePin>
}
 8001812:	bd08      	pop	{r3, pc}
		timecount += 10;
 8001814:	330a      	adds	r3, #10
 8001816:	4a05      	ldr	r2, [pc, #20]	; (800182c <LCD_SoftPWMCtrlRun+0x44>)
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	e7ee      	b.n	80017fa <LCD_SoftPWMCtrlRun+0x12>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 800181c:	2200      	movs	r2, #0
 800181e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001822:	4804      	ldr	r0, [pc, #16]	; (8001834 <LCD_SoftPWMCtrlRun+0x4c>)
 8001824:	f003 fef0 	bl	8005608 <HAL_GPIO_WritePin>
}
 8001828:	e7f3      	b.n	8001812 <LCD_SoftPWMCtrlRun+0x2a>
 800182a:	bf00      	nop
 800182c:	24000150 	.word	0x24000150
 8001830:	24000110 	.word	0x24000110
 8001834:	58021000 	.word	0x58021000

08001838 <HAL_TIM_PeriodElapsedCallback>:
{
 8001838:	b508      	push	{r3, lr}
	if (htim->Instance == TIM16)
 800183a:	6802      	ldr	r2, [r0, #0]
 800183c:	4b03      	ldr	r3, [pc, #12]	; (800184c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800183e:	429a      	cmp	r2, r3
 8001840:	d000      	beq.n	8001844 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 8001842:	bd08      	pop	{r3, pc}
		LCD_SoftPWMCtrlRun();
 8001844:	f7ff ffd0 	bl	80017e8 <LCD_SoftPWMCtrlRun>
}
 8001848:	e7fb      	b.n	8001842 <HAL_TIM_PeriodElapsedCallback+0xa>
 800184a:	bf00      	nop
 800184c:	40014400 	.word	0x40014400

08001850 <LCD_Light>:
{
 8001850:	b570      	push	{r4, r5, r6, lr}
 8001852:	ed2d 8b02 	vpush	{d8}
 8001856:	4604      	mov	r4, r0
 8001858:	460d      	mov	r5, r1
	Brightness_Now = LCD_GetBrightness();
 800185a:	f7ff ffb5 	bl	80017c8 <LCD_GetBrightness>
	if(Brightness_Now == Brightness_Dis)
 800185e:	42a0      	cmp	r0, r4
 8001860:	d000      	beq.n	8001864 <LCD_Light+0x14>
	if(time == time_now)
 8001862:	b915      	cbnz	r5, 800186a <LCD_Light+0x1a>
}
 8001864:	ecbd 8b02 	vpop	{d8}
 8001868:	bd70      	pop	{r4, r5, r6, pc}
	temp1 = Brightness_Now;
 800186a:	ee07 0a90 	vmov	s15, r0
 800186e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
	temp1 = temp1 - Brightness_Dis;
 8001872:	ee07 4a90 	vmov	s15, r4
 8001876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800187a:	ee78 7a67 	vsub.f32	s15, s16, s15
	temp2 = temp2 - time;
 800187e:	ee07 5a10 	vmov	s14, r5
 8001882:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8001886:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80018c8 <LCD_Light+0x78>
 800188a:	ee37 7a66 	vsub.f32	s14, s14, s13
	k = temp1 / temp2;
 800188e:	eec7 8a87 	vdiv.f32	s17, s15, s14
	uint32_t tick=get_tick();
 8001892:	f001 ff2d 	bl	80036f0 <HAL_GetTick>
 8001896:	4606      	mov	r6, r0
		delay_ms(1);
 8001898:	2001      	movs	r0, #1
 800189a:	f001 ff2f 	bl	80036fc <HAL_Delay>
		time_now = get_tick()-tick;
 800189e:	f001 ff27 	bl	80036f0 <HAL_GetTick>
 80018a2:	1b84      	subs	r4, r0, r6
		temp2 = time_now - 0;
 80018a4:	ee07 4a90 	vmov	s15, r4
 80018a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
		set = temp2*k + Brightness_Now;
 80018ac:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80018b0:	ee77 7a88 	vadd.f32	s15, s15, s16
		LCD_SetBrightness((uint32_t)set);
 80018b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018b8:	ee17 0a90 	vmov	r0, s15
 80018bc:	f7ff ff74 	bl	80017a8 <LCD_SetBrightness>
		if(time_now >= time) break;
 80018c0:	42a5      	cmp	r5, r4
 80018c2:	d8e9      	bhi.n	8001898 <LCD_Light+0x48>
 80018c4:	e7ce      	b.n	8001864 <LCD_Light+0x14>
 80018c6:	bf00      	nop
 80018c8:	00000000 	.word	0x00000000

080018cc <LCD_ShowChar>:
{  							  
 80018cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018d0:	b08b      	sub	sp, #44	; 0x2c
 80018d2:	af02      	add	r7, sp, #8
 80018d4:	6138      	str	r0, [r7, #16]
 80018d6:	460d      	mov	r5, r1
 80018d8:	4692      	mov	sl, r2
 80018da:	461c      	mov	r4, r3
 80018dc:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	f8c7 d00c 	str.w	sp, [r7, #12]
	uint16_t colortemp=POINT_COLOR; 
 80018e6:	4b89      	ldr	r3, [pc, #548]	; (8001b0c <LCD_ShowChar+0x240>)
 80018e8:	f8b3 9000 	ldrh.w	r9, [r3]
	uint16_t write[size][size==12?6:8];
 80018ec:	2c0c      	cmp	r4, #12
 80018ee:	d027      	beq.n	8001940 <LCD_ShowChar+0x74>
 80018f0:	2308      	movs	r3, #8
 80018f2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80018f6:	fb04 f303 	mul.w	r3, r4, r3
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	3307      	adds	r3, #7
 80018fe:	f023 0307 	bic.w	r3, r3, #7
 8001902:	ebad 0d03 	sub.w	sp, sp, r3
 8001906:	ae02      	add	r6, sp, #8
  ST7735_GetXSize(&st7735_pObj,&w);
 8001908:	f8df b210 	ldr.w	fp, [pc, #528]	; 8001b1c <LCD_ShowChar+0x250>
 800190c:	f107 0118 	add.w	r1, r7, #24
 8001910:	4658      	mov	r0, fp
 8001912:	f000 f9bf 	bl	8001c94 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8001916:	f107 011c 	add.w	r1, r7, #28
 800191a:	4658      	mov	r0, fp
 800191c:	f000 f9c2 	bl	8001ca4 <ST7735_GetYSize>
	num=num-' ';//�õ�ƫ�ƺ��ֵ
 8001920:	f1aa 0a20 	sub.w	sl, sl, #32
 8001924:	fa5f f38a 	uxtb.w	r3, sl
	if(!mode) //�ǵ��ӷ�ʽ
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	2a00      	cmp	r2, #0
 800192c:	d073      	beq.n	8001a16 <LCD_ShowChar+0x14a>
 800192e:	462a      	mov	r2, r5
 8001930:	6939      	ldr	r1, [r7, #16]
 8001932:	60b9      	str	r1, [r7, #8]
	count = 0;
 8001934:	2000      	movs	r0, #0
		for(t=0;t<size;t++)
 8001936:	4682      	mov	sl, r0
 8001938:	f8c7 9004 	str.w	r9, [r7, #4]
 800193c:	4699      	mov	r9, r3
 800193e:	e0c4      	b.n	8001aca <LCD_ShowChar+0x1fe>
	uint16_t write[size][size==12?6:8];
 8001940:	2306      	movs	r3, #6
 8001942:	e7d6      	b.n	80018f2 <LCD_ShowChar+0x26>
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 8001944:	eb0b 004b 	add.w	r0, fp, fp, lsl #1
 8001948:	4b71      	ldr	r3, [pc, #452]	; (8001b10 <LCD_ShowChar+0x244>)
 800194a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800194e:	f813 000e 	ldrb.w	r0, [r3, lr]
 8001952:	e059      	b.n	8001a08 <LCD_ShowChar+0x13c>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001954:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8001958:	ea43 2309 	orr.w	r3, r3, r9, lsl #8
 800195c:	f8df a1ac 	ldr.w	sl, [pc, #428]	; 8001b0c <LCD_ShowChar+0x240>
 8001960:	f8aa 3000 	strh.w	r3, [sl]
 8001964:	e01e      	b.n	80019a4 <LCD_ShowChar+0xd8>
				temp<<=1;
 8001966:	0040      	lsls	r0, r0, #1
 8001968:	b2c0      	uxtb	r0, r0
				y++;
 800196a:	3101      	adds	r1, #1
 800196c:	b289      	uxth	r1, r1
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	4299      	cmp	r1, r3
 8001972:	d22a      	bcs.n	80019ca <LCD_ShowChar+0xfe>
				if((y-y0)==size)
 8001974:	1b4b      	subs	r3, r1, r5
 8001976:	429c      	cmp	r4, r3
 8001978:	d030      	beq.n	80019dc <LCD_ShowChar+0x110>
			for(t1=0;t1<8;t1++)
 800197a:	f10c 0c01 	add.w	ip, ip, #1
 800197e:	fa5f fc8c 	uxtb.w	ip, ip
 8001982:	f1bc 0f07 	cmp.w	ip, #7
 8001986:	d832      	bhi.n	80019ee <LCD_ShowChar+0x122>
				if(temp&0x80)
 8001988:	f010 0f80 	tst.w	r0, #128	; 0x80
 800198c:	d1e2      	bne.n	8001954 <LCD_ShowChar+0x88>
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800198e:	4b61      	ldr	r3, [pc, #388]	; (8001b14 <LCD_ShowChar+0x248>)
 8001990:	f8b3 a000 	ldrh.w	sl, [r3]
 8001994:	ea4f 231a 	mov.w	r3, sl, lsr #8
 8001998:	ea43 230a 	orr.w	r3, r3, sl, lsl #8
 800199c:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8001b0c <LCD_ShowChar+0x240>
 80019a0:	f8aa 3000 	strh.w	r3, [sl]
				write[count][t/2]=POINT_COLOR;
 80019a4:	ea4f 0358 	mov.w	r3, r8, lsr #1
 80019a8:	f8df a160 	ldr.w	sl, [pc, #352]	; 8001b0c <LCD_ShowChar+0x240>
 80019ac:	f8ba a000 	ldrh.w	sl, [sl]
 80019b0:	fb02 f303 	mul.w	r3, r2, r3
 80019b4:	eb03 035e 	add.w	r3, r3, lr, lsr #1
 80019b8:	f826 a013 	strh.w	sl, [r6, r3, lsl #1]
				count ++;
 80019bc:	3201      	adds	r2, #1
 80019be:	b292      	uxth	r2, r2
				if(count >= size) count =0;
 80019c0:	b2a3      	uxth	r3, r4
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d8cf      	bhi.n	8001966 <LCD_ShowChar+0x9a>
 80019c6:	2200      	movs	r2, #0
 80019c8:	e7cd      	b.n	8001966 <LCD_ShowChar+0x9a>
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 80019ca:	4b50      	ldr	r3, [pc, #320]	; (8001b0c <LCD_ShowChar+0x240>)
 80019cc:	f8a3 9000 	strh.w	r9, [r3]
 80019d0:	f8d7 d00c 	ldr.w	sp, [r7, #12]
}   
 80019d4:	3724      	adds	r7, #36	; 0x24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					x++;
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	3301      	adds	r3, #1
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	4619      	mov	r1, r3
 80019e4:	60bb      	str	r3, [r7, #8]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	4299      	cmp	r1, r3
 80019ea:	d210      	bcs.n	8001a0e <LCD_ShowChar+0x142>
					y=y0;
 80019ec:	4629      	mov	r1, r5
		for(t=0;t<size;t++)
 80019ee:	f10e 0e01 	add.w	lr, lr, #1
 80019f2:	fa5f fe8e 	uxtb.w	lr, lr
 80019f6:	45a6      	cmp	lr, r4
 80019f8:	d275      	bcs.n	8001ae6 <LCD_ShowChar+0x21a>
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 80019fa:	2c0c      	cmp	r4, #12
 80019fc:	d0a2      	beq.n	8001944 <LCD_ShowChar+0x78>
			else temp=asc2_1608[num][t];		 //����1608����
 80019fe:	4b46      	ldr	r3, [pc, #280]	; (8001b18 <LCD_ShowChar+0x24c>)
 8001a00:	eb03 130b 	add.w	r3, r3, fp, lsl #4
 8001a04:	f813 000e 	ldrb.w	r0, [r3, lr]
				if(count >= size) count =0;
 8001a08:	f8d7 c014 	ldr.w	ip, [r7, #20]
 8001a0c:	e7b9      	b.n	8001982 <LCD_ShowChar+0xb6>
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8001a0e:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <LCD_ShowChar+0x240>)
 8001a10:	f8a3 9000 	strh.w	r9, [r3]
 8001a14:	e7dc      	b.n	80019d0 <LCD_ShowChar+0x104>
		for(t=0;t<size;t++)
 8001a16:	f8d7 e014 	ldr.w	lr, [r7, #20]
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	f8d7 b010 	ldr.w	fp, [r7, #16]
	count = 0;
 8001a20:	2200      	movs	r2, #0
 8001a22:	f8c7 b008 	str.w	fp, [r7, #8]
 8001a26:	469b      	mov	fp, r3
 8001a28:	e7e5      	b.n	80019f6 <LCD_ShowChar+0x12a>
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 8001a2a:	eb09 0149 	add.w	r1, r9, r9, lsl #1
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <LCD_ShowChar+0x244>)
 8001a30:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001a34:	f813 300a 	ldrb.w	r3, [r3, sl]
 8001a38:	e050      	b.n	8001adc <LCD_ShowChar+0x210>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 8001a3a:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 8001b0c <LCD_ShowChar+0x240>
 8001a3e:	f8bc b000 	ldrh.w	fp, [ip]
 8001a42:	ea4f 0c58 	mov.w	ip, r8, lsr #1
 8001a46:	ea4f 2e1b 	mov.w	lr, fp, lsr #8
 8001a4a:	ea4e 2e0b 	orr.w	lr, lr, fp, lsl #8
 8001a4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8001a52:	eb0c 0c5a 	add.w	ip, ip, sl, lsr #1
 8001a56:	697e      	ldr	r6, [r7, #20]
 8001a58:	f826 e01c 	strh.w	lr, [r6, ip, lsl #1]
 8001a5c:	e011      	b.n	8001a82 <LCD_ShowChar+0x1b6>
				temp<<=1;
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	b2db      	uxtb	r3, r3
				y++;
 8001a62:	3201      	adds	r2, #1
 8001a64:	b292      	uxth	r2, r2
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001a66:	69fe      	ldr	r6, [r7, #28]
 8001a68:	42b2      	cmp	r2, r6
 8001a6a:	d212      	bcs.n	8001a92 <LCD_ShowChar+0x1c6>
				if((y-y0)==size)
 8001a6c:	eba2 0c05 	sub.w	ip, r2, r5
 8001a70:	4564      	cmp	r4, ip
 8001a72:	d014      	beq.n	8001a9e <LCD_ShowChar+0x1d2>
			for(t1=0;t1<8;t1++)
 8001a74:	3101      	adds	r1, #1
 8001a76:	b2c9      	uxtb	r1, r1
 8001a78:	2907      	cmp	r1, #7
 8001a7a:	d821      	bhi.n	8001ac0 <LCD_ShowChar+0x1f4>
				if(temp&0x80)
 8001a7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001a80:	d1db      	bne.n	8001a3a <LCD_ShowChar+0x16e>
				count ++;
 8001a82:	3001      	adds	r0, #1
 8001a84:	b280      	uxth	r0, r0
				if(count >= size) count =0;
 8001a86:	fa1f fc84 	uxth.w	ip, r4
 8001a8a:	4584      	cmp	ip, r0
 8001a8c:	d8e7      	bhi.n	8001a5e <LCD_ShowChar+0x192>
 8001a8e:	2000      	movs	r0, #0
 8001a90:	e7e5      	b.n	8001a5e <LCD_ShowChar+0x192>
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 8001a92:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8001a96:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <LCD_ShowChar+0x240>)
 8001a98:	f8a3 9000 	strh.w	r9, [r3]
 8001a9c:	e798      	b.n	80019d0 <LCD_ShowChar+0x104>
					x++;
 8001a9e:	697e      	ldr	r6, [r7, #20]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	60bb      	str	r3, [r7, #8]
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d201      	bcs.n	8001ab4 <LCD_ShowChar+0x1e8>
					y=y0;
 8001ab0:	462a      	mov	r2, r5
 8001ab2:	e006      	b.n	8001ac2 <LCD_ShowChar+0x1f6>
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8001ab4:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8001ab8:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <LCD_ShowChar+0x240>)
 8001aba:	f8a3 9000 	strh.w	r9, [r3]
 8001abe:	e787      	b.n	80019d0 <LCD_ShowChar+0x104>
 8001ac0:	697e      	ldr	r6, [r7, #20]
		for(t=0;t<size;t++)
 8001ac2:	f10a 0a01 	add.w	sl, sl, #1
 8001ac6:	fa5f fa8a 	uxtb.w	sl, sl
 8001aca:	45a2      	cmp	sl, r4
 8001acc:	d209      	bcs.n	8001ae2 <LCD_ShowChar+0x216>
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 8001ace:	2c0c      	cmp	r4, #12
 8001ad0:	d0ab      	beq.n	8001a2a <LCD_ShowChar+0x15e>
			else temp=asc2_1608[num][t];		 //����1608���� 	                          
 8001ad2:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <LCD_ShowChar+0x24c>)
 8001ad4:	eb03 1309 	add.w	r3, r3, r9, lsl #4
 8001ad8:	f813 300a 	ldrb.w	r3, [r3, sl]
				if(count >= size) count =0;
 8001adc:	2100      	movs	r1, #0
 8001ade:	617e      	str	r6, [r7, #20]
 8001ae0:	e7ca      	b.n	8001a78 <LCD_ShowChar+0x1ac>
 8001ae2:	f8d7 9004 	ldr.w	r9, [r7, #4]
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8001ae6:	2c0c      	cmp	r4, #12
 8001ae8:	d00e      	beq.n	8001b08 <LCD_ShowChar+0x23c>
 8001aea:	2308      	movs	r3, #8
 8001aec:	9401      	str	r4, [sp, #4]
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	4633      	mov	r3, r6
 8001af2:	462a      	mov	r2, r5
 8001af4:	6939      	ldr	r1, [r7, #16]
 8001af6:	4809      	ldr	r0, [pc, #36]	; (8001b1c <LCD_ShowChar+0x250>)
 8001af8:	f000 feae 	bl	8002858 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <LCD_ShowChar+0x240>)
 8001afe:	f8a3 9000 	strh.w	r9, [r3]
 8001b02:	f8d7 d00c 	ldr.w	sp, [r7, #12]
 8001b06:	e765      	b.n	80019d4 <LCD_ShowChar+0x108>
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 8001b08:	2306      	movs	r3, #6
 8001b0a:	e7ef      	b.n	8001aec <LCD_ShowChar+0x220>
 8001b0c:	24000004 	.word	0x24000004
 8001b10:	08009e74 	.word	0x08009e74
 8001b14:	2400010a 	.word	0x2400010a
 8001b18:	0800a2e8 	.word	0x0800a2e8
 8001b1c:	24000118 	.word	0x24000118

08001b20 <LCD_ShowString>:
{         
 8001b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	4682      	mov	sl, r0
 8001b28:	460d      	mov	r5, r1
 8001b2a:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8001b2e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
	width+=x;
 8001b30:	4402      	add	r2, r0
 8001b32:	fa1f f982 	uxth.w	r9, r2
	height+=y;
 8001b36:	440b      	add	r3, r1
 8001b38:	fa1f f883 	uxth.w	r8, r3
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001b3c:	4604      	mov	r4, r0
 8001b3e:	e00c      	b.n	8001b5a <LCD_ShowString+0x3a>
        if(y>=height)break;//�˳�
 8001b40:	4545      	cmp	r5, r8
 8001b42:	d217      	bcs.n	8001b74 <LCD_ShowString+0x54>
        LCD_ShowChar(x,y,*p,size,0);
 8001b44:	2300      	movs	r3, #0
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	463b      	mov	r3, r7
 8001b4a:	4629      	mov	r1, r5
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	f7ff febd 	bl	80018cc <LCD_ShowChar>
        x+=size/2;
 8001b52:	eb04 0457 	add.w	r4, r4, r7, lsr #1
 8001b56:	b2a4      	uxth	r4, r4
        p++;
 8001b58:	3601      	adds	r6, #1
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8001b5a:	7832      	ldrb	r2, [r6, #0]
 8001b5c:	f1a2 0320 	sub.w	r3, r2, #32
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b5e      	cmp	r3, #94	; 0x5e
 8001b64:	d806      	bhi.n	8001b74 <LCD_ShowString+0x54>
        if(x>=width){x=x0;y+=size;}
 8001b66:	454c      	cmp	r4, r9
 8001b68:	d3ea      	bcc.n	8001b40 <LCD_ShowString+0x20>
 8001b6a:	fa5f f48a 	uxtb.w	r4, sl
 8001b6e:	443d      	add	r5, r7
 8001b70:	b2ad      	uxth	r5, r5
 8001b72:	e7e5      	b.n	8001b40 <LCD_ShowString+0x20>
}
 8001b74:	b002      	add	sp, #8
 8001b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08001b7c <LCD_Test>:
{
 8001b7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b80:	b089      	sub	sp, #36	; 0x24
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001b82:	4c33      	ldr	r4, [pc, #204]	; (8001c50 <LCD_Test+0xd4>)
 8001b84:	2303      	movs	r3, #3
 8001b86:	60a3      	str	r3, [r4, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8001b88:	2500      	movs	r5, #0
 8001b8a:	7325      	strb	r5, [r4, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	7363      	strb	r3, [r4, #13]
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001b90:	4e30      	ldr	r6, [pc, #192]	; (8001c54 <LCD_Test+0xd8>)
 8001b92:	4931      	ldr	r1, [pc, #196]	; (8001c58 <LCD_Test+0xdc>)
 8001b94:	4630      	mov	r0, r6
 8001b96:	f000 ffb3 	bl	8002b00 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001b9a:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001c6c <LCD_Test+0xf0>
 8001b9e:	f8d8 3000 	ldr.w	r3, [r8]
 8001ba2:	4622      	mov	r2, r4
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	4630      	mov	r0, r6
 8001ba8:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8001baa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8001bae:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8001c70 <LCD_Test+0xf4>
 8001bb2:	4649      	mov	r1, r9
 8001bb4:	4630      	mov	r0, r6
 8001bb6:	4798      	blx	r3
	LCD_SetBrightness(0);
 8001bb8:	4628      	mov	r0, r5
 8001bba:	f7ff fdf5 	bl	80017a8 <LCD_SetBrightness>
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 8001bbe:	4b27      	ldr	r3, [pc, #156]	; (8001c5c <LCD_Test+0xe0>)
 8001bc0:	462a      	mov	r2, r5
 8001bc2:	4629      	mov	r1, r5
 8001bc4:	4630      	mov	r0, r6
 8001bc6:	f8d8 7028 	ldr.w	r7, [r8, #40]	; 0x28
 8001bca:	47b8      	blx	r7
  uint32_t tick = get_tick();
 8001bcc:	f001 fd90 	bl	80036f0 <HAL_GetTick>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 8001bd0:	f8d8 8038 	ldr.w	r8, [r8, #56]	; 0x38
 8001bd4:	9501      	str	r5, [sp, #4]
 8001bd6:	6863      	ldr	r3, [r4, #4]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	462a      	mov	r2, r5
 8001bde:	4629      	mov	r1, r5
 8001be0:	4630      	mov	r0, r6
 8001be2:	47c0      	blx	r8
	sprintf((char *)&text, "WeAct Studio");
 8001be4:	ae03      	add	r6, sp, #12
 8001be6:	4b1e      	ldr	r3, [pc, #120]	; (8001c60 <LCD_Test+0xe4>)
 8001be8:	4635      	mov	r5, r6
 8001bea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bec:	c507      	stmia	r5!, {r0, r1, r2}
 8001bee:	702b      	strb	r3, [r5, #0]
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8001bf0:	9601      	str	r6, [sp, #4]
 8001bf2:	2510      	movs	r5, #16
 8001bf4:	9500      	str	r5, [sp, #0]
 8001bf6:	462b      	mov	r3, r5
 8001bf8:	8822      	ldrh	r2, [r4, #0]
 8001bfa:	2104      	movs	r1, #4
 8001bfc:	4608      	mov	r0, r1
 8001bfe:	f7ff ff8f 	bl	8001b20 <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 8001c02:	f001 fd95 	bl	8003730 <HAL_GetDEVID>
 8001c06:	4602      	mov	r2, r0
 8001c08:	4916      	ldr	r1, [pc, #88]	; (8001c64 <LCD_Test+0xe8>)
 8001c0a:	4630      	mov	r0, r6
 8001c0c:	f007 f832 	bl	8008c74 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8001c10:	9601      	str	r6, [sp, #4]
 8001c12:	9500      	str	r5, [sp, #0]
 8001c14:	462b      	mov	r3, r5
 8001c16:	8822      	ldrh	r2, [r4, #0]
 8001c18:	2116      	movs	r1, #22
 8001c1a:	2004      	movs	r0, #4
 8001c1c:	f7ff ff80 	bl	8001b20 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8001c20:	f8d9 2000 	ldr.w	r2, [r9]
 8001c24:	4910      	ldr	r1, [pc, #64]	; (8001c68 <LCD_Test+0xec>)
 8001c26:	4630      	mov	r0, r6
 8001c28:	f007 f824 	bl	8008c74 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8001c2c:	9601      	str	r6, [sp, #4]
 8001c2e:	9500      	str	r5, [sp, #0]
 8001c30:	462b      	mov	r3, r5
 8001c32:	8822      	ldrh	r2, [r4, #0]
 8001c34:	2128      	movs	r1, #40	; 0x28
 8001c36:	2004      	movs	r0, #4
 8001c38:	f7ff ff72 	bl	8001b20 <LCD_ShowString>
	LCD_Light(600, 300);
 8001c3c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001c40:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001c44:	f7ff fe04 	bl	8001850 <LCD_Light>
}
 8001c48:	b009      	add	sp, #36	; 0x24
 8001c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c4e:	bf00      	nop
 8001c50:	24000154 	.word	0x24000154
 8001c54:	24000118 	.word	0x24000118
 8001c58:	24000008 	.word	0x24000008
 8001c5c:	0800a8d8 	.word	0x0800a8d8
 8001c60:	08009e48 	.word	0x08009e48
 8001c64:	08009e58 	.word	0x08009e58
 8001c68:	08009e68 	.word	0x08009e68
 8001c6c:	24000028 	.word	0x24000028
 8001c70:	24000114 	.word	0x24000114

08001c74 <ST7735_DeInit>:
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
  (void)(pObj);

  return ST7735_OK;
}
 8001c74:	2000      	movs	r0, #0
 8001c76:	4770      	bx	lr

08001c78 <ST7735_SetBrightness>:
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
}
 8001c78:	f04f 30ff 	mov.w	r0, #4294967295
 8001c7c:	4770      	bx	lr

08001c7e <ST7735_GetBrightness>:
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
}
 8001c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c82:	4770      	bx	lr

08001c84 <ST7735_GetOrientation>:
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{

  *Orientation = ST7735Ctx.Orientation;
 8001c84:	4b02      	ldr	r3, [pc, #8]	; (8001c90 <ST7735_GetOrientation+0xc>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	600b      	str	r3, [r1, #0]

  return ST7735_OK;
}
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	24000154 	.word	0x24000154

08001c94 <ST7735_GetXSize>:
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8001c94:	4b02      	ldr	r3, [pc, #8]	; (8001ca0 <ST7735_GetXSize+0xc>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	600b      	str	r3, [r1, #0]

  return ST7735_OK;
}
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	24000154 	.word	0x24000154

08001ca4 <ST7735_GetYSize>:
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8001ca4:	4b02      	ldr	r3, [pc, #8]	; (8001cb0 <ST7735_GetYSize+0xc>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	600b      	str	r3, [r1, #0]

  return ST7735_OK;
}
 8001caa:	2000      	movs	r0, #0
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	24000154 	.word	0x24000154

08001cb4 <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8001cb4:	b508      	push	{r3, lr}
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	4608      	mov	r0, r1
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.ReadReg(Reg, pData);
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	4611      	mov	r1, r2
 8001cbe:	4798      	blx	r3
}
 8001cc0:	bd08      	pop	{r3, pc}

08001cc2 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8001cc2:	b510      	push	{r4, lr}
 8001cc4:	4604      	mov	r4, r0
 8001cc6:	4608      	mov	r0, r1
 8001cc8:	4611      	mov	r1, r2
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.WriteReg(Reg, pData, Length);
 8001cca:	68e4      	ldr	r4, [r4, #12]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	47a0      	blx	r4
}
 8001cd0:	bd10      	pop	{r4, pc}

08001cd2 <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8001cd2:	b508      	push	{r3, lr}
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4608      	mov	r0, r1
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.SendData(pData, Length);
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4798      	blx	r3
}
 8001cde:	bd08      	pop	{r3, pc}

08001ce0 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8001ce0:	b508      	push	{r3, lr}
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	4608      	mov	r0, r1
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;

  return pObj->IO.RecvData(pData, Length);
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4798      	blx	r3
}
 8001cec:	bd08      	pop	{r3, pc}

08001cee <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8001cee:	b570      	push	{r4, r5, r6, lr}
 8001cf0:	4604      	mov	r4, r0
 8001cf2:	460e      	mov	r6, r1
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8001cf4:	69c3      	ldr	r3, [r0, #28]
 8001cf6:	4798      	blx	r3
 8001cf8:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8001cfa:	69e3      	ldr	r3, [r4, #28]
 8001cfc:	4798      	blx	r3
 8001cfe:	1b40      	subs	r0, r0, r5
 8001d00:	42b0      	cmp	r0, r6
 8001d02:	d3fa      	bcc.n	8001cfa <ST7735_IO_Delay+0xc>
  {
  }
  return ST7735_OK;
}
 8001d04:	2000      	movs	r0, #0
 8001d06:	bd70      	pop	{r4, r5, r6, pc}

08001d08 <ST7735_DisplayOn>:
{
 8001d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	4605      	mov	r5, r0
  uint8_t tmp = 0;
 8001d0e:	2700      	movs	r7, #0
 8001d10:	f88d 7007 	strb.w	r7, [sp, #7]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8001d14:	f100 0620 	add.w	r6, r0, #32
 8001d18:	463b      	mov	r3, r7
 8001d1a:	f10d 0207 	add.w	r2, sp, #7
 8001d1e:	2113      	movs	r1, #19
 8001d20:	4630      	mov	r0, r6
 8001d22:	f000 ff20 	bl	8002b66 <st7735_write_reg>
 8001d26:	4604      	mov	r4, r0
  (void)ST7735_IO_Delay(pObj, 10);
 8001d28:	210a      	movs	r1, #10
 8001d2a:	4628      	mov	r0, r5
 8001d2c:	f7ff ffdf 	bl	8001cee <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 8001d30:	463b      	mov	r3, r7
 8001d32:	f10d 0207 	add.w	r2, sp, #7
 8001d36:	2129      	movs	r1, #41	; 0x29
 8001d38:	4630      	mov	r0, r6
 8001d3a:	f000 ff14 	bl	8002b66 <st7735_write_reg>
 8001d3e:	4404      	add	r4, r0
  (void)ST7735_IO_Delay(pObj, 10);
 8001d40:	210a      	movs	r1, #10
 8001d42:	4628      	mov	r0, r5
 8001d44:	f7ff ffd3 	bl	8001cee <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8001d48:	463b      	mov	r3, r7
 8001d4a:	f10d 0207 	add.w	r2, sp, #7
 8001d4e:	2136      	movs	r1, #54	; 0x36
 8001d50:	4630      	mov	r0, r6
 8001d52:	f000 ff08 	bl	8002b66 <st7735_write_reg>
 8001d56:	4404      	add	r4, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001d58:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <ST7735_DisplayOn+0x94>)
 8001d5a:	7b1b      	ldrb	r3, [r3, #12]
 8001d5c:	b99b      	cbnz	r3, 8001d86 <ST7735_DisplayOn+0x7e>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <ST7735_DisplayOn+0x94>)
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <ST7735_DisplayOn+0x98>)
 8001d64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001d68:	791b      	ldrb	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001d6a:	f043 0308 	orr.w	r3, r3, #8
 8001d6e:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d72:	2201      	movs	r2, #1
 8001d74:	f10d 0107 	add.w	r1, sp, #7
 8001d78:	4630      	mov	r0, r6
 8001d7a:	f000 fef9 	bl	8002b70 <st7735_send_data>
  if(ret != ST7735_OK)
 8001d7e:	1820      	adds	r0, r4, r0
 8001d80:	d108      	bne.n	8001d94 <ST7735_DisplayOn+0x8c>
}
 8001d82:	b003      	add	sp, #12
 8001d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001d86:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <ST7735_DisplayOn+0x94>)
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <ST7735_DisplayOn+0x98>)
 8001d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001d90:	791b      	ldrb	r3, [r3, #4]
 8001d92:	e7ec      	b.n	8001d6e <ST7735_DisplayOn+0x66>
    ret = ST7735_ERROR;
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001d98:	e7f3      	b.n	8001d82 <ST7735_DisplayOn+0x7a>
 8001d9a:	bf00      	nop
 8001d9c:	24000154 	.word	0x24000154
 8001da0:	08010d24 	.word	0x08010d24

08001da4 <ST7735_DisplayOff>:
{
 8001da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001da6:	b083      	sub	sp, #12
 8001da8:	4605      	mov	r5, r0
  uint8_t tmp = 0;
 8001daa:	2700      	movs	r7, #0
 8001dac:	f88d 7007 	strb.w	r7, [sp, #7]
  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8001db0:	f100 0620 	add.w	r6, r0, #32
 8001db4:	463b      	mov	r3, r7
 8001db6:	f10d 0207 	add.w	r2, sp, #7
 8001dba:	2113      	movs	r1, #19
 8001dbc:	4630      	mov	r0, r6
 8001dbe:	f000 fed2 	bl	8002b66 <st7735_write_reg>
 8001dc2:	4604      	mov	r4, r0
  (void)ST7735_IO_Delay(pObj, 10);
 8001dc4:	210a      	movs	r1, #10
 8001dc6:	4628      	mov	r0, r5
 8001dc8:	f7ff ff91 	bl	8001cee <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 8001dcc:	463b      	mov	r3, r7
 8001dce:	f10d 0207 	add.w	r2, sp, #7
 8001dd2:	2128      	movs	r1, #40	; 0x28
 8001dd4:	4630      	mov	r0, r6
 8001dd6:	f000 fec6 	bl	8002b66 <st7735_write_reg>
 8001dda:	4404      	add	r4, r0
  (void)ST7735_IO_Delay(pObj, 10);
 8001ddc:	210a      	movs	r1, #10
 8001dde:	4628      	mov	r0, r5
 8001de0:	f7ff ff85 	bl	8001cee <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 8001de4:	463b      	mov	r3, r7
 8001de6:	f10d 0207 	add.w	r2, sp, #7
 8001dea:	2136      	movs	r1, #54	; 0x36
 8001dec:	4630      	mov	r0, r6
 8001dee:	f000 feba 	bl	8002b66 <st7735_write_reg>
 8001df2:	4404      	add	r4, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001df4:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <ST7735_DisplayOff+0x94>)
 8001df6:	7b1b      	ldrb	r3, [r3, #12]
 8001df8:	b99b      	cbnz	r3, 8001e22 <ST7735_DisplayOff+0x7e>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8001dfa:	4b0f      	ldr	r3, [pc, #60]	; (8001e38 <ST7735_DisplayOff+0x94>)
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <ST7735_DisplayOff+0x98>)
 8001e00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001e04:	791b      	ldrb	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001e06:	f043 0308 	orr.w	r3, r3, #8
 8001e0a:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f10d 0107 	add.w	r1, sp, #7
 8001e14:	4630      	mov	r0, r6
 8001e16:	f000 feab 	bl	8002b70 <st7735_send_data>
  if(ret != ST7735_OK)
 8001e1a:	1820      	adds	r0, r4, r0
 8001e1c:	d108      	bne.n	8001e30 <ST7735_DisplayOff+0x8c>
}
 8001e1e:	b003      	add	sp, #12
 8001e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8001e22:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <ST7735_DisplayOff+0x94>)
 8001e24:	689a      	ldr	r2, [r3, #8]
 8001e26:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <ST7735_DisplayOff+0x98>)
 8001e28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8001e2c:	791b      	ldrb	r3, [r3, #4]
 8001e2e:	e7ec      	b.n	8001e0a <ST7735_DisplayOff+0x66>
    ret = ST7735_ERROR;
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001e34:	e7f3      	b.n	8001e1e <ST7735_DisplayOff+0x7a>
 8001e36:	bf00      	nop
 8001e38:	24000154 	.word	0x24000154
 8001e3c:	08010d24 	.word	0x08010d24

08001e40 <ST7735_SetDisplayWindow>:
{
 8001e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	460c      	mov	r4, r1
 8001e48:	4616      	mov	r6, r2
 8001e4a:	4698      	mov	r8, r3
 8001e4c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8001e50:	4b54      	ldr	r3, [pc, #336]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d97c      	bls.n	8001f52 <ST7735_SetDisplayWindow+0x112>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8001e58:	4b52      	ldr	r3, [pc, #328]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001e5a:	7b5b      	ldrb	r3, [r3, #13]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	f000 808d 	beq.w	8001f7c <ST7735_SetDisplayWindow+0x13c>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	f000 8093 	beq.w	8001f8e <ST7735_SetDisplayWindow+0x14e>
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8001e68:	f100 0520 	add.w	r5, r0, #32
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f10d 0207 	add.w	r2, sp, #7
 8001e72:	212a      	movs	r1, #42	; 0x2a
 8001e74:	4628      	mov	r0, r5
 8001e76:	f000 fe76 	bl	8002b66 <st7735_write_reg>
 8001e7a:	4682      	mov	sl, r0
  tmp = (uint8_t)(Xpos >> 8U);
 8001e7c:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8001e80:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e84:	2201      	movs	r2, #1
 8001e86:	f10d 0107 	add.w	r1, sp, #7
 8001e8a:	4628      	mov	r0, r5
 8001e8c:	f000 fe70 	bl	8002b70 <st7735_send_data>
 8001e90:	4482      	add	sl, r0
  tmp = (uint8_t)(Xpos & 0xFFU);
 8001e92:	b2e7      	uxtb	r7, r4
 8001e94:	f88d 7007 	strb.w	r7, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f10d 0107 	add.w	r1, sp, #7
 8001e9e:	4628      	mov	r0, r5
 8001ea0:	f000 fe66 	bl	8002b70 <st7735_send_data>
 8001ea4:	4482      	add	sl, r0
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8001ea6:	eb04 0108 	add.w	r1, r4, r8
 8001eaa:	3901      	subs	r1, #1
 8001eac:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8001eb0:	f88d 1007 	strb.w	r1, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f10d 0107 	add.w	r1, sp, #7
 8001eba:	4628      	mov	r0, r5
 8001ebc:	f000 fe58 	bl	8002b70 <st7735_send_data>
 8001ec0:	eb0a 0400 	add.w	r4, sl, r0
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8001ec4:	4447      	add	r7, r8
 8001ec6:	b2ff      	uxtb	r7, r7
 8001ec8:	3f01      	subs	r7, #1
 8001eca:	f88d 7007 	strb.w	r7, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f10d 0107 	add.w	r1, sp, #7
 8001ed4:	4628      	mov	r0, r5
 8001ed6:	f000 fe4b 	bl	8002b70 <st7735_send_data>
 8001eda:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8001edc:	2300      	movs	r3, #0
 8001ede:	f10d 0207 	add.w	r2, sp, #7
 8001ee2:	212b      	movs	r1, #43	; 0x2b
 8001ee4:	4628      	mov	r0, r5
 8001ee6:	f000 fe3e 	bl	8002b66 <st7735_write_reg>
 8001eea:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos >> 8U);
 8001eec:	f3c6 2307 	ubfx	r3, r6, #8, #8
 8001ef0:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f10d 0107 	add.w	r1, sp, #7
 8001efa:	4628      	mov	r0, r5
 8001efc:	f000 fe38 	bl	8002b70 <st7735_send_data>
 8001f00:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos & 0xFFU);
 8001f02:	b2f7      	uxtb	r7, r6
 8001f04:	f88d 7007 	strb.w	r7, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f10d 0107 	add.w	r1, sp, #7
 8001f0e:	4628      	mov	r0, r5
 8001f10:	f000 fe2e 	bl	8002b70 <st7735_send_data>
 8001f14:	4404      	add	r4, r0
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8001f16:	444e      	add	r6, r9
 8001f18:	3e01      	subs	r6, #1
 8001f1a:	f3c6 2607 	ubfx	r6, r6, #8, #8
 8001f1e:	f88d 6007 	strb.w	r6, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f22:	2201      	movs	r2, #1
 8001f24:	f10d 0107 	add.w	r1, sp, #7
 8001f28:	4628      	mov	r0, r5
 8001f2a:	f000 fe21 	bl	8002b70 <st7735_send_data>
 8001f2e:	4404      	add	r4, r0
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8001f30:	eb07 0309 	add.w	r3, r7, r9
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	3b01      	subs	r3, #1
 8001f38:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f10d 0107 	add.w	r1, sp, #7
 8001f42:	4628      	mov	r0, r5
 8001f44:	f000 fe14 	bl	8002b70 <st7735_send_data>
  if(ret != ST7735_OK)
 8001f48:	1820      	adds	r0, r4, r0
 8001f4a:	d128      	bne.n	8001f9e <ST7735_SetDisplayWindow+0x15e>
}
 8001f4c:	b002      	add	sp, #8
 8001f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8001f52:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001f54:	7b5b      	ldrb	r3, [r3, #13]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d008      	beq.n	8001f6c <ST7735_SetDisplayWindow+0x12c>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d184      	bne.n	8001e68 <ST7735_SetDisplayWindow+0x28>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8001f5e:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001f60:	7b1b      	ldrb	r3, [r3, #12]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d180      	bne.n	8001e68 <ST7735_SetDisplayWindow+0x28>
				Xpos += 2;
 8001f66:	3402      	adds	r4, #2
				Ypos += 1;
 8001f68:	3601      	adds	r6, #1
 8001f6a:	e77d      	b.n	8001e68 <ST7735_SetDisplayWindow+0x28>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8001f6c:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001f6e:	7b1b      	ldrb	r3, [r3, #12]
 8001f70:	b913      	cbnz	r3, 8001f78 <ST7735_SetDisplayWindow+0x138>
				Xpos += 26;
 8001f72:	341a      	adds	r4, #26
				Ypos += 1;
 8001f74:	3601      	adds	r6, #1
 8001f76:	e777      	b.n	8001e68 <ST7735_SetDisplayWindow+0x28>
				Xpos += 24;
 8001f78:	3418      	adds	r4, #24
				Ypos += 0;
 8001f7a:	e775      	b.n	8001e68 <ST7735_SetDisplayWindow+0x28>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8001f7c:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001f7e:	7b1b      	ldrb	r3, [r3, #12]
 8001f80:	b913      	cbnz	r3, 8001f88 <ST7735_SetDisplayWindow+0x148>
				Xpos += 1;
 8001f82:	3401      	adds	r4, #1
				Ypos += 26;
 8001f84:	361a      	adds	r6, #26
 8001f86:	e76f      	b.n	8001e68 <ST7735_SetDisplayWindow+0x28>
				Xpos += 1;
 8001f88:	3401      	adds	r4, #1
				Ypos += 24;
 8001f8a:	3618      	adds	r6, #24
 8001f8c:	e76c      	b.n	8001e68 <ST7735_SetDisplayWindow+0x28>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8001f8e:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <ST7735_SetDisplayWindow+0x164>)
 8001f90:	7b1b      	ldrb	r3, [r3, #12]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	f47f af68 	bne.w	8001e68 <ST7735_SetDisplayWindow+0x28>
				Xpos += 1;
 8001f98:	3401      	adds	r4, #1
				Ypos += 2;
 8001f9a:	3602      	adds	r6, #2
 8001f9c:	e764      	b.n	8001e68 <ST7735_SetDisplayWindow+0x28>
    ret = ST7735_ERROR;
 8001f9e:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8001fa2:	e7d3      	b.n	8001f4c <ST7735_SetDisplayWindow+0x10c>
 8001fa4:	24000154 	.word	0x24000154

08001fa8 <ST7735_SetOrientation>:
{
 8001fa8:	b570      	push	{r4, r5, r6, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	4606      	mov	r6, r0
  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8001fae:	688b      	ldr	r3, [r1, #8]
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d90c      	bls.n	8001fce <ST7735_SetOrientation+0x26>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001fb4:	7b4a      	ldrb	r2, [r1, #13]
 8001fb6:	2a01      	cmp	r2, #1
 8001fb8:	d01c      	beq.n	8001ff4 <ST7735_SetOrientation+0x4c>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8001fba:	2a02      	cmp	r2, #2
 8001fbc:	bf18      	it	ne
 8001fbe:	2a00      	cmpne	r2, #0
 8001fc0:	d11d      	bne.n	8001ffe <ST7735_SetOrientation+0x56>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 8001fc2:	4a27      	ldr	r2, [pc, #156]	; (8002060 <ST7735_SetOrientation+0xb8>)
 8001fc4:	20a0      	movs	r0, #160	; 0xa0
 8001fc6:	6010      	str	r0, [r2, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 8001fc8:	2080      	movs	r0, #128	; 0x80
 8001fca:	6050      	str	r0, [r2, #4]
 8001fcc:	e017      	b.n	8001ffe <ST7735_SetOrientation+0x56>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8001fce:	7b4a      	ldrb	r2, [r1, #13]
 8001fd0:	2a01      	cmp	r2, #1
 8001fd2:	d009      	beq.n	8001fe8 <ST7735_SetOrientation+0x40>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8001fd4:	2a02      	cmp	r2, #2
 8001fd6:	bf18      	it	ne
 8001fd8:	2a00      	cmpne	r2, #0
 8001fda:	d110      	bne.n	8001ffe <ST7735_SetOrientation+0x56>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 8001fdc:	4a20      	ldr	r2, [pc, #128]	; (8002060 <ST7735_SetOrientation+0xb8>)
 8001fde:	2080      	movs	r0, #128	; 0x80
 8001fe0:	6010      	str	r0, [r2, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 8001fe2:	20a0      	movs	r0, #160	; 0xa0
 8001fe4:	6050      	str	r0, [r2, #4]
 8001fe6:	e00a      	b.n	8001ffe <ST7735_SetOrientation+0x56>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8001fe8:	4a1d      	ldr	r2, [pc, #116]	; (8002060 <ST7735_SetOrientation+0xb8>)
 8001fea:	2050      	movs	r0, #80	; 0x50
 8001fec:	6010      	str	r0, [r2, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8001fee:	20a0      	movs	r0, #160	; 0xa0
 8001ff0:	6050      	str	r0, [r2, #4]
 8001ff2:	e004      	b.n	8001ffe <ST7735_SetOrientation+0x56>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 8001ff4:	4a1a      	ldr	r2, [pc, #104]	; (8002060 <ST7735_SetOrientation+0xb8>)
 8001ff6:	20a0      	movs	r0, #160	; 0xa0
 8001ff8:	6010      	str	r0, [r2, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 8001ffa:	2050      	movs	r0, #80	; 0x50
 8001ffc:	6050      	str	r0, [r2, #4]
	ST7735Ctx.Orientation = pDriver->Orientation;
 8001ffe:	4d18      	ldr	r5, [pc, #96]	; (8002060 <ST7735_SetOrientation+0xb8>)
 8002000:	60ab      	str	r3, [r5, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8002002:	7b0b      	ldrb	r3, [r1, #12]
 8002004:	732b      	strb	r3, [r5, #12]
	ST7735Ctx.Type = pDriver->Type;
 8002006:	7b4b      	ldrb	r3, [r1, #13]
 8002008:	736b      	strb	r3, [r5, #13]
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 800200a:	686b      	ldr	r3, [r5, #4]
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	682b      	ldr	r3, [r5, #0]
 8002010:	2200      	movs	r2, #0
 8002012:	4611      	mov	r1, r2
 8002014:	4630      	mov	r0, r6
 8002016:	f7ff ff13 	bl	8001e40 <ST7735_SetDisplayWindow>
 800201a:	4604      	mov	r4, r0
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800201c:	7b2b      	ldrb	r3, [r5, #12]
 800201e:	b9a3      	cbnz	r3, 800204a <ST7735_SetOrientation+0xa2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002020:	68aa      	ldr	r2, [r5, #8]
 8002022:	4b10      	ldr	r3, [pc, #64]	; (8002064 <ST7735_SetOrientation+0xbc>)
 8002024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002028:	791b      	ldrb	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800202a:	f043 0308 	orr.w	r3, r3, #8
 800202e:	f88d 300f 	strb.w	r3, [sp, #15]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8002032:	2301      	movs	r3, #1
 8002034:	f10d 020f 	add.w	r2, sp, #15
 8002038:	2136      	movs	r1, #54	; 0x36
 800203a:	f106 0020 	add.w	r0, r6, #32
 800203e:	f000 fd92 	bl	8002b66 <st7735_write_reg>
  if(ret != ST7735_OK)
 8002042:	1820      	adds	r0, r4, r0
 8002044:	d108      	bne.n	8002058 <ST7735_SetOrientation+0xb0>
}
 8002046:	b004      	add	sp, #16
 8002048:	bd70      	pop	{r4, r5, r6, pc}
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800204a:	4b05      	ldr	r3, [pc, #20]	; (8002060 <ST7735_SetOrientation+0xb8>)
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	4b05      	ldr	r3, [pc, #20]	; (8002064 <ST7735_SetOrientation+0xbc>)
 8002050:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002054:	791b      	ldrb	r3, [r3, #4]
 8002056:	e7ea      	b.n	800202e <ST7735_SetOrientation+0x86>
    ret = ST7735_ERROR;
 8002058:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 800205c:	e7f3      	b.n	8002046 <ST7735_SetOrientation+0x9e>
 800205e:	bf00      	nop
 8002060:	24000154 	.word	0x24000154
 8002064:	08010d24 	.word	0x08010d24

08002068 <ST7735_Init>:
{
 8002068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800206c:	b085      	sub	sp, #20
 800206e:	9101      	str	r1, [sp, #4]
 8002070:	9200      	str	r2, [sp, #0]
  if(pObj == NULL)
 8002072:	2800      	cmp	r0, #0
 8002074:	f000 82b3 	beq.w	80025de <ST7735_Init+0x576>
 8002078:	4693      	mov	fp, r2
 800207a:	4607      	mov	r7, r0
    tmp = 0x00U;
 800207c:	f04f 0800 	mov.w	r8, #0
 8002080:	f88d 800f 	strb.w	r8, [sp, #15]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002084:	f100 0420 	add.w	r4, r0, #32
 8002088:	4643      	mov	r3, r8
 800208a:	f10d 020f 	add.w	r2, sp, #15
 800208e:	2101      	movs	r1, #1
 8002090:	4620      	mov	r0, r4
 8002092:	f000 fd68 	bl	8002b66 <st7735_write_reg>
		(void)ST7735_IO_Delay(pObj, 120);
 8002096:	2178      	movs	r1, #120	; 0x78
 8002098:	4638      	mov	r0, r7
 800209a:	f7ff fe28 	bl	8001cee <ST7735_IO_Delay>
		tmp = 0x00U;
 800209e:	f88d 800f 	strb.w	r8, [sp, #15]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80020a2:	4643      	mov	r3, r8
 80020a4:	f10d 020f 	add.w	r2, sp, #15
 80020a8:	2101      	movs	r1, #1
 80020aa:	4620      	mov	r0, r4
 80020ac:	f000 fd5b 	bl	8002b66 <st7735_write_reg>
 80020b0:	4605      	mov	r5, r0
		(void)ST7735_IO_Delay(pObj, 120);
 80020b2:	2178      	movs	r1, #120	; 0x78
 80020b4:	4638      	mov	r0, r7
 80020b6:	f7ff fe1a 	bl	8001cee <ST7735_IO_Delay>
    tmp = 0x00U;
 80020ba:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 80020be:	2301      	movs	r3, #1
 80020c0:	f10d 020f 	add.w	r2, sp, #15
 80020c4:	2111      	movs	r1, #17
 80020c6:	4620      	mov	r0, r4
 80020c8:	f000 fd4d 	bl	8002b66 <st7735_write_reg>
 80020cc:	4405      	add	r5, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 80020ce:	4643      	mov	r3, r8
 80020d0:	f10d 020f 	add.w	r2, sp, #15
 80020d4:	21b1      	movs	r1, #177	; 0xb1
 80020d6:	4620      	mov	r0, r4
 80020d8:	f000 fd45 	bl	8002b66 <st7735_write_reg>
 80020dc:	4405      	add	r5, r0
    tmp = 0x01U;
 80020de:	2601      	movs	r6, #1
 80020e0:	f88d 600f 	strb.w	r6, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020e4:	4632      	mov	r2, r6
 80020e6:	f10d 010f 	add.w	r1, sp, #15
 80020ea:	4620      	mov	r0, r4
 80020ec:	f000 fd40 	bl	8002b70 <st7735_send_data>
 80020f0:	4405      	add	r5, r0
    tmp = 0x2CU;
 80020f2:	f04f 0a2c 	mov.w	sl, #44	; 0x2c
 80020f6:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80020fa:	4632      	mov	r2, r6
 80020fc:	f10d 010f 	add.w	r1, sp, #15
 8002100:	4620      	mov	r0, r4
 8002102:	f000 fd35 	bl	8002b70 <st7735_send_data>
 8002106:	4405      	add	r5, r0
    tmp = 0x2DU;
 8002108:	f04f 092d 	mov.w	r9, #45	; 0x2d
 800210c:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002110:	4632      	mov	r2, r6
 8002112:	f10d 010f 	add.w	r1, sp, #15
 8002116:	4620      	mov	r0, r4
 8002118:	f000 fd2a 	bl	8002b70 <st7735_send_data>
 800211c:	4405      	add	r5, r0
    tmp = 0x01U;
 800211e:	f88d 600f 	strb.w	r6, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8002122:	4633      	mov	r3, r6
 8002124:	f10d 020f 	add.w	r2, sp, #15
 8002128:	21b2      	movs	r1, #178	; 0xb2
 800212a:	4620      	mov	r0, r4
 800212c:	f000 fd1b 	bl	8002b66 <st7735_write_reg>
 8002130:	4405      	add	r5, r0
    tmp = 0x2CU;
 8002132:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002136:	4632      	mov	r2, r6
 8002138:	f10d 010f 	add.w	r1, sp, #15
 800213c:	4620      	mov	r0, r4
 800213e:	f000 fd17 	bl	8002b70 <st7735_send_data>
 8002142:	4405      	add	r5, r0
    tmp = 0x2DU;
 8002144:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002148:	4632      	mov	r2, r6
 800214a:	f10d 010f 	add.w	r1, sp, #15
 800214e:	4620      	mov	r0, r4
 8002150:	f000 fd0e 	bl	8002b70 <st7735_send_data>
 8002154:	4405      	add	r5, r0
    tmp = 0x01U;
 8002156:	f88d 600f 	strb.w	r6, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 800215a:	4633      	mov	r3, r6
 800215c:	f10d 020f 	add.w	r2, sp, #15
 8002160:	21b3      	movs	r1, #179	; 0xb3
 8002162:	4620      	mov	r0, r4
 8002164:	f000 fcff 	bl	8002b66 <st7735_write_reg>
 8002168:	4405      	add	r5, r0
    tmp = 0x2CU;
 800216a:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800216e:	4632      	mov	r2, r6
 8002170:	f10d 010f 	add.w	r1, sp, #15
 8002174:	4620      	mov	r0, r4
 8002176:	f000 fcfb 	bl	8002b70 <st7735_send_data>
 800217a:	4405      	add	r5, r0
    tmp = 0x2DU;
 800217c:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002180:	4632      	mov	r2, r6
 8002182:	f10d 010f 	add.w	r1, sp, #15
 8002186:	4620      	mov	r0, r4
 8002188:	f000 fcf2 	bl	8002b70 <st7735_send_data>
 800218c:	4405      	add	r5, r0
    tmp = 0x01U;
 800218e:	f88d 600f 	strb.w	r6, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002192:	4632      	mov	r2, r6
 8002194:	f10d 010f 	add.w	r1, sp, #15
 8002198:	4620      	mov	r0, r4
 800219a:	f000 fce9 	bl	8002b70 <st7735_send_data>
 800219e:	4405      	add	r5, r0
    tmp = 0x2CU;
 80021a0:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80021a4:	4632      	mov	r2, r6
 80021a6:	f10d 010f 	add.w	r1, sp, #15
 80021aa:	4620      	mov	r0, r4
 80021ac:	f000 fce0 	bl	8002b70 <st7735_send_data>
 80021b0:	4405      	add	r5, r0
    tmp = 0x2DU;
 80021b2:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80021b6:	4632      	mov	r2, r6
 80021b8:	f10d 010f 	add.w	r1, sp, #15
 80021bc:	4620      	mov	r0, r4
 80021be:	f000 fcd7 	bl	8002b70 <st7735_send_data>
 80021c2:	4405      	add	r5, r0
    tmp = 0x07U;
 80021c4:	2307      	movs	r3, #7
 80021c6:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 80021ca:	4633      	mov	r3, r6
 80021cc:	f10d 020f 	add.w	r2, sp, #15
 80021d0:	21b4      	movs	r1, #180	; 0xb4
 80021d2:	4620      	mov	r0, r4
 80021d4:	f000 fcc7 	bl	8002b66 <st7735_write_reg>
 80021d8:	4405      	add	r5, r0
    tmp = 0xA2U;
 80021da:	23a2      	movs	r3, #162	; 0xa2
 80021dc:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 80021e0:	4633      	mov	r3, r6
 80021e2:	f10d 020f 	add.w	r2, sp, #15
 80021e6:	21c0      	movs	r1, #192	; 0xc0
 80021e8:	4620      	mov	r0, r4
 80021ea:	f000 fcbc 	bl	8002b66 <st7735_write_reg>
 80021ee:	4405      	add	r5, r0
    tmp = 0x02U;
 80021f0:	2302      	movs	r3, #2
 80021f2:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80021f6:	4632      	mov	r2, r6
 80021f8:	f10d 010f 	add.w	r1, sp, #15
 80021fc:	4620      	mov	r0, r4
 80021fe:	f000 fcb7 	bl	8002b70 <st7735_send_data>
 8002202:	4405      	add	r5, r0
    tmp = 0x84U;
 8002204:	2384      	movs	r3, #132	; 0x84
 8002206:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800220a:	4632      	mov	r2, r6
 800220c:	f10d 010f 	add.w	r1, sp, #15
 8002210:	4620      	mov	r0, r4
 8002212:	f000 fcad 	bl	8002b70 <st7735_send_data>
 8002216:	4405      	add	r5, r0
    tmp = 0xC5U;
 8002218:	f04f 09c5 	mov.w	r9, #197	; 0xc5
 800221c:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002220:	4633      	mov	r3, r6
 8002222:	f10d 020f 	add.w	r2, sp, #15
 8002226:	21c1      	movs	r1, #193	; 0xc1
 8002228:	4620      	mov	r0, r4
 800222a:	f000 fc9c 	bl	8002b66 <st7735_write_reg>
 800222e:	4405      	add	r5, r0
    tmp = 0x0AU;
 8002230:	230a      	movs	r3, #10
 8002232:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002236:	4633      	mov	r3, r6
 8002238:	f10d 020f 	add.w	r2, sp, #15
 800223c:	21c2      	movs	r1, #194	; 0xc2
 800223e:	4620      	mov	r0, r4
 8002240:	f000 fc91 	bl	8002b66 <st7735_write_reg>
 8002244:	4405      	add	r5, r0
    tmp = 0x00U;
 8002246:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800224a:	4632      	mov	r2, r6
 800224c:	f10d 010f 	add.w	r1, sp, #15
 8002250:	4620      	mov	r0, r4
 8002252:	f000 fc8d 	bl	8002b70 <st7735_send_data>
 8002256:	4405      	add	r5, r0
    tmp = 0x8AU;
 8002258:	f04f 088a 	mov.w	r8, #138	; 0x8a
 800225c:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002260:	4633      	mov	r3, r6
 8002262:	f10d 020f 	add.w	r2, sp, #15
 8002266:	21c3      	movs	r1, #195	; 0xc3
 8002268:	4620      	mov	r0, r4
 800226a:	f000 fc7c 	bl	8002b66 <st7735_write_reg>
 800226e:	4405      	add	r5, r0
    tmp = 0x2AU;
 8002270:	232a      	movs	r3, #42	; 0x2a
 8002272:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002276:	4632      	mov	r2, r6
 8002278:	f10d 010f 	add.w	r1, sp, #15
 800227c:	4620      	mov	r0, r4
 800227e:	f000 fc77 	bl	8002b70 <st7735_send_data>
 8002282:	4405      	add	r5, r0
    tmp = 0x8AU;
 8002284:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002288:	4633      	mov	r3, r6
 800228a:	f10d 020f 	add.w	r2, sp, #15
 800228e:	21c4      	movs	r1, #196	; 0xc4
 8002290:	4620      	mov	r0, r4
 8002292:	f000 fc68 	bl	8002b66 <st7735_write_reg>
 8002296:	4405      	add	r5, r0
    tmp = 0xEEU;
 8002298:	23ee      	movs	r3, #238	; 0xee
 800229a:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800229e:	4632      	mov	r2, r6
 80022a0:	f10d 010f 	add.w	r1, sp, #15
 80022a4:	4620      	mov	r0, r4
 80022a6:	f000 fc63 	bl	8002b70 <st7735_send_data>
 80022aa:	4405      	add	r5, r0
    tmp = 0x0EU;
 80022ac:	230e      	movs	r3, #14
 80022ae:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 80022b2:	4633      	mov	r3, r6
 80022b4:	f10d 020f 	add.w	r2, sp, #15
 80022b8:	4649      	mov	r1, r9
 80022ba:	4620      	mov	r0, r4
 80022bc:	f000 fc53 	bl	8002b66 <st7735_write_reg>
 80022c0:	4405      	add	r5, r0
		if (pDriver->Panel == HannStar_Panel) {
 80022c2:	f89b 300c 	ldrb.w	r3, [fp, #12]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f040 8180 	bne.w	80025cc <ST7735_Init+0x564>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 80022cc:	f10d 020f 	add.w	r2, sp, #15
 80022d0:	2121      	movs	r1, #33	; 0x21
 80022d2:	4620      	mov	r0, r4
 80022d4:	f000 fc47 	bl	8002b66 <st7735_write_reg>
 80022d8:	4405      	add	r5, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 80022da:	2301      	movs	r3, #1
 80022dc:	aa01      	add	r2, sp, #4
 80022de:	213a      	movs	r1, #58	; 0x3a
 80022e0:	4620      	mov	r0, r4
 80022e2:	f000 fc40 	bl	8002b66 <st7735_write_reg>
 80022e6:	4405      	add	r5, r0
    tmp = 0x02U;
 80022e8:	f04f 0302 	mov.w	r3, #2
 80022ec:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 80022f0:	2301      	movs	r3, #1
 80022f2:	f10d 020f 	add.w	r2, sp, #15
 80022f6:	21e0      	movs	r1, #224	; 0xe0
 80022f8:	4620      	mov	r0, r4
 80022fa:	f000 fc34 	bl	8002b66 <st7735_write_reg>
 80022fe:	4405      	add	r5, r0
    tmp = 0x1CU;
 8002300:	231c      	movs	r3, #28
 8002302:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002306:	2201      	movs	r2, #1
 8002308:	f10d 010f 	add.w	r1, sp, #15
 800230c:	4620      	mov	r0, r4
 800230e:	f000 fc2f 	bl	8002b70 <st7735_send_data>
 8002312:	4405      	add	r5, r0
    tmp = 0x07U;
 8002314:	f04f 0a07 	mov.w	sl, #7
 8002318:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800231c:	2201      	movs	r2, #1
 800231e:	f10d 010f 	add.w	r1, sp, #15
 8002322:	4620      	mov	r0, r4
 8002324:	f000 fc24 	bl	8002b70 <st7735_send_data>
 8002328:	4405      	add	r5, r0
    tmp = 0x12U;
 800232a:	2312      	movs	r3, #18
 800232c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002330:	2201      	movs	r2, #1
 8002332:	f10d 010f 	add.w	r1, sp, #15
 8002336:	4620      	mov	r0, r4
 8002338:	f000 fc1a 	bl	8002b70 <st7735_send_data>
 800233c:	4405      	add	r5, r0
    tmp = 0x37U;
 800233e:	f04f 0237 	mov.w	r2, #55	; 0x37
 8002342:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002346:	2201      	movs	r2, #1
 8002348:	f10d 010f 	add.w	r1, sp, #15
 800234c:	4620      	mov	r0, r4
 800234e:	f000 fc0f 	bl	8002b70 <st7735_send_data>
 8002352:	4405      	add	r5, r0
    tmp = 0x32U;
 8002354:	2332      	movs	r3, #50	; 0x32
 8002356:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800235a:	2201      	movs	r2, #1
 800235c:	f10d 010f 	add.w	r1, sp, #15
 8002360:	4620      	mov	r0, r4
 8002362:	f000 fc05 	bl	8002b70 <st7735_send_data>
 8002366:	4405      	add	r5, r0
    tmp = 0x29U;
 8002368:	f04f 0829 	mov.w	r8, #41	; 0x29
 800236c:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002370:	2201      	movs	r2, #1
 8002372:	f10d 010f 	add.w	r1, sp, #15
 8002376:	4620      	mov	r0, r4
 8002378:	f000 fbfa 	bl	8002b70 <st7735_send_data>
 800237c:	4405      	add	r5, r0
    tmp = 0x2DU;
 800237e:	f04f 012d 	mov.w	r1, #45	; 0x2d
 8002382:	f88d 100f 	strb.w	r1, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002386:	2201      	movs	r2, #1
 8002388:	f10d 000f 	add.w	r0, sp, #15
 800238c:	4601      	mov	r1, r0
 800238e:	4620      	mov	r0, r4
 8002390:	f000 fbee 	bl	8002b70 <st7735_send_data>
 8002394:	4405      	add	r5, r0
    tmp = 0x29U;
 8002396:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800239a:	2201      	movs	r2, #1
 800239c:	f10d 000f 	add.w	r0, sp, #15
 80023a0:	4601      	mov	r1, r0
 80023a2:	4620      	mov	r0, r4
 80023a4:	f000 fbe4 	bl	8002b70 <st7735_send_data>
 80023a8:	182e      	adds	r6, r5, r0
    tmp = 0x25U;
 80023aa:	2325      	movs	r3, #37	; 0x25
 80023ac:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023b0:	2201      	movs	r2, #1
 80023b2:	f10d 000f 	add.w	r0, sp, #15
 80023b6:	4601      	mov	r1, r0
 80023b8:	4620      	mov	r0, r4
 80023ba:	f000 fbd9 	bl	8002b70 <st7735_send_data>
 80023be:	4406      	add	r6, r0
    tmp = 0x2BU;
 80023c0:	232b      	movs	r3, #43	; 0x2b
 80023c2:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023c6:	2201      	movs	r2, #1
 80023c8:	f10d 000f 	add.w	r0, sp, #15
 80023cc:	4601      	mov	r1, r0
 80023ce:	4620      	mov	r0, r4
 80023d0:	f000 fbce 	bl	8002b70 <st7735_send_data>
 80023d4:	4406      	add	r6, r0
    tmp = 0x39U;
 80023d6:	2339      	movs	r3, #57	; 0x39
 80023d8:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023dc:	2201      	movs	r2, #1
 80023de:	f10d 000f 	add.w	r0, sp, #15
 80023e2:	4601      	mov	r1, r0
 80023e4:	4620      	mov	r0, r4
 80023e6:	f000 fbc3 	bl	8002b70 <st7735_send_data>
 80023ea:	4406      	add	r6, r0
    tmp = 0x00U;
 80023ec:	f04f 0900 	mov.w	r9, #0
 80023f0:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80023f4:	2201      	movs	r2, #1
 80023f6:	f10d 000f 	add.w	r0, sp, #15
 80023fa:	4601      	mov	r1, r0
 80023fc:	4620      	mov	r0, r4
 80023fe:	f000 fbb7 	bl	8002b70 <st7735_send_data>
 8002402:	4406      	add	r6, r0
    tmp = 0x01U;
 8002404:	2501      	movs	r5, #1
 8002406:	f88d 500f 	strb.w	r5, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800240a:	462a      	mov	r2, r5
 800240c:	f10d 000f 	add.w	r0, sp, #15
 8002410:	4601      	mov	r1, r0
 8002412:	4620      	mov	r0, r4
 8002414:	f000 fbac 	bl	8002b70 <st7735_send_data>
 8002418:	4406      	add	r6, r0
    tmp = 0x03U;
 800241a:	f04f 0b03 	mov.w	fp, #3
 800241e:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002422:	462a      	mov	r2, r5
 8002424:	f10d 000f 	add.w	r0, sp, #15
 8002428:	4601      	mov	r1, r0
 800242a:	4620      	mov	r0, r4
 800242c:	f000 fba0 	bl	8002b70 <st7735_send_data>
 8002430:	4406      	add	r6, r0
    tmp = 0x10U;
 8002432:	f04f 0010 	mov.w	r0, #16
 8002436:	f88d 000f 	strb.w	r0, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800243a:	462a      	mov	r2, r5
 800243c:	f10d 0c0f 	add.w	ip, sp, #15
 8002440:	4661      	mov	r1, ip
 8002442:	4620      	mov	r0, r4
 8002444:	f000 fb94 	bl	8002b70 <st7735_send_data>
 8002448:	4406      	add	r6, r0
    tmp = 0x03U;
 800244a:	f88d b00f 	strb.w	fp, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 800244e:	462b      	mov	r3, r5
 8002450:	f10d 0c0f 	add.w	ip, sp, #15
 8002454:	4662      	mov	r2, ip
 8002456:	21e1      	movs	r1, #225	; 0xe1
 8002458:	4620      	mov	r0, r4
 800245a:	f000 fb84 	bl	8002b66 <st7735_write_reg>
 800245e:	4406      	add	r6, r0
    tmp = 0x1DU;
 8002460:	231d      	movs	r3, #29
 8002462:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002466:	462a      	mov	r2, r5
 8002468:	f10d 0c0f 	add.w	ip, sp, #15
 800246c:	4661      	mov	r1, ip
 800246e:	4620      	mov	r0, r4
 8002470:	f000 fb7e 	bl	8002b70 <st7735_send_data>
 8002474:	4406      	add	r6, r0
    tmp = 0x07U;
 8002476:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800247a:	462a      	mov	r2, r5
 800247c:	f10d 0c0f 	add.w	ip, sp, #15
 8002480:	4661      	mov	r1, ip
 8002482:	4620      	mov	r0, r4
 8002484:	f000 fb74 	bl	8002b70 <st7735_send_data>
 8002488:	4406      	add	r6, r0
    tmp = 0x06U;
 800248a:	2306      	movs	r3, #6
 800248c:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002490:	462a      	mov	r2, r5
 8002492:	f10d 0c0f 	add.w	ip, sp, #15
 8002496:	4661      	mov	r1, ip
 8002498:	4620      	mov	r0, r4
 800249a:	f000 fb69 	bl	8002b70 <st7735_send_data>
 800249e:	4406      	add	r6, r0
    tmp = 0x2EU;
 80024a0:	f04f 0a2e 	mov.w	sl, #46	; 0x2e
 80024a4:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024a8:	462a      	mov	r2, r5
 80024aa:	f10d 0c0f 	add.w	ip, sp, #15
 80024ae:	4661      	mov	r1, ip
 80024b0:	4620      	mov	r0, r4
 80024b2:	f000 fb5d 	bl	8002b70 <st7735_send_data>
 80024b6:	4406      	add	r6, r0
    tmp = 0x2CU;
 80024b8:	232c      	movs	r3, #44	; 0x2c
 80024ba:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024be:	462a      	mov	r2, r5
 80024c0:	f10d 0c0f 	add.w	ip, sp, #15
 80024c4:	4661      	mov	r1, ip
 80024c6:	4620      	mov	r0, r4
 80024c8:	f000 fb52 	bl	8002b70 <st7735_send_data>
 80024cc:	4406      	add	r6, r0
    tmp = 0x29U;
 80024ce:	f88d 800f 	strb.w	r8, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024d2:	462a      	mov	r2, r5
 80024d4:	f10d 0c0f 	add.w	ip, sp, #15
 80024d8:	4661      	mov	r1, ip
 80024da:	4620      	mov	r0, r4
 80024dc:	f000 fb48 	bl	8002b70 <st7735_send_data>
 80024e0:	4406      	add	r6, r0
    tmp = 0x2DU;
 80024e2:	f04f 012d 	mov.w	r1, #45	; 0x2d
 80024e6:	f88d 100f 	strb.w	r1, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024ea:	462a      	mov	r2, r5
 80024ec:	f10d 010f 	add.w	r1, sp, #15
 80024f0:	4620      	mov	r0, r4
 80024f2:	f000 fb3d 	bl	8002b70 <st7735_send_data>
 80024f6:	4406      	add	r6, r0
    tmp = 0x2EU;
 80024f8:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80024fc:	462a      	mov	r2, r5
 80024fe:	f10d 010f 	add.w	r1, sp, #15
 8002502:	4620      	mov	r0, r4
 8002504:	f000 fb34 	bl	8002b70 <st7735_send_data>
 8002508:	4406      	add	r6, r0
    tmp = 0x2EU;
 800250a:	f88d a00f 	strb.w	sl, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800250e:	462a      	mov	r2, r5
 8002510:	f10d 010f 	add.w	r1, sp, #15
 8002514:	4620      	mov	r0, r4
 8002516:	f000 fb2b 	bl	8002b70 <st7735_send_data>
 800251a:	4406      	add	r6, r0
    tmp = 0x37U;
 800251c:	f04f 0237 	mov.w	r2, #55	; 0x37
 8002520:	f88d 200f 	strb.w	r2, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002524:	462a      	mov	r2, r5
 8002526:	f10d 010f 	add.w	r1, sp, #15
 800252a:	4620      	mov	r0, r4
 800252c:	f000 fb20 	bl	8002b70 <st7735_send_data>
 8002530:	4406      	add	r6, r0
    tmp = 0x3FU;
 8002532:	233f      	movs	r3, #63	; 0x3f
 8002534:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002538:	462a      	mov	r2, r5
 800253a:	f10d 010f 	add.w	r1, sp, #15
 800253e:	4620      	mov	r0, r4
 8002540:	f000 fb16 	bl	8002b70 <st7735_send_data>
 8002544:	4406      	add	r6, r0
    tmp = 0x00U;
 8002546:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800254a:	462a      	mov	r2, r5
 800254c:	f10d 010f 	add.w	r1, sp, #15
 8002550:	4620      	mov	r0, r4
 8002552:	f000 fb0d 	bl	8002b70 <st7735_send_data>
 8002556:	4406      	add	r6, r0
    tmp = 0x00U;
 8002558:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800255c:	462a      	mov	r2, r5
 800255e:	f10d 010f 	add.w	r1, sp, #15
 8002562:	4620      	mov	r0, r4
 8002564:	f000 fb04 	bl	8002b70 <st7735_send_data>
 8002568:	4406      	add	r6, r0
    tmp = 0x02U;
 800256a:	f04f 0302 	mov.w	r3, #2
 800256e:	f88d 300f 	strb.w	r3, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002572:	462a      	mov	r2, r5
 8002574:	f10d 010f 	add.w	r1, sp, #15
 8002578:	4620      	mov	r0, r4
 800257a:	f000 faf9 	bl	8002b70 <st7735_send_data>
 800257e:	4406      	add	r6, r0
    tmp = 0x10U;
 8002580:	f04f 0010 	mov.w	r0, #16
 8002584:	f88d 000f 	strb.w	r0, [sp, #15]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002588:	462a      	mov	r2, r5
 800258a:	f10d 010f 	add.w	r1, sp, #15
 800258e:	4620      	mov	r0, r4
 8002590:	f000 faee 	bl	8002b70 <st7735_send_data>
 8002594:	4406      	add	r6, r0
    tmp  = 0x00U;
 8002596:	f88d 900f 	strb.w	r9, [sp, #15]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 800259a:	462b      	mov	r3, r5
 800259c:	f10d 020f 	add.w	r2, sp, #15
 80025a0:	2113      	movs	r1, #19
 80025a2:	4620      	mov	r0, r4
 80025a4:	f000 fadf 	bl	8002b66 <st7735_write_reg>
 80025a8:	4406      	add	r6, r0
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80025aa:	462b      	mov	r3, r5
 80025ac:	f10d 020f 	add.w	r2, sp, #15
 80025b0:	4641      	mov	r1, r8
 80025b2:	4620      	mov	r0, r4
 80025b4:	f000 fad7 	bl	8002b66 <st7735_write_reg>
 80025b8:	4406      	add	r6, r0
    ret += ST7735_SetOrientation(pObj, pDriver);
 80025ba:	9900      	ldr	r1, [sp, #0]
 80025bc:	4638      	mov	r0, r7
 80025be:	f7ff fcf3 	bl	8001fa8 <ST7735_SetOrientation>
  if(ret != ST7735_OK)
 80025c2:	1830      	adds	r0, r6, r0
 80025c4:	d10e      	bne.n	80025e4 <ST7735_Init+0x57c>
}
 80025c6:	b005      	add	sp, #20
 80025c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 80025cc:	2300      	movs	r3, #0
 80025ce:	f10d 020f 	add.w	r2, sp, #15
 80025d2:	2120      	movs	r1, #32
 80025d4:	4620      	mov	r0, r4
 80025d6:	f000 fac6 	bl	8002b66 <st7735_write_reg>
 80025da:	4405      	add	r5, r0
 80025dc:	e67d      	b.n	80022da <ST7735_Init+0x272>
    ret = ST7735_ERROR;
 80025de:	f04f 30ff 	mov.w	r0, #4294967295
 80025e2:	e7f0      	b.n	80025c6 <ST7735_Init+0x55e>
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80025e8:	e7ed      	b.n	80025c6 <ST7735_Init+0x55e>
	...

080025ec <ST7735_SetCursor>:
{
 80025ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ee:	b083      	sub	sp, #12
 80025f0:	460f      	mov	r7, r1
 80025f2:	4616      	mov	r6, r2
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80025f4:	4b3a      	ldr	r3, [pc, #232]	; (80026e0 <ST7735_SetCursor+0xf4>)
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d94a      	bls.n	8002692 <ST7735_SetCursor+0xa6>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80025fc:	4b38      	ldr	r3, [pc, #224]	; (80026e0 <ST7735_SetCursor+0xf4>)
 80025fe:	7b5b      	ldrb	r3, [r3, #13]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d05b      	beq.n	80026bc <ST7735_SetCursor+0xd0>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002604:	2b02      	cmp	r3, #2
 8002606:	d061      	beq.n	80026cc <ST7735_SetCursor+0xe0>
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002608:	f100 0520 	add.w	r5, r0, #32
 800260c:	2300      	movs	r3, #0
 800260e:	f10d 0207 	add.w	r2, sp, #7
 8002612:	212a      	movs	r1, #42	; 0x2a
 8002614:	4628      	mov	r0, r5
 8002616:	f000 faa6 	bl	8002b66 <st7735_write_reg>
 800261a:	4604      	mov	r4, r0
  tmp = (uint8_t)(Xpos >> 8U);
 800261c:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8002620:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002624:	2201      	movs	r2, #1
 8002626:	f10d 0107 	add.w	r1, sp, #7
 800262a:	4628      	mov	r0, r5
 800262c:	f000 faa0 	bl	8002b70 <st7735_send_data>
 8002630:	4404      	add	r4, r0
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002632:	f88d 7007 	strb.w	r7, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002636:	2201      	movs	r2, #1
 8002638:	f10d 0107 	add.w	r1, sp, #7
 800263c:	4628      	mov	r0, r5
 800263e:	f000 fa97 	bl	8002b70 <st7735_send_data>
 8002642:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002644:	2300      	movs	r3, #0
 8002646:	f10d 0207 	add.w	r2, sp, #7
 800264a:	212b      	movs	r1, #43	; 0x2b
 800264c:	4628      	mov	r0, r5
 800264e:	f000 fa8a 	bl	8002b66 <st7735_write_reg>
 8002652:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos >> 8U);
 8002654:	f3c6 2307 	ubfx	r3, r6, #8, #8
 8002658:	f88d 3007 	strb.w	r3, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800265c:	2201      	movs	r2, #1
 800265e:	f10d 0107 	add.w	r1, sp, #7
 8002662:	4628      	mov	r0, r5
 8002664:	f000 fa84 	bl	8002b70 <st7735_send_data>
 8002668:	4404      	add	r4, r0
  tmp = (uint8_t)(Ypos & 0xFFU);
 800266a:	f88d 6007 	strb.w	r6, [sp, #7]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800266e:	2201      	movs	r2, #1
 8002670:	f10d 0107 	add.w	r1, sp, #7
 8002674:	4628      	mov	r0, r5
 8002676:	f000 fa7b 	bl	8002b70 <st7735_send_data>
 800267a:	4404      	add	r4, r0
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 800267c:	2300      	movs	r3, #0
 800267e:	f10d 0207 	add.w	r2, sp, #7
 8002682:	212c      	movs	r1, #44	; 0x2c
 8002684:	4628      	mov	r0, r5
 8002686:	f000 fa6e 	bl	8002b66 <st7735_write_reg>
  if(ret != ST7735_OK)
 800268a:	1820      	adds	r0, r4, r0
 800268c:	d125      	bne.n	80026da <ST7735_SetCursor+0xee>
}
 800268e:	b003      	add	sp, #12
 8002690:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002692:	4b13      	ldr	r3, [pc, #76]	; (80026e0 <ST7735_SetCursor+0xf4>)
 8002694:	7b5b      	ldrb	r3, [r3, #13]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d008      	beq.n	80026ac <ST7735_SetCursor+0xc0>
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800269a:	2b02      	cmp	r3, #2
 800269c:	d1b4      	bne.n	8002608 <ST7735_SetCursor+0x1c>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800269e:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <ST7735_SetCursor+0xf4>)
 80026a0:	7b1b      	ldrb	r3, [r3, #12]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d1b0      	bne.n	8002608 <ST7735_SetCursor+0x1c>
				Xpos += 2;
 80026a6:	3702      	adds	r7, #2
				Ypos += 1;
 80026a8:	3601      	adds	r6, #1
 80026aa:	e7ad      	b.n	8002608 <ST7735_SetCursor+0x1c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <ST7735_SetCursor+0xf4>)
 80026ae:	7b1b      	ldrb	r3, [r3, #12]
 80026b0:	b913      	cbnz	r3, 80026b8 <ST7735_SetCursor+0xcc>
				Xpos += 26;
 80026b2:	371a      	adds	r7, #26
				Ypos += 1;
 80026b4:	3601      	adds	r6, #1
 80026b6:	e7a7      	b.n	8002608 <ST7735_SetCursor+0x1c>
				Xpos += 24;
 80026b8:	3718      	adds	r7, #24
				Ypos += 0;
 80026ba:	e7a5      	b.n	8002608 <ST7735_SetCursor+0x1c>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 80026bc:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <ST7735_SetCursor+0xf4>)
 80026be:	7b1b      	ldrb	r3, [r3, #12]
 80026c0:	b913      	cbnz	r3, 80026c8 <ST7735_SetCursor+0xdc>
				Xpos += 1;
 80026c2:	3701      	adds	r7, #1
				Ypos += 26;
 80026c4:	361a      	adds	r6, #26
 80026c6:	e79f      	b.n	8002608 <ST7735_SetCursor+0x1c>
				Ypos += 24;
 80026c8:	3618      	adds	r6, #24
 80026ca:	e79d      	b.n	8002608 <ST7735_SetCursor+0x1c>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <ST7735_SetCursor+0xf4>)
 80026ce:	7b1b      	ldrb	r3, [r3, #12]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d199      	bne.n	8002608 <ST7735_SetCursor+0x1c>
				Xpos += 1;
 80026d4:	3701      	adds	r7, #1
				Ypos += 2;
 80026d6:	3602      	adds	r6, #2
 80026d8:	e796      	b.n	8002608 <ST7735_SetCursor+0x1c>
    ret = ST7735_ERROR;
 80026da:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80026de:	e7d6      	b.n	800268e <ST7735_SetCursor+0xa2>
 80026e0:	24000154 	.word	0x24000154

080026e4 <ST7735_DrawBitmap>:
{
 80026e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	4607      	mov	r7, r0
 80026ec:	4689      	mov	r9, r1
 80026ee:	461c      	mov	r4, r3
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80026f0:	f893 c00a 	ldrb.w	ip, [r3, #10]
 80026f4:	7adb      	ldrb	r3, [r3, #11]
 80026f6:	eb0c 2c03 	add.w	ip, ip, r3, lsl #8
 80026fa:	7b23      	ldrb	r3, [r4, #12]
 80026fc:	eb0c 4c03 	add.w	ip, ip, r3, lsl #16
 8002700:	7b63      	ldrb	r3, [r4, #13]
 8002702:	eb0c 6c03 	add.w	ip, ip, r3, lsl #24
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8002706:	7ca3      	ldrb	r3, [r4, #18]
 8002708:	7ce5      	ldrb	r5, [r4, #19]
 800270a:	eb03 2305 	add.w	r3, r3, r5, lsl #8
 800270e:	7d25      	ldrb	r5, [r4, #20]
 8002710:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 8002714:	f894 e015 	ldrb.w	lr, [r4, #21]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8002718:	7da5      	ldrb	r5, [r4, #22]
 800271a:	7de6      	ldrb	r6, [r4, #23]
 800271c:	eb05 2506 	add.w	r5, r5, r6, lsl #8
 8002720:	7e26      	ldrb	r6, [r4, #24]
 8002722:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 8002726:	7e66      	ldrb	r6, [r4, #25]
 8002728:	eb05 6506 	add.w	r5, r5, r6, lsl #24
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 800272c:	78a6      	ldrb	r6, [r4, #2]
 800272e:	f894 8003 	ldrb.w	r8, [r4, #3]
 8002732:	eb06 2608 	add.w	r6, r6, r8, lsl #8
 8002736:	f894 8004 	ldrb.w	r8, [r4, #4]
 800273a:	eb06 4608 	add.w	r6, r6, r8, lsl #16
 800273e:	f894 8005 	ldrb.w	r8, [r4, #5]
 8002742:	eb06 6608 	add.w	r6, r6, r8, lsl #24
  size = size - index;
 8002746:	eba6 060c 	sub.w	r6, r6, ip
  pbmp = pBmp + index;
 800274a:	4464      	add	r4, ip
  y_pos = ST7735Ctx.Height - Ypos - height;
 800274c:	f8df c100 	ldr.w	ip, [pc, #256]	; 8002850 <ST7735_DrawBitmap+0x16c>
 8002750:	f8dc a004 	ldr.w	sl, [ip, #4]
 8002754:	ebaa 0a02 	sub.w	sl, sl, r2
 8002758:	ebaa 0a05 	sub.w	sl, sl, r5
  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 800275c:	9500      	str	r5, [sp, #0]
 800275e:	eb03 630e 	add.w	r3, r3, lr, lsl #24
 8002762:	4652      	mov	r2, sl
 8002764:	f7ff fb6c 	bl	8001e40 <ST7735_SetDisplayWindow>
 8002768:	2800      	cmp	r0, #0
 800276a:	d162      	bne.n	8002832 <ST7735_DrawBitmap+0x14e>
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800276c:	4b38      	ldr	r3, [pc, #224]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 800276e:	7b1b      	ldrb	r3, [r3, #12]
 8002770:	bb6b      	cbnz	r3, 80027ce <ST7735_DrawBitmap+0xea>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8002772:	4b37      	ldr	r3, [pc, #220]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	4b37      	ldr	r3, [pc, #220]	; (8002854 <ST7735_DrawBitmap+0x170>)
 8002778:	f813 3032 	ldrb.w	r3, [r3, r2, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800277c:	f043 0308 	orr.w	r3, r3, #8
 8002780:	f88d 300b 	strb.w	r3, [sp, #11]
    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8002784:	f107 0820 	add.w	r8, r7, #32
 8002788:	2301      	movs	r3, #1
 800278a:	f10d 020b 	add.w	r2, sp, #11
 800278e:	2136      	movs	r1, #54	; 0x36
 8002790:	4640      	mov	r0, r8
 8002792:	f000 f9e8 	bl	8002b66 <st7735_write_reg>
 8002796:	2800      	cmp	r0, #0
 8002798:	d14e      	bne.n	8002838 <ST7735_DrawBitmap+0x154>
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 800279a:	4652      	mov	r2, sl
 800279c:	4649      	mov	r1, r9
 800279e:	4638      	mov	r0, r7
 80027a0:	f7ff ff24 	bl	80025ec <ST7735_SetCursor>
 80027a4:	2800      	cmp	r0, #0
 80027a6:	d14a      	bne.n	800283e <ST7735_DrawBitmap+0x15a>
  uint32_t counter = 0;
 80027a8:	2500      	movs	r5, #0
        pixel_val[0] = *(pbmp + 1);
 80027aa:	7863      	ldrb	r3, [r4, #1]
 80027ac:	f88d 300c 	strb.w	r3, [sp, #12]
        pixel_val[1] = *(pbmp);
 80027b0:	7823      	ldrb	r3, [r4, #0]
 80027b2:	f88d 300d 	strb.w	r3, [sp, #13]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 80027b6:	2202      	movs	r2, #2
 80027b8:	a903      	add	r1, sp, #12
 80027ba:	4640      	mov	r0, r8
 80027bc:	f000 f9d8 	bl	8002b70 <st7735_send_data>
 80027c0:	4681      	mov	r9, r0
 80027c2:	b950      	cbnz	r0, 80027da <ST7735_DrawBitmap+0xf6>
        counter +=2U;
 80027c4:	3502      	adds	r5, #2
        pbmp += 2;
 80027c6:	3402      	adds	r4, #2
      }while(counter < size);
 80027c8:	42ae      	cmp	r6, r5
 80027ca:	d8ee      	bhi.n	80027aa <ST7735_DrawBitmap+0xc6>
 80027cc:	e007      	b.n	80027de <ST7735_DrawBitmap+0xfa>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 80027ce:	4b20      	ldr	r3, [pc, #128]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 80027d0:	689a      	ldr	r2, [r3, #8]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027d2:	4b20      	ldr	r3, [pc, #128]	; (8002854 <ST7735_DrawBitmap+0x170>)
 80027d4:	f813 3032 	ldrb.w	r3, [r3, r2, lsl #3]
 80027d8:	e7d2      	b.n	8002780 <ST7735_DrawBitmap+0x9c>
          ret = ST7735_ERROR;
 80027da:	f04f 39ff 	mov.w	r9, #4294967295
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027de:	4b1c      	ldr	r3, [pc, #112]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 80027e0:	7b1b      	ldrb	r3, [r3, #12]
 80027e2:	b9fb      	cbnz	r3, 8002824 <ST7735_DrawBitmap+0x140>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80027e4:	4b1a      	ldr	r3, [pc, #104]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	4b1a      	ldr	r3, [pc, #104]	; (8002854 <ST7735_DrawBitmap+0x170>)
 80027ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80027ee:	791b      	ldrb	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027f0:	f043 0308 	orr.w	r3, r3, #8
 80027f4:	f88d 300b 	strb.w	r3, [sp, #11]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80027f8:	2301      	movs	r3, #1
 80027fa:	f10d 020b 	add.w	r2, sp, #11
 80027fe:	2136      	movs	r1, #54	; 0x36
 8002800:	4640      	mov	r0, r8
 8002802:	f000 f9b0 	bl	8002b66 <st7735_write_reg>
 8002806:	b9e8      	cbnz	r0, 8002844 <ST7735_DrawBitmap+0x160>
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 8002808:	4b11      	ldr	r3, [pc, #68]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	9200      	str	r2, [sp, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2200      	movs	r2, #0
 8002812:	4611      	mov	r1, r2
 8002814:	4638      	mov	r0, r7
 8002816:	f7ff fb13 	bl	8001e40 <ST7735_SetDisplayWindow>
 800281a:	b9b0      	cbnz	r0, 800284a <ST7735_DrawBitmap+0x166>
}
 800281c:	4648      	mov	r0, r9
 800281e:	b004      	add	sp, #16
 8002820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002824:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <ST7735_DrawBitmap+0x16c>)
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	4b0a      	ldr	r3, [pc, #40]	; (8002854 <ST7735_DrawBitmap+0x170>)
 800282a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800282e:	791b      	ldrb	r3, [r3, #4]
 8002830:	e7e0      	b.n	80027f4 <ST7735_DrawBitmap+0x110>
    ret = ST7735_ERROR;
 8002832:	f04f 39ff 	mov.w	r9, #4294967295
 8002836:	e7f1      	b.n	800281c <ST7735_DrawBitmap+0x138>
      ret = ST7735_ERROR;
 8002838:	f04f 39ff 	mov.w	r9, #4294967295
 800283c:	e7ee      	b.n	800281c <ST7735_DrawBitmap+0x138>
      ret = ST7735_ERROR;
 800283e:	f04f 39ff 	mov.w	r9, #4294967295
 8002842:	e7eb      	b.n	800281c <ST7735_DrawBitmap+0x138>
        ret = ST7735_ERROR;
 8002844:	f04f 39ff 	mov.w	r9, #4294967295
 8002848:	e7e8      	b.n	800281c <ST7735_DrawBitmap+0x138>
          ret = ST7735_ERROR;
 800284a:	f04f 39ff 	mov.w	r9, #4294967295
  return ret;
 800284e:	e7e5      	b.n	800281c <ST7735_DrawBitmap+0x138>
 8002850:	24000154 	.word	0x24000154
 8002854:	08010d24 	.word	0x08010d24

08002858 <ST7735_FillRGBRect>:
{
 8002858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800285c:	4691      	mov	r9, r2
 800285e:	461c      	mov	r4, r3
 8002860:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8002862:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8002866:	198a      	adds	r2, r1, r6
 8002868:	4b1e      	ldr	r3, [pc, #120]	; (80028e4 <ST7735_FillRGBRect+0x8c>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d830      	bhi.n	80028d2 <ST7735_FillRGBRect+0x7a>
 8002870:	4607      	mov	r7, r0
 8002872:	4688      	mov	r8, r1
 8002874:	eb09 020a 	add.w	r2, r9, sl
 8002878:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <ST7735_FillRGBRect+0x8c>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	429a      	cmp	r2, r3
 800287e:	d82d      	bhi.n	80028dc <ST7735_FillRGBRect+0x84>
    for(j = 0; j < Height; j++)
 8002880:	2500      	movs	r5, #0
  int32_t ret = ST7735_OK;
 8002882:	46ab      	mov	fp, r5
 8002884:	e015      	b.n	80028b2 <ST7735_FillRGBRect+0x5a>
        for(i = 0; i < Width; i++)
 8002886:	2300      	movs	r3, #0
 8002888:	e009      	b.n	800289e <ST7735_FillRGBRect+0x46>
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 800288a:	005a      	lsls	r2, r3, #1
 800288c:	7820      	ldrb	r0, [r4, #0]
 800288e:	4916      	ldr	r1, [pc, #88]	; (80028e8 <ST7735_FillRGBRect+0x90>)
 8002890:	f801 0013 	strb.w	r0, [r1, r3, lsl #1]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 8002894:	3201      	adds	r2, #1
 8002896:	7860      	ldrb	r0, [r4, #1]
 8002898:	5488      	strb	r0, [r1, r2]
          rgb_data +=2;
 800289a:	3402      	adds	r4, #2
        for(i = 0; i < Width; i++)
 800289c:	3301      	adds	r3, #1
 800289e:	42b3      	cmp	r3, r6
 80028a0:	d3f3      	bcc.n	800288a <ST7735_FillRGBRect+0x32>
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 80028a2:	0072      	lsls	r2, r6, #1
 80028a4:	4910      	ldr	r1, [pc, #64]	; (80028e8 <ST7735_FillRGBRect+0x90>)
 80028a6:	f107 0020 	add.w	r0, r7, #32
 80028aa:	f000 f961 	bl	8002b70 <st7735_send_data>
 80028ae:	b968      	cbnz	r0, 80028cc <ST7735_FillRGBRect+0x74>
    for(j = 0; j < Height; j++)
 80028b0:	3501      	adds	r5, #1
 80028b2:	4555      	cmp	r5, sl
 80028b4:	d20f      	bcs.n	80028d6 <ST7735_FillRGBRect+0x7e>
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 80028b6:	eb05 0209 	add.w	r2, r5, r9
 80028ba:	4641      	mov	r1, r8
 80028bc:	4638      	mov	r0, r7
 80028be:	f7ff fe95 	bl	80025ec <ST7735_SetCursor>
 80028c2:	2800      	cmp	r0, #0
 80028c4:	d0df      	beq.n	8002886 <ST7735_FillRGBRect+0x2e>
        ret = ST7735_ERROR;
 80028c6:	f04f 3bff 	mov.w	fp, #4294967295
 80028ca:	e7f1      	b.n	80028b0 <ST7735_FillRGBRect+0x58>
          ret = ST7735_ERROR;
 80028cc:	f04f 3bff 	mov.w	fp, #4294967295
 80028d0:	e7ee      	b.n	80028b0 <ST7735_FillRGBRect+0x58>
    ret = ST7735_ERROR;
 80028d2:	f04f 3bff 	mov.w	fp, #4294967295
}
 80028d6:	4658      	mov	r0, fp
 80028d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ret = ST7735_ERROR;
 80028dc:	f04f 3bff 	mov.w	fp, #4294967295
  return ret;
 80028e0:	e7f9      	b.n	80028d6 <ST7735_FillRGBRect+0x7e>
 80028e2:	bf00      	nop
 80028e4:	24000154 	.word	0x24000154
 80028e8:	240003e4 	.word	0x240003e4

080028ec <ST7735_DrawHLine>:
{
 80028ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ee:	4607      	mov	r7, r0
 80028f0:	461e      	mov	r6, r3
 80028f2:	9d06      	ldr	r5, [sp, #24]
  if((Xpos + Length) > ST7735Ctx.Width)
 80028f4:	18c8      	adds	r0, r1, r3
 80028f6:	4b13      	ldr	r3, [pc, #76]	; (8002944 <ST7735_DrawHLine+0x58>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4298      	cmp	r0, r3
 80028fc:	d818      	bhi.n	8002930 <ST7735_DrawHLine+0x44>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80028fe:	4638      	mov	r0, r7
 8002900:	f7ff fe74 	bl	80025ec <ST7735_SetCursor>
 8002904:	b9b8      	cbnz	r0, 8002936 <ST7735_DrawHLine+0x4a>
    for(i = 0; i < Length; i++)
 8002906:	2200      	movs	r2, #0
 8002908:	e008      	b.n	800291c <ST7735_DrawHLine+0x30>
      pdata[2U*i] = (uint8_t)(Color >> 8);
 800290a:	0051      	lsls	r1, r2, #1
 800290c:	f3c5 2c07 	ubfx	ip, r5, #8, #8
 8002910:	4c0d      	ldr	r4, [pc, #52]	; (8002948 <ST7735_DrawHLine+0x5c>)
 8002912:	f804 c012 	strb.w	ip, [r4, r2, lsl #1]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8002916:	3101      	adds	r1, #1
 8002918:	5465      	strb	r5, [r4, r1]
    for(i = 0; i < Length; i++)
 800291a:	3201      	adds	r2, #1
 800291c:	42b2      	cmp	r2, r6
 800291e:	d3f4      	bcc.n	800290a <ST7735_DrawHLine+0x1e>
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8002920:	0072      	lsls	r2, r6, #1
 8002922:	4909      	ldr	r1, [pc, #36]	; (8002948 <ST7735_DrawHLine+0x5c>)
 8002924:	f107 0020 	add.w	r0, r7, #32
 8002928:	f000 f922 	bl	8002b70 <st7735_send_data>
 800292c:	b930      	cbnz	r0, 800293c <ST7735_DrawHLine+0x50>
}
 800292e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = ST7735_ERROR;
 8002930:	f04f 30ff 	mov.w	r0, #4294967295
 8002934:	e7fb      	b.n	800292e <ST7735_DrawHLine+0x42>
    ret = ST7735_ERROR;
 8002936:	f04f 30ff 	mov.w	r0, #4294967295
 800293a:	e7f8      	b.n	800292e <ST7735_DrawHLine+0x42>
      ret = ST7735_ERROR;
 800293c:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002940:	e7f5      	b.n	800292e <ST7735_DrawHLine+0x42>
 8002942:	bf00      	nop
 8002944:	24000154 	.word	0x24000154
 8002948:	24000164 	.word	0x24000164

0800294c <ST7735_FillRect>:
{
 800294c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002950:	b082      	sub	sp, #8
 8002952:	4680      	mov	r8, r0
 8002954:	460f      	mov	r7, r1
 8002956:	4614      	mov	r4, r2
 8002958:	461e      	mov	r6, r3
 800295a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800295e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  for(i = 0; i < Height; i++)
 8002962:	2500      	movs	r5, #0
 8002964:	e001      	b.n	800296a <ST7735_FillRect+0x1e>
    y_pos++;
 8002966:	3401      	adds	r4, #1
  for(i = 0; i < Height; i++)
 8002968:	3501      	adds	r5, #1
 800296a:	454d      	cmp	r5, r9
 800296c:	d20c      	bcs.n	8002988 <ST7735_FillRect+0x3c>
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 800296e:	f8cd a000 	str.w	sl, [sp]
 8002972:	4633      	mov	r3, r6
 8002974:	4622      	mov	r2, r4
 8002976:	4639      	mov	r1, r7
 8002978:	4640      	mov	r0, r8
 800297a:	f7ff ffb7 	bl	80028ec <ST7735_DrawHLine>
 800297e:	2800      	cmp	r0, #0
 8002980:	d0f1      	beq.n	8002966 <ST7735_FillRect+0x1a>
      ret = ST7735_ERROR;
 8002982:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002986:	e000      	b.n	800298a <ST7735_FillRect+0x3e>
  int32_t ret = ST7735_OK;
 8002988:	2000      	movs	r0, #0
}
 800298a:	b002      	add	sp, #8
 800298c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002990 <ST7735_SetPixel>:
{
 8002990:	b510      	push	{r4, lr}
 8002992:	b082      	sub	sp, #8
  color = (uint16_t)((uint16_t)Color << 8);
 8002994:	fa1f fc83 	uxth.w	ip, r3
 8002998:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 800299c:	fa1f fc8c 	uxth.w	ip, ip
 80029a0:	f8ad c006 	strh.w	ip, [sp, #6]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 80029a4:	f3c3 230f 	ubfx	r3, r3, #8, #16
 80029a8:	ea4c 0c03 	orr.w	ip, ip, r3
 80029ac:	f8ad c006 	strh.w	ip, [sp, #6]
  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 80029b0:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <ST7735_SetPixel+0x64>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	428b      	cmp	r3, r1
 80029b6:	d911      	bls.n	80029dc <ST7735_SetPixel+0x4c>
 80029b8:	4604      	mov	r4, r0
 80029ba:	4b0e      	ldr	r3, [pc, #56]	; (80029f4 <ST7735_SetPixel+0x64>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	4293      	cmp	r3, r2
 80029c0:	d90f      	bls.n	80029e2 <ST7735_SetPixel+0x52>
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 80029c2:	f7ff fe13 	bl	80025ec <ST7735_SetCursor>
 80029c6:	b978      	cbnz	r0, 80029e8 <ST7735_SetPixel+0x58>
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 80029c8:	2202      	movs	r2, #2
 80029ca:	f10d 0106 	add.w	r1, sp, #6
 80029ce:	f104 0020 	add.w	r0, r4, #32
 80029d2:	f000 f8cd 	bl	8002b70 <st7735_send_data>
 80029d6:	b950      	cbnz	r0, 80029ee <ST7735_SetPixel+0x5e>
}
 80029d8:	b002      	add	sp, #8
 80029da:	bd10      	pop	{r4, pc}
    ret = ST7735_ERROR;
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295
 80029e0:	e7fa      	b.n	80029d8 <ST7735_SetPixel+0x48>
 80029e2:	f04f 30ff 	mov.w	r0, #4294967295
 80029e6:	e7f7      	b.n	80029d8 <ST7735_SetPixel+0x48>
    ret = ST7735_ERROR;
 80029e8:	f04f 30ff 	mov.w	r0, #4294967295
 80029ec:	e7f4      	b.n	80029d8 <ST7735_SetPixel+0x48>
      ret = ST7735_ERROR;
 80029ee:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80029f2:	e7f1      	b.n	80029d8 <ST7735_SetPixel+0x48>
 80029f4:	24000154 	.word	0x24000154

080029f8 <ST7735_DrawVLine>:
{
 80029f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029fc:	4616      	mov	r6, r2
 80029fe:	461d      	mov	r5, r3
 8002a00:	f8dd 9020 	ldr.w	r9, [sp, #32]
  if((Ypos + Length) > ST7735Ctx.Height)
 8002a04:	441a      	add	r2, r3
 8002a06:	4b0d      	ldr	r3, [pc, #52]	; (8002a3c <ST7735_DrawVLine+0x44>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d810      	bhi.n	8002a30 <ST7735_DrawVLine+0x38>
 8002a0e:	4607      	mov	r7, r0
 8002a10:	4688      	mov	r8, r1
    for(counter = 0; counter < Length; counter++)
 8002a12:	2400      	movs	r4, #0
 8002a14:	42ac      	cmp	r4, r5
 8002a16:	d208      	bcs.n	8002a2a <ST7735_DrawVLine+0x32>
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 8002a18:	464b      	mov	r3, r9
 8002a1a:	19a2      	adds	r2, r4, r6
 8002a1c:	4641      	mov	r1, r8
 8002a1e:	4638      	mov	r0, r7
 8002a20:	f7ff ffb6 	bl	8002990 <ST7735_SetPixel>
 8002a24:	b938      	cbnz	r0, 8002a36 <ST7735_DrawVLine+0x3e>
    for(counter = 0; counter < Length; counter++)
 8002a26:	3401      	adds	r4, #1
 8002a28:	e7f4      	b.n	8002a14 <ST7735_DrawVLine+0x1c>
  int32_t ret = ST7735_OK;
 8002a2a:	2000      	movs	r0, #0
}
 8002a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ret = ST7735_ERROR;
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295
 8002a34:	e7fa      	b.n	8002a2c <ST7735_DrawVLine+0x34>
        ret = ST7735_ERROR;
 8002a36:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002a3a:	e7f7      	b.n	8002a2c <ST7735_DrawVLine+0x34>
 8002a3c:	24000154 	.word	0x24000154

08002a40 <ST7735_ReadID>:
{
 8002a40:	b530      	push	{r4, r5, lr}
 8002a42:	b083      	sub	sp, #12
 8002a44:	460d      	mov	r5, r1
  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 8002a46:	f100 0420 	add.w	r4, r0, #32
 8002a4a:	aa01      	add	r2, sp, #4
 8002a4c:	21da      	movs	r1, #218	; 0xda
 8002a4e:	4620      	mov	r0, r4
 8002a50:	f000 f884 	bl	8002b5c <st7735_read_reg>
 8002a54:	b9d0      	cbnz	r0, 8002a8c <ST7735_ReadID+0x4c>
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8002a56:	f10d 0205 	add.w	r2, sp, #5
 8002a5a:	21db      	movs	r1, #219	; 0xdb
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f000 f87d 	bl	8002b5c <st7735_read_reg>
 8002a62:	b9b0      	cbnz	r0, 8002a92 <ST7735_ReadID+0x52>
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8002a64:	f10d 0206 	add.w	r2, sp, #6
 8002a68:	21dc      	movs	r1, #220	; 0xdc
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	f000 f876 	bl	8002b5c <st7735_read_reg>
 8002a70:	b990      	cbnz	r0, 8002a98 <ST7735_ReadID+0x58>
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8002a72:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002a76:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8002a7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002a7e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8002a82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002a86:	602b      	str	r3, [r5, #0]
}
 8002a88:	b003      	add	sp, #12
 8002a8a:	bd30      	pop	{r4, r5, pc}
    ret = ST7735_ERROR;
 8002a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a90:	e7fa      	b.n	8002a88 <ST7735_ReadID+0x48>
    ret = ST7735_ERROR;
 8002a92:	f04f 30ff 	mov.w	r0, #4294967295
 8002a96:	e7f7      	b.n	8002a88 <ST7735_ReadID+0x48>
    ret = ST7735_ERROR;
 8002a98:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002a9c:	e7f4      	b.n	8002a88 <ST7735_ReadID+0x48>

08002a9e <ST7735_GetPixel>:
{
 8002a9e:	b570      	push	{r4, r5, r6, lr}
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	4605      	mov	r5, r0
 8002aa4:	461e      	mov	r6, r3
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8002aa6:	f7ff fda1 	bl	80025ec <ST7735_SetCursor>
 8002aaa:	4604      	mov	r4, r0
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8002aac:	3520      	adds	r5, #32
 8002aae:	f10d 0205 	add.w	r2, sp, #5
 8002ab2:	212e      	movs	r1, #46	; 0x2e
 8002ab4:	4628      	mov	r0, r5
 8002ab6:	f000 f851 	bl	8002b5c <st7735_read_reg>
 8002aba:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8002abc:	2201      	movs	r2, #1
 8002abe:	f10d 0105 	add.w	r1, sp, #5
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	f000 f859 	bl	8002b7a <st7735_recv_data>
 8002ac8:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8002aca:	2201      	movs	r2, #1
 8002acc:	f10d 0107 	add.w	r1, sp, #7
 8002ad0:	4628      	mov	r0, r5
 8002ad2:	f000 f852 	bl	8002b7a <st7735_recv_data>
 8002ad6:	4404      	add	r4, r0
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f10d 0106 	add.w	r1, sp, #6
 8002ade:	4628      	mov	r0, r5
 8002ae0:	f000 f84b 	bl	8002b7a <st7735_recv_data>
  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8002ae4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002ae8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8002aec:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002af0:	6033      	str	r3, [r6, #0]
  if(ret != ST7735_OK)
 8002af2:	1820      	adds	r0, r4, r0
 8002af4:	d101      	bne.n	8002afa <ST7735_GetPixel+0x5c>
}
 8002af6:	b002      	add	sp, #8
 8002af8:	bd70      	pop	{r4, r5, r6, pc}
    ret = ST7735_ERROR;
 8002afa:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002afe:	e7fa      	b.n	8002af6 <ST7735_GetPixel+0x58>

08002b00 <ST7735_RegisterBusIO>:
  if(pObj == NULL)
 8002b00:	b1e8      	cbz	r0, 8002b3e <ST7735_RegisterBusIO+0x3e>
{
 8002b02:	b508      	push	{r3, lr}
 8002b04:	4603      	mov	r3, r0
    pObj->IO.Init      = pIO->Init;
 8002b06:	680a      	ldr	r2, [r1, #0]
 8002b08:	6002      	str	r2, [r0, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002b0a:	6848      	ldr	r0, [r1, #4]
 8002b0c:	6058      	str	r0, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8002b0e:	8908      	ldrh	r0, [r1, #8]
 8002b10:	8118      	strh	r0, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002b12:	68c8      	ldr	r0, [r1, #12]
 8002b14:	60d8      	str	r0, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002b16:	6908      	ldr	r0, [r1, #16]
 8002b18:	6118      	str	r0, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8002b1a:	6948      	ldr	r0, [r1, #20]
 8002b1c:	6158      	str	r0, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 8002b1e:	6988      	ldr	r0, [r1, #24]
 8002b20:	6198      	str	r0, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 8002b22:	69c9      	ldr	r1, [r1, #28]
 8002b24:	61d9      	str	r1, [r3, #28]
    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8002b26:	4909      	ldr	r1, [pc, #36]	; (8002b4c <ST7735_RegisterBusIO+0x4c>)
 8002b28:	6259      	str	r1, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 8002b2a:	4909      	ldr	r1, [pc, #36]	; (8002b50 <ST7735_RegisterBusIO+0x50>)
 8002b2c:	6219      	str	r1, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 8002b2e:	4909      	ldr	r1, [pc, #36]	; (8002b54 <ST7735_RegisterBusIO+0x54>)
 8002b30:	6299      	str	r1, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 8002b32:	4909      	ldr	r1, [pc, #36]	; (8002b58 <ST7735_RegisterBusIO+0x58>)
 8002b34:	62d9      	str	r1, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 8002b36:	631b      	str	r3, [r3, #48]	; 0x30
    if(pObj->IO.Init != NULL)
 8002b38:	b122      	cbz	r2, 8002b44 <ST7735_RegisterBusIO+0x44>
      ret = pObj->IO.Init();
 8002b3a:	4790      	blx	r2
}
 8002b3c:	bd08      	pop	{r3, pc}
    ret = ST7735_ERROR;
 8002b3e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002b42:	4770      	bx	lr
      ret = ST7735_ERROR;
 8002b44:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8002b48:	e7f8      	b.n	8002b3c <ST7735_RegisterBusIO+0x3c>
 8002b4a:	bf00      	nop
 8002b4c:	08001cb5 	.word	0x08001cb5
 8002b50:	08001cc3 	.word	0x08001cc3
 8002b54:	08001cd3 	.word	0x08001cd3
 8002b58:	08001ce1 	.word	0x08001ce1

08002b5c <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8002b5c:	b508      	push	{r3, lr}
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8002b5e:	6843      	ldr	r3, [r0, #4]
 8002b60:	6900      	ldr	r0, [r0, #16]
 8002b62:	4798      	blx	r3
}
 8002b64:	bd08      	pop	{r3, pc}

08002b66 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8002b66:	b510      	push	{r4, lr}
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002b68:	6804      	ldr	r4, [r0, #0]
 8002b6a:	6900      	ldr	r0, [r0, #16]
 8002b6c:	47a0      	blx	r4
}
 8002b6e:	bd10      	pop	{r4, pc}

08002b70 <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002b70:	b508      	push	{r3, lr}
  return ctx->SendData(ctx->handle, pdata, length);
 8002b72:	6883      	ldr	r3, [r0, #8]
 8002b74:	6900      	ldr	r0, [r0, #16]
 8002b76:	4798      	blx	r3
}
 8002b78:	bd08      	pop	{r3, pc}

08002b7a <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002b7a:	b508      	push	{r3, lr}
  return ctx->RecvData(ctx->handle, pdata, length);
 8002b7c:	68c3      	ldr	r3, [r0, #12]
 8002b7e:	6900      	ldr	r0, [r0, #16]
 8002b80:	4798      	blx	r3
}
 8002b82:	bd08      	pop	{r3, pc}

08002b84 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8002b84:	b508      	push	{r3, lr}
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8002b86:	480b      	ldr	r0, [pc, #44]	; (8002bb4 <MX_DCMI_Init+0x30>)
 8002b88:	4b0b      	ldr	r3, [pc, #44]	; (8002bb8 <MX_DCMI_Init+0x34>)
 8002b8a:	6003      	str	r3, [r0, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	6043      	str	r3, [r0, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8002b90:	2220      	movs	r2, #32
 8002b92:	6082      	str	r2, [r0, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8002b94:	60c3      	str	r3, [r0, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8002b96:	6103      	str	r3, [r0, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8002b98:	6143      	str	r3, [r0, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8002b9a:	6183      	str	r3, [r0, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8002b9c:	6203      	str	r3, [r0, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8002b9e:	6243      	str	r3, [r0, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8002ba0:	6283      	str	r3, [r0, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8002ba2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8002ba4:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8002ba6:	f000 fe85 	bl	80038b4 <HAL_DCMI_Init>
 8002baa:	b900      	cbnz	r0, 8002bae <MX_DCMI_Init+0x2a>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8002bac:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002bae:	f000 fa4f 	bl	8003050 <Error_Handler>
}
 8002bb2:	e7fb      	b.n	8002bac <MX_DCMI_Init+0x28>
 8002bb4:	24000664 	.word	0x24000664
 8002bb8:	48020000 	.word	0x48020000

08002bbc <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8002bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bbe:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	9307      	str	r3, [sp, #28]
 8002bc4:	9308      	str	r3, [sp, #32]
 8002bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8002bc8:	930a      	str	r3, [sp, #40]	; 0x28
 8002bca:	930b      	str	r3, [sp, #44]	; 0x2c
  if(dcmiHandle->Instance==DCMI)
 8002bcc:	6802      	ldr	r2, [r0, #0]
 8002bce:	4b54      	ldr	r3, [pc, #336]	; (8002d20 <HAL_DCMI_MspInit+0x164>)
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d001      	beq.n	8002bd8 <HAL_DCMI_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8002bd4:	b00d      	add	sp, #52	; 0x34
 8002bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bd8:	4604      	mov	r4, r0
    __HAL_RCC_DCMI_CLK_ENABLE();
 8002bda:	4b52      	ldr	r3, [pc, #328]	; (8002d24 <HAL_DCMI_MspInit+0x168>)
 8002bdc:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002be0:	f042 0201 	orr.w	r2, r2, #1
 8002be4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8002be8:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002bec:	f002 0201 	and.w	r2, r2, #1
 8002bf0:	9201      	str	r2, [sp, #4]
 8002bf2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bf4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002bf8:	f042 0210 	orr.w	r2, r2, #16
 8002bfc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c00:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c04:	f002 0210 	and.w	r2, r2, #16
 8002c08:	9202      	str	r2, [sp, #8]
 8002c0a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c0c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c10:	f042 0201 	orr.w	r2, r2, #1
 8002c14:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c18:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c1c:	f002 0201 	and.w	r2, r2, #1
 8002c20:	9203      	str	r2, [sp, #12]
 8002c22:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c24:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c28:	f042 0204 	orr.w	r2, r2, #4
 8002c2c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c30:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c34:	f002 0204 	and.w	r2, r2, #4
 8002c38:	9204      	str	r2, [sp, #16]
 8002c3a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c3c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c40:	f042 0208 	orr.w	r2, r2, #8
 8002c44:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c48:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c4c:	f002 0208 	and.w	r2, r2, #8
 8002c50:	9205      	str	r2, [sp, #20]
 8002c52:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c54:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c58:	f042 0202 	orr.w	r2, r2, #2
 8002c5c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c64:	f003 0302 	and.w	r3, r3, #2
 8002c68:	9306      	str	r3, [sp, #24]
 8002c6a:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8002c6c:	2373      	movs	r3, #115	; 0x73
 8002c6e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c70:	2702      	movs	r7, #2
 8002c72:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c74:	260d      	movs	r6, #13
 8002c76:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c78:	a907      	add	r1, sp, #28
 8002c7a:	482b      	ldr	r0, [pc, #172]	; (8002d28 <HAL_DCMI_MspInit+0x16c>)
 8002c7c:	f002 fbb4 	bl	80053e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002c80:	2350      	movs	r3, #80	; 0x50
 8002c82:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2500      	movs	r5, #0
 8002c88:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8a:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c8c:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8e:	a907      	add	r1, sp, #28
 8002c90:	4826      	ldr	r0, [pc, #152]	; (8002d2c <HAL_DCMI_MspInit+0x170>)
 8002c92:	f002 fba9 	bl	80053e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c96:	23c0      	movs	r3, #192	; 0xc0
 8002c98:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9a:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9e:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002ca0:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ca2:	a907      	add	r1, sp, #28
 8002ca4:	4822      	ldr	r0, [pc, #136]	; (8002d30 <HAL_DCMI_MspInit+0x174>)
 8002ca6:	f002 fb9f 	bl	80053e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002caa:	2308      	movs	r3, #8
 8002cac:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cae:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb0:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb2:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002cb4:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cb6:	a907      	add	r1, sp, #28
 8002cb8:	481e      	ldr	r0, [pc, #120]	; (8002d34 <HAL_DCMI_MspInit+0x178>)
 8002cba:	f002 fb95 	bl	80053e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc2:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc4:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002cc8:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cca:	a907      	add	r1, sp, #28
 8002ccc:	481a      	ldr	r0, [pc, #104]	; (8002d38 <HAL_DCMI_MspInit+0x17c>)
 8002cce:	f002 fb8b 	bl	80053e8 <HAL_GPIO_Init>
    hdma_dcmi.Instance = DMA1_Stream0;
 8002cd2:	481a      	ldr	r0, [pc, #104]	; (8002d3c <HAL_DCMI_MspInit+0x180>)
 8002cd4:	4b1a      	ldr	r3, [pc, #104]	; (8002d40 <HAL_DCMI_MspInit+0x184>)
 8002cd6:	6003      	str	r3, [r0, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8002cd8:	234b      	movs	r3, #75	; 0x4b
 8002cda:	6043      	str	r3, [r0, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cdc:	6085      	str	r5, [r0, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cde:	60c5      	str	r5, [r0, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8002ce0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ce4:	6103      	str	r3, [r0, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ce6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cea:	6143      	str	r3, [r0, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002cec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002cf0:	6183      	str	r3, [r0, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8002cf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cf6:	61c3      	str	r3, [r0, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 8002cf8:	6205      	str	r5, [r0, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cfa:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8002cfc:	f001 f91e 	bl	8003f3c <HAL_DMA_Init>
 8002d00:	b958      	cbnz	r0, 8002d1a <HAL_DCMI_MspInit+0x15e>
    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 8002d02:	4b0e      	ldr	r3, [pc, #56]	; (8002d3c <HAL_DCMI_MspInit+0x180>)
 8002d04:	64a3      	str	r3, [r4, #72]	; 0x48
 8002d06:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 8002d08:	2200      	movs	r2, #0
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	204e      	movs	r0, #78	; 0x4e
 8002d0e:	f000 fd29 	bl	8003764 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8002d12:	204e      	movs	r0, #78	; 0x4e
 8002d14:	f000 fd5c 	bl	80037d0 <HAL_NVIC_EnableIRQ>
}
 8002d18:	e75c      	b.n	8002bd4 <HAL_DCMI_MspInit+0x18>
      Error_Handler();
 8002d1a:	f000 f999 	bl	8003050 <Error_Handler>
 8002d1e:	e7f0      	b.n	8002d02 <HAL_DCMI_MspInit+0x146>
 8002d20:	48020000 	.word	0x48020000
 8002d24:	58024400 	.word	0x58024400
 8002d28:	58021000 	.word	0x58021000
 8002d2c:	58020000 	.word	0x58020000
 8002d30:	58020800 	.word	0x58020800
 8002d34:	58020c00 	.word	0x58020c00
 8002d38:	58020400 	.word	0x58020400
 8002d3c:	240006b4 	.word	0x240006b4
 8002d40:	40020010 	.word	0x40020010

08002d44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002d44:	b500      	push	{lr}
 8002d46:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d48:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <MX_DMA_Init+0x34>)
 8002d4a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002d4e:	f042 0201 	orr.w	r2, r2, #1
 8002d52:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8002d56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002d62:	2200      	movs	r2, #0
 8002d64:	4611      	mov	r1, r2
 8002d66:	200b      	movs	r0, #11
 8002d68:	f000 fcfc 	bl	8003764 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002d6c:	200b      	movs	r0, #11
 8002d6e:	f000 fd2f 	bl	80037d0 <HAL_NVIC_EnableIRQ>

}
 8002d72:	b003      	add	sp, #12
 8002d74:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d78:	58024400 	.word	0x58024400

08002d7c <MX_GPIO_Init>:
     PA8   ------> RCC_MCO_1
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8002d7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d80:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d82:	2400      	movs	r4, #0
 8002d84:	9407      	str	r4, [sp, #28]
 8002d86:	9408      	str	r4, [sp, #32]
 8002d88:	9409      	str	r4, [sp, #36]	; 0x24
 8002d8a:	940a      	str	r4, [sp, #40]	; 0x28
 8002d8c:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d8e:	4b5b      	ldr	r3, [pc, #364]	; (8002efc <MX_GPIO_Init+0x180>)
 8002d90:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002d94:	f042 0210 	orr.w	r2, r2, #16
 8002d98:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002d9c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002da0:	f002 0210 	and.w	r2, r2, #16
 8002da4:	9201      	str	r2, [sp, #4]
 8002da6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002da8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002dac:	f042 0204 	orr.w	r2, r2, #4
 8002db0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002db4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002db8:	f002 0204 	and.w	r2, r2, #4
 8002dbc:	9202      	str	r2, [sp, #8]
 8002dbe:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dc0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002dc4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002dc8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002dcc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002dd0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002dd4:	9203      	str	r2, [sp, #12]
 8002dd6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002ddc:	f042 0201 	orr.w	r2, r2, #1
 8002de0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002de4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002de8:	f002 0201 	and.w	r2, r2, #1
 8002dec:	9204      	str	r2, [sp, #16]
 8002dee:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002df4:	f042 0202 	orr.w	r2, r2, #2
 8002df8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002dfc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002e00:	f002 0202 	and.w	r2, r2, #2
 8002e04:	9205      	str	r2, [sp, #20]
 8002e06:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e08:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002e0c:	f042 0208 	orr.w	r2, r2, #8
 8002e10:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e18:	f003 0308 	and.w	r3, r3, #8
 8002e1c:	9306      	str	r3, [sp, #24]
 8002e1e:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 8002e20:	4e37      	ldr	r6, [pc, #220]	; (8002f00 <MX_GPIO_Init+0x184>)
 8002e22:	4622      	mov	r2, r4
 8002e24:	2108      	movs	r1, #8
 8002e26:	4630      	mov	r0, r6
 8002e28:	f002 fbee 	bl	8005608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 8002e32:	4630      	mov	r0, r6
 8002e34:	f002 fbe8 	bl	8005608 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE7 PE8 PE9
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002e38:	f248 3384 	movw	r3, #33668	; 0x8384
 8002e3c:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e3e:	2503      	movs	r5, #3
 8002e40:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e44:	a907      	add	r1, sp, #28
 8002e46:	4630      	mov	r0, r6
 8002e48:	f002 face 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e50:	f04f 0901 	mov.w	r9, #1
 8002e54:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e58:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 8002e5c:	a907      	add	r1, sp, #28
 8002e5e:	4630      	mov	r0, r6
 8002e60:	f002 fac2 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8002e64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e68:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e6a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e6c:	2702      	movs	r7, #2
 8002e6e:	9709      	str	r7, [sp, #36]	; 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8002e70:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8002f0c <MX_GPIO_Init+0x190>
 8002e74:	a907      	add	r1, sp, #28
 8002e76:	4640      	mov	r0, r8
 8002e78:	f002 fab6 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002e7c:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8002e80:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e82:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e84:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e86:	a907      	add	r1, sp, #28
 8002e88:	4640      	mov	r0, r8
 8002e8a:	f002 faad 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA5 PA7 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002e8e:	f649 63af 	movw	r3, #40623	; 0x9eaf
 8002e92:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e94:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e96:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e98:	f5a8 6800 	sub.w	r8, r8, #2048	; 0x800
 8002e9c:	a907      	add	r1, sp, #28
 8002e9e:	4640      	mov	r0, r8
 8002ea0:	f002 faa2 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8002ea4:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 8002ea8:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eaa:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eae:	a907      	add	r1, sp, #28
 8002eb0:	4814      	ldr	r0, [pc, #80]	; (8002f04 <MX_GPIO_Init+0x188>)
 8002eb2:	f002 fa99 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 8002eb6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002eba:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ebc:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec2:	950a      	str	r5, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ec4:	a907      	add	r1, sp, #28
 8002ec6:	4630      	mov	r0, r6
 8002ec8:	f002 fa8e 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002ecc:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8002ed0:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ed2:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed4:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed6:	a907      	add	r1, sp, #28
 8002ed8:	480b      	ldr	r0, [pc, #44]	; (8002f08 <MX_GPIO_Init+0x18c>)
 8002eda:	f002 fa85 	bl	80053e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ede:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ee2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ee8:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002eea:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eec:	a907      	add	r1, sp, #28
 8002eee:	4640      	mov	r0, r8
 8002ef0:	f002 fa7a 	bl	80053e8 <HAL_GPIO_Init>

}
 8002ef4:	b00d      	add	sp, #52	; 0x34
 8002ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002efa:	bf00      	nop
 8002efc:	58024400 	.word	0x58024400
 8002f00:	58021000 	.word	0x58021000
 8002f04:	58020400 	.word	0x58020400
 8002f08:	58020c00 	.word	0x58020c00
 8002f0c:	58020800 	.word	0x58020800

08002f10 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002f10:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f12:	4814      	ldr	r0, [pc, #80]	; (8002f64 <MX_I2C1_Init+0x54>)
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <MX_I2C1_Init+0x58>)
 8002f16:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x40604E73;
 8002f18:	f503 03bf 	add.w	r3, r3, #6258688	; 0x5f8000
 8002f1c:	f503 43f4 	add.w	r3, r3, #31232	; 0x7a00
 8002f20:	3373      	adds	r3, #115	; 0x73
 8002f22:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f28:	2201      	movs	r2, #1
 8002f2a:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f2c:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f2e:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f30:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f32:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f34:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f36:	f002 fd93 	bl	8005a60 <HAL_I2C_Init>
 8002f3a:	b950      	cbnz	r0, 8002f52 <MX_I2C1_Init+0x42>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	4809      	ldr	r0, [pc, #36]	; (8002f64 <MX_I2C1_Init+0x54>)
 8002f40:	f003 f916 	bl	8006170 <HAL_I2CEx_ConfigAnalogFilter>
 8002f44:	b940      	cbnz	r0, 8002f58 <MX_I2C1_Init+0x48>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f46:	2100      	movs	r1, #0
 8002f48:	4806      	ldr	r0, [pc, #24]	; (8002f64 <MX_I2C1_Init+0x54>)
 8002f4a:	f003 f93f 	bl	80061cc <HAL_I2CEx_ConfigDigitalFilter>
 8002f4e:	b930      	cbnz	r0, 8002f5e <MX_I2C1_Init+0x4e>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f50:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002f52:	f000 f87d 	bl	8003050 <Error_Handler>
 8002f56:	e7f1      	b.n	8002f3c <MX_I2C1_Init+0x2c>
    Error_Handler();
 8002f58:	f000 f87a 	bl	8003050 <Error_Handler>
 8002f5c:	e7f3      	b.n	8002f46 <MX_I2C1_Init+0x36>
    Error_Handler();
 8002f5e:	f000 f877 	bl	8003050 <Error_Handler>
}
 8002f62:	e7f5      	b.n	8002f50 <MX_I2C1_Init+0x40>
 8002f64:	2400072c 	.word	0x2400072c
 8002f68:	40005400 	.word	0x40005400

08002f6c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002f6c:	b510      	push	{r4, lr}
 8002f6e:	b0b8      	sub	sp, #224	; 0xe0
 8002f70:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f72:	2100      	movs	r1, #0
 8002f74:	9133      	str	r1, [sp, #204]	; 0xcc
 8002f76:	9134      	str	r1, [sp, #208]	; 0xd0
 8002f78:	9135      	str	r1, [sp, #212]	; 0xd4
 8002f7a:	9136      	str	r1, [sp, #216]	; 0xd8
 8002f7c:	9137      	str	r1, [sp, #220]	; 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f7e:	22c0      	movs	r2, #192	; 0xc0
 8002f80:	a802      	add	r0, sp, #8
 8002f82:	f005 fe97 	bl	8008cb4 <memset>
  if(i2cHandle->Instance==I2C1)
 8002f86:	6822      	ldr	r2, [r4, #0]
 8002f88:	4b1c      	ldr	r3, [pc, #112]	; (8002ffc <HAL_I2C_MspInit+0x90>)
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d001      	beq.n	8002f92 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002f8e:	b038      	add	sp, #224	; 0xe0
 8002f90:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002f92:	2208      	movs	r2, #8
 8002f94:	2300      	movs	r3, #0
 8002f96:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f9a:	a802      	add	r0, sp, #8
 8002f9c:	f004 f868 	bl	8007070 <HAL_RCCEx_PeriphCLKConfig>
 8002fa0:	bb40      	cbnz	r0, 8002ff4 <HAL_I2C_MspInit+0x88>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa2:	4c17      	ldr	r4, [pc, #92]	; (8003000 <HAL_I2C_MspInit+0x94>)
 8002fa4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002fa8:	f043 0302 	orr.w	r3, r3, #2
 8002fac:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8002fb0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	9300      	str	r3, [sp, #0]
 8002fba:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002fbc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002fc0:	9333      	str	r3, [sp, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fc2:	2312      	movs	r3, #18
 8002fc4:	9334      	str	r3, [sp, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	9335      	str	r3, [sp, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	9336      	str	r3, [sp, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fce:	2304      	movs	r3, #4
 8002fd0:	9337      	str	r3, [sp, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd2:	a933      	add	r1, sp, #204	; 0xcc
 8002fd4:	480b      	ldr	r0, [pc, #44]	; (8003004 <HAL_I2C_MspInit+0x98>)
 8002fd6:	f002 fa07 	bl	80053e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fda:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8002fde:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002fe2:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 8002fe6:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8002fea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fee:	9301      	str	r3, [sp, #4]
 8002ff0:	9b01      	ldr	r3, [sp, #4]
}
 8002ff2:	e7cc      	b.n	8002f8e <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8002ff4:	f000 f82c 	bl	8003050 <Error_Handler>
 8002ff8:	e7d3      	b.n	8002fa2 <HAL_I2C_MspInit+0x36>
 8002ffa:	bf00      	nop
 8002ffc:	40005400 	.word	0x40005400
 8003000:	58024400 	.word	0x58024400
 8003004:	58020400 	.word	0x58020400

08003008 <HAL_DCMI_FrameEventCallback>:
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLL1QCLK, RCC_MCODIV_10);
}

/* USER CODE BEGIN 4 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003008:	b508      	push	{r3, lr}
	static uint32_t count = 0, tick = 0;

	if(HAL_GetTick() - tick >= 1000)
 800300a:	f000 fb71 	bl	80036f0 <HAL_GetTick>
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <HAL_DCMI_FrameEventCallback+0x38>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	1ac0      	subs	r0, r0, r3
 8003014:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003018:	d207      	bcs.n	800302a <HAL_DCMI_FrameEventCallback+0x22>
	{
		tick = HAL_GetTick();
		Camera_FPS = count;
		count = 0;
	}
	count ++;
 800301a:	4a0a      	ldr	r2, [pc, #40]	; (8003044 <HAL_DCMI_FrameEventCallback+0x3c>)
 800301c:	6813      	ldr	r3, [r2, #0]
 800301e:	3301      	adds	r3, #1
 8003020:	6013      	str	r3, [r2, #0]

  DCMI_FrameIsReady = 1;
 8003022:	4b09      	ldr	r3, [pc, #36]	; (8003048 <HAL_DCMI_FrameEventCallback+0x40>)
 8003024:	2201      	movs	r2, #1
 8003026:	601a      	str	r2, [r3, #0]
}
 8003028:	bd08      	pop	{r3, pc}
		tick = HAL_GetTick();
 800302a:	f000 fb61 	bl	80036f0 <HAL_GetTick>
 800302e:	4b04      	ldr	r3, [pc, #16]	; (8003040 <HAL_DCMI_FrameEventCallback+0x38>)
 8003030:	6018      	str	r0, [r3, #0]
		Camera_FPS = count;
 8003032:	4b04      	ldr	r3, [pc, #16]	; (8003044 <HAL_DCMI_FrameEventCallback+0x3c>)
 8003034:	6819      	ldr	r1, [r3, #0]
 8003036:	4a05      	ldr	r2, [pc, #20]	; (800304c <HAL_DCMI_FrameEventCallback+0x44>)
 8003038:	6011      	str	r1, [r2, #0]
		count = 0;
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	e7ec      	b.n	800301a <HAL_DCMI_FrameEventCallback+0x12>
 8003040:	24009d8c 	.word	0x24009d8c
 8003044:	24000788 	.word	0x24000788
 8003048:	24000784 	.word	0x24000784
 800304c:	24000780 	.word	0x24000780

08003050 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003050:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003052:	e7fe      	b.n	8003052 <Error_Handler+0x2>

08003054 <SystemClock_Config>:
{
 8003054:	b500      	push	{lr}
 8003056:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003058:	224c      	movs	r2, #76	; 0x4c
 800305a:	2100      	movs	r1, #0
 800305c:	a809      	add	r0, sp, #36	; 0x24
 800305e:	f005 fe29 	bl	8008cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003062:	2220      	movs	r2, #32
 8003064:	2100      	movs	r1, #0
 8003066:	a801      	add	r0, sp, #4
 8003068:	f005 fe24 	bl	8008cb4 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800306c:	2002      	movs	r0, #2
 800306e:	f003 f8d9 	bl	8006224 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003072:	2300      	movs	r3, #0
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	4b27      	ldr	r3, [pc, #156]	; (8003114 <SystemClock_Config+0xc0>)
 8003078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800307a:	f022 0201 	bic.w	r2, r2, #1
 800307e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	4b23      	ldr	r3, [pc, #140]	; (8003118 <SystemClock_Config+0xc4>)
 800308a:	699a      	ldr	r2, [r3, #24]
 800308c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003090:	619a      	str	r2, [r3, #24]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800309c:	4b1e      	ldr	r3, [pc, #120]	; (8003118 <SystemClock_Config+0xc4>)
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80030a4:	d0fa      	beq.n	800309c <SystemClock_Config+0x48>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030a6:	2301      	movs	r3, #1
 80030a8:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030ae:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030b0:	2302      	movs	r3, #2
 80030b2:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030b4:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80030b6:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 80030b8:	2220      	movs	r2, #32
 80030ba:	9215      	str	r2, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80030bc:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80030be:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80030c0:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80030c2:	230c      	movs	r3, #12
 80030c4:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80030c6:	2300      	movs	r3, #0
 80030c8:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80030ca:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030cc:	a809      	add	r0, sp, #36	; 0x24
 80030ce:	f003 f8d3 	bl	8006278 <HAL_RCC_OscConfig>
 80030d2:	b9d0      	cbnz	r0, 800310a <SystemClock_Config+0xb6>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030d4:	233f      	movs	r3, #63	; 0x3f
 80030d6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030d8:	2303      	movs	r3, #3
 80030da:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80030dc:	2300      	movs	r3, #0
 80030de:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80030e0:	2208      	movs	r2, #8
 80030e2:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80030e4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80030e6:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80030e8:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80030ea:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80030ec:	2101      	movs	r1, #1
 80030ee:	a801      	add	r0, sp, #4
 80030f0:	f003 fd68 	bl	8006bc4 <HAL_RCC_ClockConfig>
 80030f4:	b958      	cbnz	r0, 800310e <SystemClock_Config+0xba>
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLL1QCLK, RCC_MCODIV_10);
 80030f6:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
 80030fa:	f44f 0140 	mov.w	r1, #12582912	; 0xc00000
 80030fe:	2000      	movs	r0, #0
 8003100:	f003 fc14 	bl	800692c <HAL_RCC_MCOConfig>
}
 8003104:	b01d      	add	sp, #116	; 0x74
 8003106:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800310a:	f7ff ffa1 	bl	8003050 <Error_Handler>
    Error_Handler();
 800310e:	f7ff ff9f 	bl	8003050 <Error_Handler>
 8003112:	bf00      	nop
 8003114:	58000400 	.word	0x58000400
 8003118:	58024800 	.word	0x58024800

0800311c <main>:
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b088      	sub	sp, #32
  HAL_Init();
 8003120:	f000 faac 	bl	800367c <HAL_Init>
  SystemClock_Config();
 8003124:	f7ff ff96 	bl	8003054 <SystemClock_Config>
  MX_GPIO_Init();
 8003128:	f7ff fe28 	bl	8002d7c <MX_GPIO_Init>
  MX_DMA_Init();
 800312c:	f7ff fe0a 	bl	8002d44 <MX_DMA_Init>
  MX_DCMI_Init();
 8003130:	f7ff fd28 	bl	8002b84 <MX_DCMI_Init>
  MX_I2C1_Init();
 8003134:	f7ff feec 	bl	8002f10 <MX_I2C1_Init>
  MX_SPI4_Init();
 8003138:	f000 f862 	bl	8003200 <MX_SPI4_Init>
  MX_TIM1_Init();
 800313c:	f000 f9e6 	bl	800350c <MX_TIM1_Init>
  LCD_Test();
 8003140:	f7fe fd1c 	bl	8001b7c <LCD_Test>
  sprintf((char *)&text, "Camera Not Found");
 8003144:	ad03      	add	r5, sp, #12
 8003146:	462c      	mov	r4, r5
 8003148:	4e22      	ldr	r6, [pc, #136]	; (80031d4 <main+0xb8>)
 800314a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800314c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800314e:	6833      	ldr	r3, [r6, #0]
 8003150:	7023      	strb	r3, [r4, #0]
  LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, text);
 8003152:	4e21      	ldr	r6, [pc, #132]	; (80031d8 <main+0xbc>)
 8003154:	9501      	str	r5, [sp, #4]
 8003156:	2510      	movs	r5, #16
 8003158:	9500      	str	r5, [sp, #0]
 800315a:	462b      	mov	r3, r5
 800315c:	8832      	ldrh	r2, [r6, #0]
 800315e:	213a      	movs	r1, #58	; 0x3a
 8003160:	2000      	movs	r0, #0
 8003162:	f7fe fcdd 	bl	8001b20 <LCD_ShowString>
	Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA);
 8003166:	2109      	movs	r1, #9
 8003168:	481c      	ldr	r0, [pc, #112]	; (80031dc <main+0xc0>)
 800316a:	f7fd f9b1 	bl	80004d0 <Camera_Init_Device>
	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 58, ST7735Ctx.Width, 16, BLACK);
 800316e:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <main+0xc4>)
 8003170:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8003172:	2400      	movs	r4, #0
 8003174:	9401      	str	r4, [sp, #4]
 8003176:	9500      	str	r5, [sp, #0]
 8003178:	6833      	ldr	r3, [r6, #0]
 800317a:	223a      	movs	r2, #58	; 0x3a
 800317c:	4621      	mov	r1, r4
 800317e:	4819      	ldr	r0, [pc, #100]	; (80031e4 <main+0xc8>)
 8003180:	47b8      	blx	r7
	  HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)&pic, FrameWidth*FrameHeight*2/4);//FrameWidth * FrameHeight * 2 / 4);
 8003182:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003186:	4a18      	ldr	r2, [pc, #96]	; (80031e8 <main+0xcc>)
 8003188:	4621      	mov	r1, r4
 800318a:	4818      	ldr	r0, [pc, #96]	; (80031ec <main+0xd0>)
 800318c:	f000 fbe2 	bl	8003954 <HAL_DCMI_Start_DMA>
	  if (DCMI_FrameIsReady)
 8003190:	4b17      	ldr	r3, [pc, #92]	; (80031f0 <main+0xd4>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0fb      	beq.n	8003190 <main+0x74>
	        DCMI_FrameIsReady = 0;
 8003198:	2100      	movs	r1, #0
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <main+0xd4>)
 800319c:	6019      	str	r1, [r3, #0]
			ST7735_FillRGBRect(&st7735_pObj,0,0,(uint8_t *)&pic[20][0], 160, 80	); //
 800319e:	2350      	movs	r3, #80	; 0x50
 80031a0:	9301      	str	r3, [sp, #4]
 80031a2:	23a0      	movs	r3, #160	; 0xa0
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	4b13      	ldr	r3, [pc, #76]	; (80031f4 <main+0xd8>)
 80031a8:	460a      	mov	r2, r1
 80031aa:	480e      	ldr	r0, [pc, #56]	; (80031e4 <main+0xc8>)
 80031ac:	f7ff fb54 	bl	8002858 <ST7735_FillRGBRect>
			sprintf((char *)&text,"%dFPS",Camera_FPS);
 80031b0:	ac03      	add	r4, sp, #12
 80031b2:	4b11      	ldr	r3, [pc, #68]	; (80031f8 <main+0xdc>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4911      	ldr	r1, [pc, #68]	; (80031fc <main+0xe0>)
 80031b8:	4620      	mov	r0, r4
 80031ba:	f005 fd5b 	bl	8008c74 <siprintf>
			LCD_ShowString(5,5,60,16,12,text);
 80031be:	9401      	str	r4, [sp, #4]
 80031c0:	230c      	movs	r3, #12
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	2310      	movs	r3, #16
 80031c6:	223c      	movs	r2, #60	; 0x3c
 80031c8:	2105      	movs	r1, #5
 80031ca:	4608      	mov	r0, r1
 80031cc:	f7fe fca8 	bl	8001b20 <LCD_ShowString>
 80031d0:	e7de      	b.n	8003190 <main+0x74>
 80031d2:	bf00      	nop
 80031d4:	08010d44 	.word	0x08010d44
 80031d8:	24000154 	.word	0x24000154
 80031dc:	2400072c 	.word	0x2400072c
 80031e0:	24000028 	.word	0x24000028
 80031e4:	24000118 	.word	0x24000118
 80031e8:	2400078c 	.word	0x2400078c
 80031ec:	24000664 	.word	0x24000664
 80031f0:	24000784 	.word	0x24000784
 80031f4:	2400208c 	.word	0x2400208c
 80031f8:	24000780 	.word	0x24000780
 80031fc:	08010d58 	.word	0x08010d58

08003200 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003200:	b508      	push	{r3, lr}
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003202:	4815      	ldr	r0, [pc, #84]	; (8003258 <MX_SPI4_Init+0x58>)
 8003204:	4b15      	ldr	r3, [pc, #84]	; (800325c <MX_SPI4_Init+0x5c>)
 8003206:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003208:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800320c:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 800320e:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 8003212:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003214:	2307      	movs	r3, #7
 8003216:	60c3      	str	r3, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003218:	2300      	movs	r3, #0
 800321a:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800321c:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800321e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003222:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003224:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003228:	61c2      	str	r2, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800322a:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800322c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800322e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8003230:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003232:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003236:	6342      	str	r2, [r0, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003238:	6383      	str	r3, [r0, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800323a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800323c:	6403      	str	r3, [r0, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800323e:	6443      	str	r3, [r0, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003240:	6483      	str	r3, [r0, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003242:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003244:	6503      	str	r3, [r0, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003246:	6543      	str	r3, [r0, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003248:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800324a:	f004 fceb 	bl	8007c24 <HAL_SPI_Init>
 800324e:	b900      	cbnz	r0, 8003252 <MX_SPI4_Init+0x52>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003250:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003252:	f7ff fefd 	bl	8003050 <Error_Handler>
}
 8003256:	e7fb      	b.n	8003250 <MX_SPI4_Init+0x50>
 8003258:	24009d90 	.word	0x24009d90
 800325c:	40013400 	.word	0x40013400

08003260 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003260:	b510      	push	{r4, lr}
 8003262:	b0b8      	sub	sp, #224	; 0xe0
 8003264:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003266:	2100      	movs	r1, #0
 8003268:	9133      	str	r1, [sp, #204]	; 0xcc
 800326a:	9134      	str	r1, [sp, #208]	; 0xd0
 800326c:	9135      	str	r1, [sp, #212]	; 0xd4
 800326e:	9136      	str	r1, [sp, #216]	; 0xd8
 8003270:	9137      	str	r1, [sp, #220]	; 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003272:	22c0      	movs	r2, #192	; 0xc0
 8003274:	a802      	add	r0, sp, #8
 8003276:	f005 fd1d 	bl	8008cb4 <memset>
  if(spiHandle->Instance==SPI4)
 800327a:	6822      	ldr	r2, [r4, #0]
 800327c:	4b1c      	ldr	r3, [pc, #112]	; (80032f0 <HAL_SPI_MspInit+0x90>)
 800327e:	429a      	cmp	r2, r3
 8003280:	d001      	beq.n	8003286 <HAL_SPI_MspInit+0x26>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003282:	b038      	add	sp, #224	; 0xe0
 8003284:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003286:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800328a:	2300      	movs	r3, #0
 800328c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003290:	a802      	add	r0, sp, #8
 8003292:	f003 feed 	bl	8007070 <HAL_RCCEx_PeriphCLKConfig>
 8003296:	bb38      	cbnz	r0, 80032e8 <HAL_SPI_MspInit+0x88>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003298:	4b16      	ldr	r3, [pc, #88]	; (80032f4 <HAL_SPI_MspInit+0x94>)
 800329a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800329e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032a2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80032a6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80032aa:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80032ae:	9200      	str	r2, [sp, #0]
 80032b0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80032b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80032b6:	f042 0210 	orr.w	r2, r2, #16
 80032ba:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80032be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032c2:	f003 0310 	and.w	r3, r3, #16
 80032c6:	9301      	str	r3, [sp, #4]
 80032c8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80032ca:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80032ce:	9333      	str	r3, [sp, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d0:	2302      	movs	r3, #2
 80032d2:	9334      	str	r3, [sp, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d4:	2200      	movs	r2, #0
 80032d6:	9235      	str	r2, [sp, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032d8:	9336      	str	r3, [sp, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80032da:	2305      	movs	r3, #5
 80032dc:	9337      	str	r3, [sp, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80032de:	a933      	add	r1, sp, #204	; 0xcc
 80032e0:	4805      	ldr	r0, [pc, #20]	; (80032f8 <HAL_SPI_MspInit+0x98>)
 80032e2:	f002 f881 	bl	80053e8 <HAL_GPIO_Init>
}
 80032e6:	e7cc      	b.n	8003282 <HAL_SPI_MspInit+0x22>
      Error_Handler();
 80032e8:	f7ff feb2 	bl	8003050 <Error_Handler>
 80032ec:	e7d4      	b.n	8003298 <HAL_SPI_MspInit+0x38>
 80032ee:	bf00      	nop
 80032f0:	40013400 	.word	0x40013400
 80032f4:	58024400 	.word	0x58024400
 80032f8:	58021000 	.word	0x58021000

080032fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032fc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032fe:	4b07      	ldr	r3, [pc, #28]	; (800331c <HAL_MspInit+0x20>)
 8003300:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003304:	f042 0202 	orr.w	r2, r2, #2
 8003308:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800330c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	9301      	str	r3, [sp, #4]
 8003316:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003318:	b002      	add	sp, #8
 800331a:	4770      	bx	lr
 800331c:	58024400 	.word	0x58024400

08003320 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003320:	e7fe      	b.n	8003320 <NMI_Handler>

08003322 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003322:	e7fe      	b.n	8003322 <HardFault_Handler>

08003324 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003324:	e7fe      	b.n	8003324 <MemManage_Handler>

08003326 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003326:	e7fe      	b.n	8003326 <BusFault_Handler>

08003328 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003328:	e7fe      	b.n	8003328 <UsageFault_Handler>

0800332a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800332a:	4770      	bx	lr

0800332c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800332c:	4770      	bx	lr

0800332e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800332e:	4770      	bx	lr

08003330 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003330:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003332:	f000 f9d1 	bl	80036d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003336:	bd08      	pop	{r3, pc}

08003338 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003338:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 800333a:	4802      	ldr	r0, [pc, #8]	; (8003344 <DMA1_Stream0_IRQHandler+0xc>)
 800333c:	f001 fa54 	bl	80047e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003340:	bd08      	pop	{r3, pc}
 8003342:	bf00      	nop
 8003344:	240006b4 	.word	0x240006b4

08003348 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8003348:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 800334a:	4802      	ldr	r0, [pc, #8]	; (8003354 <DCMI_IRQHandler+0xc>)
 800334c:	f000 fb8c 	bl	8003a68 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8003350:	bd08      	pop	{r3, pc}
 8003352:	bf00      	nop
 8003354:	24000664 	.word	0x24000664

08003358 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003358:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800335a:	4802      	ldr	r0, [pc, #8]	; (8003364 <TIM16_IRQHandler+0xc>)
 800335c:	f005 f8f8 	bl	8008550 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003360:	bd08      	pop	{r3, pc}
 8003362:	bf00      	nop
 8003364:	24009e68 	.word	0x24009e68

08003368 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003368:	b510      	push	{r4, lr}
 800336a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800336c:	4a0c      	ldr	r2, [pc, #48]	; (80033a0 <_sbrk+0x38>)
 800336e:	490d      	ldr	r1, [pc, #52]	; (80033a4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003370:	480d      	ldr	r0, [pc, #52]	; (80033a8 <_sbrk+0x40>)
 8003372:	6800      	ldr	r0, [r0, #0]
 8003374:	b140      	cbz	r0, 8003388 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003376:	480c      	ldr	r0, [pc, #48]	; (80033a8 <_sbrk+0x40>)
 8003378:	6800      	ldr	r0, [r0, #0]
 800337a:	4403      	add	r3, r0
 800337c:	1a52      	subs	r2, r2, r1
 800337e:	4293      	cmp	r3, r2
 8003380:	d806      	bhi.n	8003390 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003382:	4a09      	ldr	r2, [pc, #36]	; (80033a8 <_sbrk+0x40>)
 8003384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8003386:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003388:	4807      	ldr	r0, [pc, #28]	; (80033a8 <_sbrk+0x40>)
 800338a:	4c08      	ldr	r4, [pc, #32]	; (80033ac <_sbrk+0x44>)
 800338c:	6004      	str	r4, [r0, #0]
 800338e:	e7f2      	b.n	8003376 <_sbrk+0xe>
    errno = ENOMEM;
 8003390:	f005 fc98 	bl	8008cc4 <__errno>
 8003394:	230c      	movs	r3, #12
 8003396:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003398:	f04f 30ff 	mov.w	r0, #4294967295
 800339c:	e7f3      	b.n	8003386 <_sbrk+0x1e>
 800339e:	bf00      	nop
 80033a0:	24080000 	.word	0x24080000
 80033a4:	00000400 	.word	0x00000400
 80033a8:	24009e18 	.word	0x24009e18
 80033ac:	2400a000 	.word	0x2400a000

080033b0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033b0:	4a27      	ldr	r2, [pc, #156]	; (8003450 <SystemInit+0xa0>)
 80033b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80033b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033be:	4b25      	ldr	r3, [pc, #148]	; (8003454 <SystemInit+0xa4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	2b06      	cmp	r3, #6
 80033c8:	d806      	bhi.n	80033d8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033ca:	4a22      	ldr	r2, [pc, #136]	; (8003454 <SystemInit+0xa4>)
 80033cc:	6813      	ldr	r3, [r2, #0]
 80033ce:	f023 030f 	bic.w	r3, r3, #15
 80033d2:	f043 0307 	orr.w	r3, r3, #7
 80033d6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80033d8:	4b1f      	ldr	r3, [pc, #124]	; (8003458 <SystemInit+0xa8>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	f042 0201 	orr.w	r2, r2, #1
 80033e0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80033e2:	2200      	movs	r2, #0
 80033e4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80033e6:	6819      	ldr	r1, [r3, #0]
 80033e8:	4a1c      	ldr	r2, [pc, #112]	; (800345c <SystemInit+0xac>)
 80033ea:	400a      	ands	r2, r1
 80033ec:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033ee:	4b19      	ldr	r3, [pc, #100]	; (8003454 <SystemInit+0xa4>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f013 0f08 	tst.w	r3, #8
 80033f6:	d006      	beq.n	8003406 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033f8:	4a16      	ldr	r2, [pc, #88]	; (8003454 <SystemInit+0xa4>)
 80033fa:	6813      	ldr	r3, [r2, #0]
 80033fc:	f023 030f 	bic.w	r3, r3, #15
 8003400:	f043 0307 	orr.w	r3, r3, #7
 8003404:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003406:	4b14      	ldr	r3, [pc, #80]	; (8003458 <SystemInit+0xa8>)
 8003408:	2200      	movs	r2, #0
 800340a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800340c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800340e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003410:	4913      	ldr	r1, [pc, #76]	; (8003460 <SystemInit+0xb0>)
 8003412:	6299      	str	r1, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003414:	4913      	ldr	r1, [pc, #76]	; (8003464 <SystemInit+0xb4>)
 8003416:	62d9      	str	r1, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003418:	4913      	ldr	r1, [pc, #76]	; (8003468 <SystemInit+0xb8>)
 800341a:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800341c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800341e:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003420:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003422:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003424:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003426:	6819      	ldr	r1, [r3, #0]
 8003428:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800342c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800342e:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003430:	4b0e      	ldr	r3, [pc, #56]	; (800346c <SystemInit+0xbc>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	4b0e      	ldr	r3, [pc, #56]	; (8003470 <SystemInit+0xc0>)
 8003436:	4013      	ands	r3, r2
 8003438:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800343c:	d203      	bcs.n	8003446 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800343e:	4b0d      	ldr	r3, [pc, #52]	; (8003474 <SystemInit+0xc4>)
 8003440:	2201      	movs	r2, #1
 8003442:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003446:	4b0c      	ldr	r3, [pc, #48]	; (8003478 <SystemInit+0xc8>)
 8003448:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800344c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800344e:	4770      	bx	lr
 8003450:	e000ed00 	.word	0xe000ed00
 8003454:	52002000 	.word	0x52002000
 8003458:	58024400 	.word	0x58024400
 800345c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003460:	02020200 	.word	0x02020200
 8003464:	01ff0000 	.word	0x01ff0000
 8003468:	01010280 	.word	0x01010280
 800346c:	5c001000 	.word	0x5c001000
 8003470:	ffff0000 	.word	0xffff0000
 8003474:	51008000 	.word	0x51008000
 8003478:	52004000 	.word	0x52004000

0800347c <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 800347c:	6802      	ldr	r2, [r0, #0]
 800347e:	4b0a      	ldr	r3, [pc, #40]	; (80034a8 <HAL_TIM_PWM_MspInit+0x2c>)
 8003480:	429a      	cmp	r2, r3
 8003482:	d000      	beq.n	8003486 <HAL_TIM_PWM_MspInit+0xa>
 8003484:	4770      	bx	lr
{
 8003486:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003488:	4b08      	ldr	r3, [pc, #32]	; (80034ac <HAL_TIM_PWM_MspInit+0x30>)
 800348a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8003496:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	9301      	str	r3, [sp, #4]
 80034a0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80034a2:	b002      	add	sp, #8
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	40010000 	.word	0x40010000
 80034ac:	58024400 	.word	0x58024400

080034b0 <HAL_TIM_MspPostInit>:

  /* USER CODE END TIM16_MspInit 1 */
  }
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034b0:	b500      	push	{lr}
 80034b2:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	2300      	movs	r3, #0
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	9302      	str	r3, [sp, #8]
 80034ba:	9303      	str	r3, [sp, #12]
 80034bc:	9304      	str	r3, [sp, #16]
 80034be:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM1)
 80034c0:	6802      	ldr	r2, [r0, #0]
 80034c2:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_TIM_MspPostInit+0x50>)
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d002      	beq.n	80034ce <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80034c8:	b007      	add	sp, #28
 80034ca:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034ce:	4b0d      	ldr	r3, [pc, #52]	; (8003504 <HAL_TIM_MspPostInit+0x54>)
 80034d0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80034d4:	f042 0210 	orr.w	r2, r2, #16
 80034d8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80034dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80034e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034ec:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ee:	2302      	movs	r3, #2
 80034f0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034f2:	2301      	movs	r3, #1
 80034f4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034f6:	a901      	add	r1, sp, #4
 80034f8:	4803      	ldr	r0, [pc, #12]	; (8003508 <HAL_TIM_MspPostInit+0x58>)
 80034fa:	f001 ff75 	bl	80053e8 <HAL_GPIO_Init>
}
 80034fe:	e7e3      	b.n	80034c8 <HAL_TIM_MspPostInit+0x18>
 8003500:	40010000 	.word	0x40010000
 8003504:	58024400 	.word	0x58024400
 8003508:	58021000 	.word	0x58021000

0800350c <MX_TIM1_Init>:
{
 800350c:	b510      	push	{r4, lr}
 800350e:	b096      	sub	sp, #88	; 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003510:	2400      	movs	r4, #0
 8003512:	9413      	str	r4, [sp, #76]	; 0x4c
 8003514:	9414      	str	r4, [sp, #80]	; 0x50
 8003516:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003518:	940c      	str	r4, [sp, #48]	; 0x30
 800351a:	940d      	str	r4, [sp, #52]	; 0x34
 800351c:	940e      	str	r4, [sp, #56]	; 0x38
 800351e:	940f      	str	r4, [sp, #60]	; 0x3c
 8003520:	9410      	str	r4, [sp, #64]	; 0x40
 8003522:	9411      	str	r4, [sp, #68]	; 0x44
 8003524:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003526:	222c      	movs	r2, #44	; 0x2c
 8003528:	4621      	mov	r1, r4
 800352a:	a801      	add	r0, sp, #4
 800352c:	f005 fbc2 	bl	8008cb4 <memset>
  htim1.Instance = TIM1;
 8003530:	4827      	ldr	r0, [pc, #156]	; (80035d0 <MX_TIM1_Init+0xc4>)
 8003532:	4b28      	ldr	r3, [pc, #160]	; (80035d4 <MX_TIM1_Init+0xc8>)
 8003534:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 12-1;
 8003536:	230b      	movs	r3, #11
 8003538:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800353a:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 1000-1;
 800353c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003540:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003542:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8003544:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003546:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003548:	f005 f952 	bl	80087f0 <HAL_TIM_PWM_Init>
 800354c:	2800      	cmp	r0, #0
 800354e:	d133      	bne.n	80035b8 <MX_TIM1_Init+0xac>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003550:	2300      	movs	r3, #0
 8003552:	9313      	str	r3, [sp, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003554:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003556:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003558:	a913      	add	r1, sp, #76	; 0x4c
 800355a:	481d      	ldr	r0, [pc, #116]	; (80035d0 <MX_TIM1_Init+0xc4>)
 800355c:	f005 faee 	bl	8008b3c <HAL_TIMEx_MasterConfigSynchronization>
 8003560:	2800      	cmp	r0, #0
 8003562:	d12c      	bne.n	80035be <MX_TIM1_Init+0xb2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003564:	2360      	movs	r3, #96	; 0x60
 8003566:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8003568:	2300      	movs	r3, #0
 800356a:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800356c:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800356e:	2208      	movs	r2, #8
 8003570:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003572:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003574:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003576:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003578:	2204      	movs	r2, #4
 800357a:	a90c      	add	r1, sp, #48	; 0x30
 800357c:	4814      	ldr	r0, [pc, #80]	; (80035d0 <MX_TIM1_Init+0xc4>)
 800357e:	f005 f9b1 	bl	80088e4 <HAL_TIM_PWM_ConfigChannel>
 8003582:	b9f8      	cbnz	r0, 80035c4 <MX_TIM1_Init+0xb8>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003584:	2300      	movs	r3, #0
 8003586:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003588:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800358a:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800358c:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800358e:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003590:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003594:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003596:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003598:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800359a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800359e:	9209      	str	r2, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80035a0:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80035a2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80035a4:	a901      	add	r1, sp, #4
 80035a6:	480a      	ldr	r0, [pc, #40]	; (80035d0 <MX_TIM1_Init+0xc4>)
 80035a8:	f005 fb18 	bl	8008bdc <HAL_TIMEx_ConfigBreakDeadTime>
 80035ac:	b968      	cbnz	r0, 80035ca <MX_TIM1_Init+0xbe>
  HAL_TIM_MspPostInit(&htim1);
 80035ae:	4808      	ldr	r0, [pc, #32]	; (80035d0 <MX_TIM1_Init+0xc4>)
 80035b0:	f7ff ff7e 	bl	80034b0 <HAL_TIM_MspPostInit>
}
 80035b4:	b016      	add	sp, #88	; 0x58
 80035b6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80035b8:	f7ff fd4a 	bl	8003050 <Error_Handler>
 80035bc:	e7c8      	b.n	8003550 <MX_TIM1_Init+0x44>
    Error_Handler();
 80035be:	f7ff fd47 	bl	8003050 <Error_Handler>
 80035c2:	e7cf      	b.n	8003564 <MX_TIM1_Init+0x58>
    Error_Handler();
 80035c4:	f7ff fd44 	bl	8003050 <Error_Handler>
 80035c8:	e7dc      	b.n	8003584 <MX_TIM1_Init+0x78>
    Error_Handler();
 80035ca:	f7ff fd41 	bl	8003050 <Error_Handler>
 80035ce:	e7ee      	b.n	80035ae <MX_TIM1_Init+0xa2>
 80035d0:	24009e1c 	.word	0x24009e1c
 80035d4:	40010000 	.word	0x40010000

080035d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80035d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003610 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80035dc:	f7ff fee8 	bl	80033b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035e0:	480c      	ldr	r0, [pc, #48]	; (8003614 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035e2:	490d      	ldr	r1, [pc, #52]	; (8003618 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035e4:	4a0d      	ldr	r2, [pc, #52]	; (800361c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035e8:	e002      	b.n	80035f0 <LoopCopyDataInit>

080035ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ee:	3304      	adds	r3, #4

080035f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035f4:	d3f9      	bcc.n	80035ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035f6:	4a0a      	ldr	r2, [pc, #40]	; (8003620 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035f8:	4c0a      	ldr	r4, [pc, #40]	; (8003624 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035fc:	e001      	b.n	8003602 <LoopFillZerobss>

080035fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003600:	3204      	adds	r2, #4

08003602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003604:	d3fb      	bcc.n	80035fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003606:	f005 fb63 	bl	8008cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800360a:	f7ff fd87 	bl	800311c <main>
  bx  lr
 800360e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003610:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003614:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003618:	240000d4 	.word	0x240000d4
  ldr r2, =_sidata
 800361c:	08010db4 	.word	0x08010db4
  ldr r2, =_sbss
 8003620:	240000d4 	.word	0x240000d4
  ldr r4, =_ebss
 8003624:	2400a000 	.word	0x2400a000

08003628 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003628:	e7fe      	b.n	8003628 <ADC3_IRQHandler>
	...

0800362c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800362c:	4b10      	ldr	r3, [pc, #64]	; (8003670 <HAL_InitTick+0x44>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b90b      	cbnz	r3, 8003636 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003632:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003634:	4770      	bx	lr
{
 8003636:	b510      	push	{r4, lr}
 8003638:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800363a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800363e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003642:	4a0c      	ldr	r2, [pc, #48]	; (8003674 <HAL_InitTick+0x48>)
 8003644:	6810      	ldr	r0, [r2, #0]
 8003646:	fbb0 f0f3 	udiv	r0, r0, r3
 800364a:	f000 f8cf 	bl	80037ec <HAL_SYSTICK_Config>
 800364e:	b968      	cbnz	r0, 800366c <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003650:	2c0f      	cmp	r4, #15
 8003652:	d901      	bls.n	8003658 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003654:	2001      	movs	r0, #1
 8003656:	e00a      	b.n	800366e <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003658:	2200      	movs	r2, #0
 800365a:	4621      	mov	r1, r4
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f000 f880 	bl	8003764 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003664:	4b04      	ldr	r3, [pc, #16]	; (8003678 <HAL_InitTick+0x4c>)
 8003666:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8003668:	2000      	movs	r0, #0
 800366a:	e000      	b.n	800366e <HAL_InitTick+0x42>
      return HAL_ERROR;
 800366c:	2001      	movs	r0, #1
}
 800366e:	bd10      	pop	{r4, pc}
 8003670:	2400007c 	.word	0x2400007c
 8003674:	24000074 	.word	0x24000074
 8003678:	24000080 	.word	0x24000080

0800367c <HAL_Init>:
{
 800367c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800367e:	2003      	movs	r0, #3
 8003680:	f000 f85e 	bl	8003740 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003684:	f003 f9a4 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 8003688:	490f      	ldr	r1, [pc, #60]	; (80036c8 <HAL_Init+0x4c>)
 800368a:	698b      	ldr	r3, [r1, #24]
 800368c:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003690:	4a0e      	ldr	r2, [pc, #56]	; (80036cc <HAL_Init+0x50>)
 8003692:	5cd3      	ldrb	r3, [r2, r3]
 8003694:	f003 031f 	and.w	r3, r3, #31
 8003698:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800369a:	698b      	ldr	r3, [r1, #24]
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	5cd3      	ldrb	r3, [r2, r3]
 80036a2:	f003 031f 	and.w	r3, r3, #31
 80036a6:	fa20 f303 	lsr.w	r3, r0, r3
 80036aa:	4a09      	ldr	r2, [pc, #36]	; (80036d0 <HAL_Init+0x54>)
 80036ac:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80036ae:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <HAL_Init+0x58>)
 80036b0:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036b2:	2000      	movs	r0, #0
 80036b4:	f7ff ffba 	bl	800362c <HAL_InitTick>
 80036b8:	b110      	cbz	r0, 80036c0 <HAL_Init+0x44>
    return HAL_ERROR;
 80036ba:	2401      	movs	r4, #1
}
 80036bc:	4620      	mov	r0, r4
 80036be:	bd10      	pop	{r4, pc}
 80036c0:	4604      	mov	r4, r0
  HAL_MspInit();
 80036c2:	f7ff fe1b 	bl	80032fc <HAL_MspInit>
  return HAL_OK;
 80036c6:	e7f9      	b.n	80036bc <HAL_Init+0x40>
 80036c8:	58024400 	.word	0x58024400
 80036cc:	08010d60 	.word	0x08010d60
 80036d0:	24000078 	.word	0x24000078
 80036d4:	24000074 	.word	0x24000074

080036d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80036d8:	4b03      	ldr	r3, [pc, #12]	; (80036e8 <HAL_IncTick+0x10>)
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	4a03      	ldr	r2, [pc, #12]	; (80036ec <HAL_IncTick+0x14>)
 80036de:	6811      	ldr	r1, [r2, #0]
 80036e0:	440b      	add	r3, r1
 80036e2:	6013      	str	r3, [r2, #0]
}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	2400007c 	.word	0x2400007c
 80036ec:	24009eb4 	.word	0x24009eb4

080036f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80036f0:	4b01      	ldr	r3, [pc, #4]	; (80036f8 <HAL_GetTick+0x8>)
 80036f2:	6818      	ldr	r0, [r3, #0]
}
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	24009eb4 	.word	0x24009eb4

080036fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036fc:	b538      	push	{r3, r4, r5, lr}
 80036fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003700:	f7ff fff6 	bl	80036f0 <HAL_GetTick>
 8003704:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003706:	f1b4 3fff 	cmp.w	r4, #4294967295
 800370a:	d002      	beq.n	8003712 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800370c:	4b04      	ldr	r3, [pc, #16]	; (8003720 <HAL_Delay+0x24>)
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003712:	f7ff ffed 	bl	80036f0 <HAL_GetTick>
 8003716:	1b40      	subs	r0, r0, r5
 8003718:	42a0      	cmp	r0, r4
 800371a:	d3fa      	bcc.n	8003712 <HAL_Delay+0x16>
  {
  }
}
 800371c:	bd38      	pop	{r3, r4, r5, pc}
 800371e:	bf00      	nop
 8003720:	2400007c 	.word	0x2400007c

08003724 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003724:	4b01      	ldr	r3, [pc, #4]	; (800372c <HAL_GetREVID+0x8>)
 8003726:	6818      	ldr	r0, [r3, #0]
}
 8003728:	0c00      	lsrs	r0, r0, #16
 800372a:	4770      	bx	lr
 800372c:	5c001000 	.word	0x5c001000

08003730 <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003730:	4b02      	ldr	r3, [pc, #8]	; (800373c <HAL_GetDEVID+0xc>)
 8003732:	6818      	ldr	r0, [r3, #0]
}
 8003734:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	5c001000 	.word	0x5c001000

08003740 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003740:	4906      	ldr	r1, [pc, #24]	; (800375c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8003742:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003744:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003748:	041b      	lsls	r3, r3, #16
 800374a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800374c:	0200      	lsls	r0, r0, #8
 800374e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003752:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003754:	4a02      	ldr	r2, [pc, #8]	; (8003760 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003756:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8003758:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800375a:	4770      	bx	lr
 800375c:	e000ed00 	.word	0xe000ed00
 8003760:	05fa0000 	.word	0x05fa0000

08003764 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003764:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003766:	4b17      	ldr	r3, [pc, #92]	; (80037c4 <HAL_NVIC_SetPriority+0x60>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800376e:	f1c3 0c07 	rsb	ip, r3, #7
 8003772:	f1bc 0f04 	cmp.w	ip, #4
 8003776:	bf28      	it	cs
 8003778:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800377c:	f103 0e04 	add.w	lr, r3, #4
 8003780:	f1be 0f06 	cmp.w	lr, #6
 8003784:	d914      	bls.n	80037b0 <HAL_NVIC_SetPriority+0x4c>
 8003786:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003788:	f04f 3eff 	mov.w	lr, #4294967295
 800378c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003790:	ea21 010c 	bic.w	r1, r1, ip
 8003794:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003796:	fa0e fe03 	lsl.w	lr, lr, r3
 800379a:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800379e:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 80037a0:	2800      	cmp	r0, #0
 80037a2:	db07      	blt.n	80037b4 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a4:	0112      	lsls	r2, r2, #4
 80037a6:	b2d2      	uxtb	r2, r2
 80037a8:	4b07      	ldr	r3, [pc, #28]	; (80037c8 <HAL_NVIC_SetPriority+0x64>)
 80037aa:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80037ac:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037b0:	2300      	movs	r3, #0
 80037b2:	e7e9      	b.n	8003788 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b4:	f000 000f 	and.w	r0, r0, #15
 80037b8:	0112      	lsls	r2, r2, #4
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	4b03      	ldr	r3, [pc, #12]	; (80037cc <HAL_NVIC_SetPriority+0x68>)
 80037be:	541a      	strb	r2, [r3, r0]
 80037c0:	e7f4      	b.n	80037ac <HAL_NVIC_SetPriority+0x48>
 80037c2:	bf00      	nop
 80037c4:	e000ed00 	.word	0xe000ed00
 80037c8:	e000e400 	.word	0xe000e400
 80037cc:	e000ed14 	.word	0xe000ed14

080037d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80037d0:	2800      	cmp	r0, #0
 80037d2:	db07      	blt.n	80037e4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037d4:	f000 021f 	and.w	r2, r0, #31
 80037d8:	0940      	lsrs	r0, r0, #5
 80037da:	2301      	movs	r3, #1
 80037dc:	4093      	lsls	r3, r2
 80037de:	4a02      	ldr	r2, [pc, #8]	; (80037e8 <HAL_NVIC_EnableIRQ+0x18>)
 80037e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	e000e100 	.word	0xe000e100

080037ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037ec:	3801      	subs	r0, #1
 80037ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80037f2:	d20b      	bcs.n	800380c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037f4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80037f8:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fa:	4a05      	ldr	r2, [pc, #20]	; (8003810 <HAL_SYSTICK_Config+0x24>)
 80037fc:	21f0      	movs	r1, #240	; 0xf0
 80037fe:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003802:	2000      	movs	r0, #0
 8003804:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003806:	2207      	movs	r2, #7
 8003808:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800380a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800380c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800380e:	4770      	bx	lr
 8003810:	e000ed00 	.word	0xe000ed00

08003814 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003814:	b510      	push	{r4, lr}
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003816:	6b84      	ldr	r4, [r0, #56]	; 0x38

  if (hdcmi->XferCount != 0U)
 8003818:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800381a:	b343      	cbz	r3, 800386e <DCMI_DMAXferCplt+0x5a>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 800381c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800381e:	6802      	ldr	r2, [r0, #0]
 8003820:	6813      	ldr	r3, [r2, #0]
 8003822:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8003826:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003828:	f011 0f01 	tst.w	r1, #1
 800382c:	d100      	bne.n	8003830 <DCMI_DMAXferCplt+0x1c>
 800382e:	b943      	cbnz	r3, 8003842 <DCMI_DMAXferCplt+0x2e>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
      hdcmi->XferCount--;
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003830:	6813      	ldr	r3, [r2, #0]
 8003832:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003836:	d00f      	beq.n	8003858 <DCMI_DMAXferCplt+0x44>
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8003838:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800383a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800383c:	429a      	cmp	r2, r3
 800383e:	d02b      	beq.n	8003898 <DCMI_DMAXferCplt+0x84>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
    }
  }
}
 8003840:	bd10      	pop	{r4, pc}
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8003842:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8003844:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003846:	2200      	movs	r2, #0
 8003848:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800384c:	f001 fd88 	bl	8005360 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003850:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003852:	3b01      	subs	r3, #1
 8003854:	63a3      	str	r3, [r4, #56]	; 0x38
 8003856:	e7ef      	b.n	8003838 <DCMI_DMAXferCplt+0x24>
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8003858:	6913      	ldr	r3, [r2, #16]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 800385a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800385c:	2201      	movs	r2, #1
 800385e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8003862:	f001 fd7d 	bl	8005360 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8003866:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003868:	3b01      	subs	r3, #1
 800386a:	63a3      	str	r3, [r4, #56]	; 0x38
 800386c:	e7e4      	b.n	8003838 <DCMI_DMAXferCplt+0x24>
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 800386e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8003878:	d002      	beq.n	8003880 <DCMI_DMAXferCplt+0x6c>
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 800387a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800387c:	60da      	str	r2, [r3, #12]
 800387e:	e7db      	b.n	8003838 <DCMI_DMAXferCplt+0x24>
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8003886:	d1d7      	bne.n	8003838 <DCMI_DMAXferCplt+0x24>
    tmp = hdcmi->pBuffPtr;
 8003888:	6c62      	ldr	r2, [r4, #68]	; 0x44
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 800388a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800388c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8003890:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8003892:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003894:	63a3      	str	r3, [r4, #56]	; 0x38
 8003896:	e7cf      	b.n	8003838 <DCMI_DMAXferCplt+0x24>
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003898:	6822      	ldr	r2, [r4, #0]
 800389a:	68d3      	ldr	r3, [r2, #12]
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	60d3      	str	r3, [r2, #12]
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80038a2:	6823      	ldr	r3, [r4, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f013 0f02 	tst.w	r3, #2
 80038aa:	d0c9      	beq.n	8003840 <DCMI_DMAXferCplt+0x2c>
      hdcmi->State = HAL_DCMI_STATE_READY;
 80038ac:	2301      	movs	r3, #1
 80038ae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80038b2:	e7c5      	b.n	8003840 <DCMI_DMAXferCplt+0x2c>

080038b4 <HAL_DCMI_Init>:
  if (hdcmi == NULL)
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d048      	beq.n	800394a <HAL_DCMI_Init+0x96>
{
 80038b8:	b510      	push	{r4, lr}
 80038ba:	4604      	mov	r4, r0
  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 80038bc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d032      	beq.n	800392a <HAL_DCMI_Init+0x76>
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80038c4:	2302      	movs	r3, #2
 80038c6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80038ca:	69a3      	ldr	r3, [r4, #24]
 80038cc:	b10b      	cbz	r3, 80038d2 <HAL_DCMI_Init+0x1e>
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	6263      	str	r3, [r4, #36]	; 0x24
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80038d2:	6822      	ldr	r2, [r4, #0]
 80038d4:	6811      	ldr	r1, [r2, #0]
 80038d6:	4b1e      	ldr	r3, [pc, #120]	; (8003950 <HAL_DCMI_Init+0x9c>)
 80038d8:	400b      	ands	r3, r1
 80038da:	6013      	str	r3, [r2, #0]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80038dc:	6822      	ldr	r2, [r4, #0]
 80038de:	6811      	ldr	r1, [r2, #0]
 80038e0:	6863      	ldr	r3, [r4, #4]
 80038e2:	6960      	ldr	r0, [r4, #20]
 80038e4:	4303      	orrs	r3, r0
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80038e6:	68e0      	ldr	r0, [r4, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80038e8:	4303      	orrs	r3, r0
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80038ea:	6920      	ldr	r0, [r4, #16]
 80038ec:	4303      	orrs	r3, r0
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80038ee:	68a0      	ldr	r0, [r4, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80038f0:	4303      	orrs	r3, r0
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80038f2:	69a0      	ldr	r0, [r4, #24]
 80038f4:	4303      	orrs	r3, r0
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80038f6:	6a20      	ldr	r0, [r4, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80038f8:	4303      	orrs	r3, r0
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80038fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80038fc:	4303      	orrs	r3, r0
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80038fe:	6aa0      	ldr	r0, [r4, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8003900:	4303      	orrs	r3, r0
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003902:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003904:	4303      	orrs	r3, r0
                                    hdcmi->Init.LineSelectStart);
 8003906:	6b20      	ldr	r0, [r4, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8003908:	4303      	orrs	r3, r0
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800390a:	430b      	orrs	r3, r1
 800390c:	6013      	str	r3, [r2, #0]
  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800390e:	6863      	ldr	r3, [r4, #4]
 8003910:	2b10      	cmp	r3, #16
 8003912:	d00d      	beq.n	8003930 <HAL_DCMI_Init+0x7c>
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003914:	6822      	ldr	r2, [r4, #0]
 8003916:	68d3      	ldr	r3, [r2, #12]
 8003918:	f043 031e 	orr.w	r3, r3, #30
 800391c:	60d3      	str	r3, [r2, #12]
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800391e:	2000      	movs	r0, #0
 8003920:	64e0      	str	r0, [r4, #76]	; 0x4c
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003922:	2301      	movs	r3, #1
 8003924:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8003928:	bd10      	pop	{r4, pc}
    HAL_DCMI_MspInit(hdcmi);
 800392a:	f7ff f947 	bl	8002bbc <HAL_DCMI_MspInit>
 800392e:	e7c9      	b.n	80038c4 <HAL_DCMI_Init+0x10>
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003930:	7f23      	ldrb	r3, [r4, #28]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8003932:	7f62      	ldrb	r2, [r4, #29]
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003934:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003938:	7fa2      	ldrb	r2, [r4, #30]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 800393a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 800393e:	7fe1      	ldrb	r1, [r4, #31]
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003940:	6822      	ldr	r2, [r4, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8003942:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8003946:	6193      	str	r3, [r2, #24]
 8003948:	e7e4      	b.n	8003914 <HAL_DCMI_Init+0x60>
    return HAL_ERROR;
 800394a:	2001      	movs	r0, #1
}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	ffe0f007 	.word	0xffe0f007

08003954 <HAL_DCMI_Start_DMA>:
{
 8003954:	b530      	push	{r4, r5, lr}
 8003956:	b083      	sub	sp, #12
 8003958:	4604      	mov	r4, r0
  __HAL_LOCK(hdcmi);
 800395a:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800395e:	2801      	cmp	r0, #1
 8003960:	d067      	beq.n	8003a32 <HAL_DCMI_Start_DMA+0xde>
 8003962:	2001      	movs	r0, #1
 8003964:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8003968:	2002      	movs	r0, #2
 800396a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  __HAL_DCMI_ENABLE(hdcmi);
 800396e:	6825      	ldr	r5, [r4, #0]
 8003970:	6828      	ldr	r0, [r5, #0]
 8003972:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 8003976:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8003978:	6825      	ldr	r5, [r4, #0]
 800397a:	6828      	ldr	r0, [r5, #0]
 800397c:	f020 0002 	bic.w	r0, r0, #2
 8003980:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8003982:	6825      	ldr	r5, [r4, #0]
 8003984:	6828      	ldr	r0, [r5, #0]
 8003986:	4301      	orrs	r1, r0
 8003988:	6029      	str	r1, [r5, #0]
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 800398a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800398c:	482a      	ldr	r0, [pc, #168]	; (8003a38 <HAL_DCMI_Start_DMA+0xe4>)
 800398e:	63c8      	str	r0, [r1, #60]	; 0x3c
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8003990:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003992:	482a      	ldr	r0, [pc, #168]	; (8003a3c <HAL_DCMI_Start_DMA+0xe8>)
 8003994:	64c8      	str	r0, [r1, #76]	; 0x4c
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8003996:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003998:	2100      	movs	r1, #0
 800399a:	6501      	str	r1, [r0, #80]	; 0x50
  hdcmi->XferCount = 0;
 800399c:	63a1      	str	r1, [r4, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 800399e:	6421      	str	r1, [r4, #64]	; 0x40
  hdcmi->XferSize = 0;
 80039a0:	63e1      	str	r1, [r4, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 80039a2:	6461      	str	r1, [r4, #68]	; 0x44
  if (Length <= 0xFFFFU)
 80039a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a8:	d307      	bcc.n	80039ba <HAL_DCMI_Start_DMA+0x66>
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 80039aa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80039ac:	4822      	ldr	r0, [pc, #136]	; (8003a38 <HAL_DCMI_Start_DMA+0xe4>)
 80039ae:	6448      	str	r0, [r1, #68]	; 0x44
    hdcmi->XferCount = 1;
 80039b0:	2101      	movs	r1, #1
 80039b2:	63a1      	str	r1, [r4, #56]	; 0x38
    hdcmi->XferSize = Length;
 80039b4:	63e3      	str	r3, [r4, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 80039b6:	6462      	str	r2, [r4, #68]	; 0x44
    while (hdcmi->XferSize > 0xFFFFU)
 80039b8:	e014      	b.n	80039e4 <HAL_DCMI_Start_DMA+0x90>
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 80039ba:	6821      	ldr	r1, [r4, #0]
 80039bc:	3128      	adds	r1, #40	; 0x28
 80039be:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80039c0:	f000 fc8e 	bl	80042e0 <HAL_DMA_Start_IT>
 80039c4:	b310      	cbz	r0, 8003a0c <HAL_DCMI_Start_DMA+0xb8>
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80039c6:	2340      	movs	r3, #64	; 0x40
 80039c8:	64e3      	str	r3, [r4, #76]	; 0x4c
      hdcmi->State = HAL_DCMI_STATE_READY;
 80039ca:	2001      	movs	r0, #1
 80039cc:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdcmi);
 80039d0:	2300      	movs	r3, #0
 80039d2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 80039d6:	e021      	b.n	8003a1c <HAL_DCMI_Start_DMA+0xc8>
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 80039d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039da:	085b      	lsrs	r3, r3, #1
 80039dc:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 80039de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	63a3      	str	r3, [r4, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 80039e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ea:	d2f5      	bcs.n	80039d8 <HAL_DCMI_Start_DMA+0x84>
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 80039ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039ee:	3b02      	subs	r3, #2
 80039f0:	63a3      	str	r3, [r4, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 80039f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80039f4:	6423      	str	r3, [r4, #64]	; 0x40
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 80039f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 80039f8:	6821      	ldr	r1, [r4, #0]
 80039fa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80039fc:	9000      	str	r0, [sp, #0]
 80039fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003a02:	3128      	adds	r1, #40	; 0x28
 8003a04:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003a06:	f001 fadf 	bl	8004fc8 <HAL_DMAEx_MultiBufferStart_IT>
 8003a0a:	b948      	cbnz	r0, 8003a20 <HAL_DCMI_Start_DMA+0xcc>
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	6813      	ldr	r3, [r2, #0]
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hdcmi);
 8003a16:	2000      	movs	r0, #0
 8003a18:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8003a1c:	b003      	add	sp, #12
 8003a1e:	bd30      	pop	{r4, r5, pc}
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8003a20:	2340      	movs	r3, #64	; 0x40
 8003a22:	64e3      	str	r3, [r4, #76]	; 0x4c
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003a24:	2001      	movs	r0, #1
 8003a26:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdcmi);
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 8003a30:	e7f4      	b.n	8003a1c <HAL_DCMI_Start_DMA+0xc8>
  __HAL_LOCK(hdcmi);
 8003a32:	2002      	movs	r0, #2
 8003a34:	e7f2      	b.n	8003a1c <HAL_DCMI_Start_DMA+0xc8>
 8003a36:	bf00      	nop
 8003a38:	08003815 	.word	0x08003815
 8003a3c:	08003a43 	.word	0x08003a43

08003a40 <HAL_DCMI_ErrorCallback>:
}
 8003a40:	4770      	bx	lr

08003a42 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a42:	b508      	push	{r3, lr}
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a44:	6b80      	ldr	r0, [r0, #56]	; 0x38

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8003a46:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d006      	beq.n	8003a5c <DCMI_DMAError+0x1a>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8003a54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003a56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a5a:	64c3      	str	r3, [r0, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8003a5c:	f7ff fff0 	bl	8003a40 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8003a60:	bd08      	pop	{r3, pc}

08003a62 <HAL_DCMI_LineEventCallback>:
}
 8003a62:	4770      	bx	lr

08003a64 <HAL_DCMI_VsyncEventCallback>:
}
 8003a64:	4770      	bx	lr
	...

08003a68 <HAL_DCMI_IRQHandler>:
{
 8003a68:	b538      	push	{r3, r4, r5, lr}
 8003a6a:	4604      	mov	r4, r0
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003a6c:	6803      	ldr	r3, [r0, #0]
 8003a6e:	691d      	ldr	r5, [r3, #16]
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8003a70:	f015 0f04 	tst.w	r5, #4
 8003a74:	d120      	bne.n	8003ab8 <HAL_DCMI_IRQHandler+0x50>
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8003a76:	f015 0f02 	tst.w	r5, #2
 8003a7a:	d12c      	bne.n	8003ad6 <HAL_DCMI_IRQHandler+0x6e>
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8003a7c:	f015 0f10 	tst.w	r5, #16
 8003a80:	d13a      	bne.n	8003af8 <HAL_DCMI_IRQHandler+0x90>
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003a82:	f015 0f08 	tst.w	r5, #8
 8003a86:	d13e      	bne.n	8003b06 <HAL_DCMI_IRQHandler+0x9e>
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8003a88:	f015 0f01 	tst.w	r5, #1
 8003a8c:	d013      	beq.n	8003ab6 <HAL_DCMI_IRQHandler+0x4e>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	f012 0f02 	tst.w	r2, #2
 8003a96:	d003      	beq.n	8003aa0 <HAL_DCMI_IRQHandler+0x38>
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	f022 021e 	bic.w	r2, r2, #30
 8003a9e:	60da      	str	r2, [r3, #12]
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003aa0:	6822      	ldr	r2, [r4, #0]
 8003aa2:	68d3      	ldr	r3, [r2, #12]
 8003aa4:	f023 0301 	bic.w	r3, r3, #1
 8003aa8:	60d3      	str	r3, [r2, #12]
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	2201      	movs	r2, #1
 8003aae:	615a      	str	r2, [r3, #20]
    HAL_DCMI_FrameEventCallback(hdcmi);
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f7ff faa9 	bl	8003008 <HAL_DCMI_FrameEventCallback>
}
 8003ab6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003ab8:	2204      	movs	r2, #4
 8003aba:	615a      	str	r2, [r3, #20]
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8003abc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003abe:	f043 0302 	orr.w	r3, r3, #2
 8003ac2:	64c3      	str	r3, [r0, #76]	; 0x4c
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003ac4:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003ac8:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003aca:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <HAL_DCMI_IRQHandler+0xac>)
 8003acc:	651a      	str	r2, [r3, #80]	; 0x50
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003ace:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8003ad0:	f000 fd52 	bl	8004578 <HAL_DMA_Abort_IT>
 8003ad4:	e7cf      	b.n	8003a76 <HAL_DCMI_IRQHandler+0xe>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8003ad6:	6823      	ldr	r3, [r4, #0]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	615a      	str	r2, [r3, #20]
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8003adc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003ade:	f043 0301 	orr.w	r3, r3, #1
 8003ae2:	64e3      	str	r3, [r4, #76]	; 0x4c
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003aea:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003aec:	4a09      	ldr	r2, [pc, #36]	; (8003b14 <HAL_DCMI_IRQHandler+0xac>)
 8003aee:	651a      	str	r2, [r3, #80]	; 0x50
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003af0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003af2:	f000 fd41 	bl	8004578 <HAL_DMA_Abort_IT>
 8003af6:	e7c1      	b.n	8003a7c <HAL_DCMI_IRQHandler+0x14>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	2210      	movs	r2, #16
 8003afc:	615a      	str	r2, [r3, #20]
    HAL_DCMI_LineEventCallback(hdcmi);
 8003afe:	4620      	mov	r0, r4
 8003b00:	f7ff ffaf 	bl	8003a62 <HAL_DCMI_LineEventCallback>
 8003b04:	e7bd      	b.n	8003a82 <HAL_DCMI_IRQHandler+0x1a>
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	2208      	movs	r2, #8
 8003b0a:	615a      	str	r2, [r3, #20]
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	f7ff ffa9 	bl	8003a64 <HAL_DCMI_VsyncEventCallback>
 8003b12:	e7b9      	b.n	8003a88 <HAL_DCMI_IRQHandler+0x20>
 8003b14:	08003a43 	.word	0x08003a43

08003b18 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b18:	b4f0      	push	{r4, r5, r6, r7}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b1a:	6d87      	ldr	r7, [r0, #88]	; 0x58
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b1c:	6804      	ldr	r4, [r0, #0]
 8003b1e:	4e66      	ldr	r6, [pc, #408]	; (8003cb8 <DMA_SetConfig+0x1a0>)
 8003b20:	4d66      	ldr	r5, [pc, #408]	; (8003cbc <DMA_SetConfig+0x1a4>)
 8003b22:	42ac      	cmp	r4, r5
 8003b24:	bf18      	it	ne
 8003b26:	42b4      	cmpne	r4, r6
 8003b28:	d042      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b2a:	3518      	adds	r5, #24
 8003b2c:	42ac      	cmp	r4, r5
 8003b2e:	d03f      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b30:	3518      	adds	r5, #24
 8003b32:	42ac      	cmp	r4, r5
 8003b34:	d03c      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b36:	3518      	adds	r5, #24
 8003b38:	42ac      	cmp	r4, r5
 8003b3a:	d039      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b3c:	3518      	adds	r5, #24
 8003b3e:	42ac      	cmp	r4, r5
 8003b40:	d036      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b42:	3518      	adds	r5, #24
 8003b44:	42ac      	cmp	r4, r5
 8003b46:	d033      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b48:	3518      	adds	r5, #24
 8003b4a:	42ac      	cmp	r4, r5
 8003b4c:	d030      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b4e:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8003b52:	42ac      	cmp	r4, r5
 8003b54:	d02c      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b56:	3518      	adds	r5, #24
 8003b58:	42ac      	cmp	r4, r5
 8003b5a:	d029      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b5c:	3518      	adds	r5, #24
 8003b5e:	42ac      	cmp	r4, r5
 8003b60:	d026      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b62:	3518      	adds	r5, #24
 8003b64:	42ac      	cmp	r4, r5
 8003b66:	d023      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b68:	3518      	adds	r5, #24
 8003b6a:	42ac      	cmp	r4, r5
 8003b6c:	d020      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b6e:	3518      	adds	r5, #24
 8003b70:	42ac      	cmp	r4, r5
 8003b72:	d01d      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b74:	3518      	adds	r5, #24
 8003b76:	42ac      	cmp	r4, r5
 8003b78:	d01a      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b7a:	3518      	adds	r5, #24
 8003b7c:	42ac      	cmp	r4, r5
 8003b7e:	d017      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b80:	4d4f      	ldr	r5, [pc, #316]	; (8003cc0 <DMA_SetConfig+0x1a8>)
 8003b82:	42ac      	cmp	r4, r5
 8003b84:	d014      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b86:	3514      	adds	r5, #20
 8003b88:	42ac      	cmp	r4, r5
 8003b8a:	d011      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b8c:	3514      	adds	r5, #20
 8003b8e:	42ac      	cmp	r4, r5
 8003b90:	d00e      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b92:	3514      	adds	r5, #20
 8003b94:	42ac      	cmp	r4, r5
 8003b96:	d00b      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b98:	3514      	adds	r5, #20
 8003b9a:	42ac      	cmp	r4, r5
 8003b9c:	d008      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003b9e:	3514      	adds	r5, #20
 8003ba0:	42ac      	cmp	r4, r5
 8003ba2:	d005      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003ba4:	3514      	adds	r5, #20
 8003ba6:	42ac      	cmp	r4, r5
 8003ba8:	d002      	beq.n	8003bb0 <DMA_SetConfig+0x98>
 8003baa:	3514      	adds	r5, #20
 8003bac:	42ac      	cmp	r4, r5
 8003bae:	d107      	bne.n	8003bc0 <DMA_SetConfig+0xa8>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bb0:	6e44      	ldr	r4, [r0, #100]	; 0x64
 8003bb2:	6e85      	ldr	r5, [r0, #104]	; 0x68
 8003bb4:	6065      	str	r5, [r4, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003bb6:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
 8003bb8:	b114      	cbz	r4, 8003bc0 <DMA_SetConfig+0xa8>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003bba:	6f04      	ldr	r4, [r0, #112]	; 0x70
 8003bbc:	6f45      	ldr	r5, [r0, #116]	; 0x74
 8003bbe:	6065      	str	r5, [r4, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bc0:	6804      	ldr	r4, [r0, #0]
 8003bc2:	4e3d      	ldr	r6, [pc, #244]	; (8003cb8 <DMA_SetConfig+0x1a0>)
 8003bc4:	4d3d      	ldr	r5, [pc, #244]	; (8003cbc <DMA_SetConfig+0x1a4>)
 8003bc6:	42ac      	cmp	r4, r5
 8003bc8:	bf18      	it	ne
 8003bca:	42b4      	cmpne	r4, r6
 8003bcc:	d052      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003bce:	3518      	adds	r5, #24
 8003bd0:	42ac      	cmp	r4, r5
 8003bd2:	d04f      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003bd4:	3518      	adds	r5, #24
 8003bd6:	42ac      	cmp	r4, r5
 8003bd8:	d04c      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003bda:	3518      	adds	r5, #24
 8003bdc:	42ac      	cmp	r4, r5
 8003bde:	d049      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003be0:	3518      	adds	r5, #24
 8003be2:	42ac      	cmp	r4, r5
 8003be4:	d046      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003be6:	3518      	adds	r5, #24
 8003be8:	42ac      	cmp	r4, r5
 8003bea:	d043      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003bec:	3518      	adds	r5, #24
 8003bee:	42ac      	cmp	r4, r5
 8003bf0:	d040      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003bf2:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8003bf6:	42ac      	cmp	r4, r5
 8003bf8:	d03c      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003bfa:	3518      	adds	r5, #24
 8003bfc:	42ac      	cmp	r4, r5
 8003bfe:	d039      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003c00:	3518      	adds	r5, #24
 8003c02:	42ac      	cmp	r4, r5
 8003c04:	d036      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003c06:	3518      	adds	r5, #24
 8003c08:	42ac      	cmp	r4, r5
 8003c0a:	d033      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003c0c:	3518      	adds	r5, #24
 8003c0e:	42ac      	cmp	r4, r5
 8003c10:	d030      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003c12:	3518      	adds	r5, #24
 8003c14:	42ac      	cmp	r4, r5
 8003c16:	d02d      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003c18:	3518      	adds	r5, #24
 8003c1a:	42ac      	cmp	r4, r5
 8003c1c:	d02a      	beq.n	8003c74 <DMA_SetConfig+0x15c>
 8003c1e:	3518      	adds	r5, #24
 8003c20:	42ac      	cmp	r4, r5
 8003c22:	d027      	beq.n	8003c74 <DMA_SetConfig+0x15c>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003c24:	4e26      	ldr	r6, [pc, #152]	; (8003cc0 <DMA_SetConfig+0x1a8>)
 8003c26:	4d27      	ldr	r5, [pc, #156]	; (8003cc4 <DMA_SetConfig+0x1ac>)
 8003c28:	42ac      	cmp	r4, r5
 8003c2a:	bf18      	it	ne
 8003c2c:	42b4      	cmpne	r4, r6
 8003c2e:	d011      	beq.n	8003c54 <DMA_SetConfig+0x13c>
 8003c30:	4d25      	ldr	r5, [pc, #148]	; (8003cc8 <DMA_SetConfig+0x1b0>)
 8003c32:	42ac      	cmp	r4, r5
 8003c34:	d00e      	beq.n	8003c54 <DMA_SetConfig+0x13c>
 8003c36:	3514      	adds	r5, #20
 8003c38:	42ac      	cmp	r4, r5
 8003c3a:	d00b      	beq.n	8003c54 <DMA_SetConfig+0x13c>
 8003c3c:	3514      	adds	r5, #20
 8003c3e:	42ac      	cmp	r4, r5
 8003c40:	d008      	beq.n	8003c54 <DMA_SetConfig+0x13c>
 8003c42:	3514      	adds	r5, #20
 8003c44:	42ac      	cmp	r4, r5
 8003c46:	d005      	beq.n	8003c54 <DMA_SetConfig+0x13c>
 8003c48:	3514      	adds	r5, #20
 8003c4a:	42ac      	cmp	r4, r5
 8003c4c:	d002      	beq.n	8003c54 <DMA_SetConfig+0x13c>
 8003c4e:	3514      	adds	r5, #20
 8003c50:	42ac      	cmp	r4, r5
 8003c52:	d124      	bne.n	8003c9e <DMA_SetConfig+0x186>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003c54:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8003c56:	f004 051f 	and.w	r5, r4, #31
 8003c5a:	2401      	movs	r4, #1
 8003c5c:	40ac      	lsls	r4, r5
 8003c5e:	607c      	str	r4, [r7, #4]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003c60:	6804      	ldr	r4, [r0, #0]
 8003c62:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c64:	6883      	ldr	r3, [r0, #8]
 8003c66:	2b40      	cmp	r3, #64	; 0x40
 8003c68:	d020      	beq.n	8003cac <DMA_SetConfig+0x194>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003c6a:	6803      	ldr	r3, [r0, #0]
 8003c6c:	6099      	str	r1, [r3, #8]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003c6e:	6803      	ldr	r3, [r0, #0]
 8003c70:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003c72:	e014      	b.n	8003c9e <DMA_SetConfig+0x186>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c74:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8003c76:	f004 0c1f 	and.w	ip, r4, #31
 8003c7a:	243f      	movs	r4, #63	; 0x3f
 8003c7c:	fa04 f40c 	lsl.w	r4, r4, ip
 8003c80:	60bc      	str	r4, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c82:	6805      	ldr	r5, [r0, #0]
 8003c84:	682c      	ldr	r4, [r5, #0]
 8003c86:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8003c8a:	602c      	str	r4, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003c8c:	6804      	ldr	r4, [r0, #0]
 8003c8e:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c90:	6883      	ldr	r3, [r0, #8]
 8003c92:	2b40      	cmp	r3, #64	; 0x40
 8003c94:	d005      	beq.n	8003ca2 <DMA_SetConfig+0x18a>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003c96:	6803      	ldr	r3, [r0, #0]
 8003c98:	6099      	str	r1, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003c9a:	6803      	ldr	r3, [r0, #0]
 8003c9c:	60da      	str	r2, [r3, #12]
}
 8003c9e:	bcf0      	pop	{r4, r5, r6, r7}
 8003ca0:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003ca2:	6803      	ldr	r3, [r0, #0]
 8003ca4:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003ca6:	6803      	ldr	r3, [r0, #0]
 8003ca8:	60d9      	str	r1, [r3, #12]
 8003caa:	e7f8      	b.n	8003c9e <DMA_SetConfig+0x186>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003cac:	6803      	ldr	r3, [r0, #0]
 8003cae:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003cb0:	6803      	ldr	r3, [r0, #0]
 8003cb2:	60d9      	str	r1, [r3, #12]
 8003cb4:	e7f3      	b.n	8003c9e <DMA_SetConfig+0x186>
 8003cb6:	bf00      	nop
 8003cb8:	40020010 	.word	0x40020010
 8003cbc:	40020028 	.word	0x40020028
 8003cc0:	58025408 	.word	0x58025408
 8003cc4:	5802541c 	.word	0x5802541c
 8003cc8:	58025430 	.word	0x58025430

08003ccc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ccc:	6803      	ldr	r3, [r0, #0]
 8003cce:	4927      	ldr	r1, [pc, #156]	; (8003d6c <DMA_CalcBaseAndBitshift+0xa0>)
 8003cd0:	4a27      	ldr	r2, [pc, #156]	; (8003d70 <DMA_CalcBaseAndBitshift+0xa4>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	bf18      	it	ne
 8003cd6:	428b      	cmpne	r3, r1
 8003cd8:	d02f      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003cda:	3218      	adds	r2, #24
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d02c      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003ce0:	3218      	adds	r2, #24
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d029      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003ce6:	3218      	adds	r2, #24
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d026      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003cec:	3218      	adds	r2, #24
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d023      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003cf2:	3218      	adds	r2, #24
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d020      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003cf8:	3218      	adds	r2, #24
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d01d      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003cfe:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d019      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d06:	3218      	adds	r2, #24
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d016      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d0c:	3218      	adds	r2, #24
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d013      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d12:	3218      	adds	r2, #24
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d010      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d18:	3218      	adds	r2, #24
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d00d      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d1e:	3218      	adds	r2, #24
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d00a      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d24:	3218      	adds	r2, #24
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d007      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
 8003d2a:	3218      	adds	r2, #24
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d004      	beq.n	8003d3a <DMA_CalcBaseAndBitshift+0x6e>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003d30:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d34:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 8003d36:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8003d38:	4770      	bx	lr
{
 8003d3a:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d3c:	b2d9      	uxtb	r1, r3
 8003d3e:	3910      	subs	r1, #16
 8003d40:	4a0c      	ldr	r2, [pc, #48]	; (8003d74 <DMA_CalcBaseAndBitshift+0xa8>)
 8003d42:	fba2 4201 	umull	r4, r2, r2, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003d46:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8003d4a:	4c0b      	ldr	r4, [pc, #44]	; (8003d78 <DMA_CalcBaseAndBitshift+0xac>)
 8003d4c:	5ca2      	ldrb	r2, [r4, r2]
 8003d4e:	65c2      	str	r2, [r0, #92]	; 0x5c
    if (stream_number > 3U)
 8003d50:	295f      	cmp	r1, #95	; 0x5f
 8003d52:	d907      	bls.n	8003d64 <DMA_CalcBaseAndBitshift+0x98>
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003d54:	4a09      	ldr	r2, [pc, #36]	; (8003d7c <DMA_CalcBaseAndBitshift+0xb0>)
 8003d56:	401a      	ands	r2, r3
 8003d58:	3204      	adds	r2, #4
 8003d5a:	6582      	str	r2, [r0, #88]	; 0x58
}
 8003d5c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8003d5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d62:	4770      	bx	lr
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003d64:	4a05      	ldr	r2, [pc, #20]	; (8003d7c <DMA_CalcBaseAndBitshift+0xb0>)
 8003d66:	401a      	ands	r2, r3
 8003d68:	6582      	str	r2, [r0, #88]	; 0x58
 8003d6a:	e7f7      	b.n	8003d5c <DMA_CalcBaseAndBitshift+0x90>
 8003d6c:	40020010 	.word	0x40020010
 8003d70:	40020028 	.word	0x40020028
 8003d74:	aaaaaaab 	.word	0xaaaaaaab
 8003d78:	08010d70 	.word	0x08010d70
 8003d7c:	fffffc00 	.word	0xfffffc00

08003d80 <DMA_CheckFifoParam>:
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d80:	6983      	ldr	r3, [r0, #24]
 8003d82:	b99b      	cbnz	r3, 8003dac <DMA_CheckFifoParam+0x2c>
  {
    switch (hdma->Init.FIFOThreshold)
 8003d84:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d00a      	beq.n	8003da0 <DMA_CheckFifoParam+0x20>
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d002      	beq.n	8003d94 <DMA_CheckFifoParam+0x14>
 8003d8e:	b10b      	cbz	r3, 8003d94 <DMA_CheckFifoParam+0x14>
 8003d90:	2000      	movs	r0, #0
 8003d92:	4770      	bx	lr
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d94:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d96:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003d9a:	d12a      	bne.n	8003df2 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	4770      	bx	lr
          status = HAL_ERROR;
        }
        break;

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003da0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003da2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003da6:	d026      	beq.n	8003df6 <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8003da8:	2000      	movs	r0, #0
 8003daa:	4770      	bx	lr
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db0:	d00a      	beq.n	8003dc8 <DMA_CheckFifoParam+0x48>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003db2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d926      	bls.n	8003e06 <DMA_CheckFifoParam+0x86>
 8003db8:	2b03      	cmp	r3, #3
 8003dba:	d126      	bne.n	8003e0a <DMA_CheckFifoParam+0x8a>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;

      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dbc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003dbe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003dc2:	d124      	bne.n	8003e0e <DMA_CheckFifoParam+0x8e>
  HAL_StatusTypeDef status = HAL_OK;
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 8003dc8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	d803      	bhi.n	8003dd6 <DMA_CheckFifoParam+0x56>
 8003dce:	e8df f003 	tbb	[pc, r3]
 8003dd2:	0414      	.short	0x0414
 8003dd4:	0a14      	.short	0x0a14
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	4770      	bx	lr
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dda:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003ddc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003de0:	d10d      	bne.n	8003dfe <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8003de2:	2000      	movs	r0, #0
 8003de4:	4770      	bx	lr
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003de6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003de8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dec:	d009      	beq.n	8003e02 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 8003dee:	2000      	movs	r0, #0
 8003df0:	4770      	bx	lr
          status = HAL_ERROR;
 8003df2:	2001      	movs	r0, #1
 8003df4:	4770      	bx	lr
          status = HAL_ERROR;
 8003df6:	2001      	movs	r0, #1
 8003df8:	4770      	bx	lr
        status = HAL_ERROR;
 8003dfa:	2001      	movs	r0, #1
 8003dfc:	4770      	bx	lr
          status = HAL_ERROR;
 8003dfe:	2001      	movs	r0, #1
 8003e00:	4770      	bx	lr
          status = HAL_ERROR;
 8003e02:	2001      	movs	r0, #1
 8003e04:	4770      	bx	lr
        status = HAL_ERROR;
 8003e06:	2001      	movs	r0, #1
 8003e08:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 8003e0a:	2000      	movs	r0, #0
 8003e0c:	4770      	bx	lr
        {
          status = HAL_ERROR;
 8003e0e:	2001      	movs	r0, #1
        break;
    }
  }

  return status;
}
 8003e10:	4770      	bx	lr
	...

08003e14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003e14:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e16:	4921      	ldr	r1, [pc, #132]	; (8003e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003e18:	4a21      	ldr	r2, [pc, #132]	; (8003ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	bf18      	it	ne
 8003e1e:	428b      	cmpne	r3, r1
 8003e20:	d027      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e22:	3214      	adds	r2, #20
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d024      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e28:	3214      	adds	r2, #20
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d021      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e2e:	3214      	adds	r2, #20
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d01e      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e34:	3214      	adds	r2, #20
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d01b      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e3a:	3214      	adds	r2, #20
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d018      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003e40:	3214      	adds	r2, #20
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d015      	beq.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	3a10      	subs	r2, #16
 8003e4a:	4916      	ldr	r1, [pc, #88]	; (8003ea4 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8003e4c:	fba1 1202 	umull	r1, r2, r1, r2
 8003e50:	0912      	lsrs	r2, r2, #4

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003e52:	4915      	ldr	r1, [pc, #84]	; (8003ea8 <DMA_CalcDMAMUXChannelBaseAndMask+0x94>)
 8003e54:	4419      	add	r1, r3
 8003e56:	29a8      	cmp	r1, #168	; 0xa8
 8003e58:	d91e      	bls.n	8003e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003e5a:	4b14      	ldr	r3, [pc, #80]	; (8003eac <DMA_CalcDMAMUXChannelBaseAndMask+0x98>)
 8003e5c:	4413      	add	r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	6603      	str	r3, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e62:	4b13      	ldr	r3, [pc, #76]	; (8003eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>)
 8003e64:	6643      	str	r3, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003e66:	f002 021f 	and.w	r2, r2, #31
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	4093      	lsls	r3, r2
 8003e6e:	6683      	str	r3, [r0, #104]	; 0x68
  }
}
 8003e70:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	3b08      	subs	r3, #8
 8003e76:	4a0f      	ldr	r2, [pc, #60]	; (8003eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8003e78:	fba2 2303 	umull	r2, r3, r2, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003e7c:	4a0e      	ldr	r2, [pc, #56]	; (8003eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8003e7e:	eb02 1213 	add.w	r2, r2, r3, lsr #4
 8003e82:	0092      	lsls	r2, r2, #2
 8003e84:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003e86:	4a0d      	ldr	r2, [pc, #52]	; (8003ebc <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8003e88:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003e8a:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8003e8e:	2201      	movs	r2, #1
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	6683      	str	r3, [r0, #104]	; 0x68
 8003e96:	4770      	bx	lr
      stream_number += 8U;
 8003e98:	3208      	adds	r2, #8
 8003e9a:	e7de      	b.n	8003e5a <DMA_CalcDMAMUXChannelBaseAndMask+0x46>
 8003e9c:	58025408 	.word	0x58025408
 8003ea0:	5802541c 	.word	0x5802541c
 8003ea4:	aaaaaaab 	.word	0xaaaaaaab
 8003ea8:	bffdfbf0 	.word	0xbffdfbf0
 8003eac:	10008200 	.word	0x10008200
 8003eb0:	40020880 	.word	0x40020880
 8003eb4:	cccccccd 	.word	0xcccccccd
 8003eb8:	16009600 	.word	0x16009600
 8003ebc:	58025880 	.word	0x58025880

08003ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ec0:	7901      	ldrb	r1, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003ec2:	1e4a      	subs	r2, r1, #1
 8003ec4:	2a07      	cmp	r2, #7
 8003ec6:	d82b      	bhi.n	8003f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>
{
 8003ec8:	b430      	push	{r4, r5}
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003eca:	6803      	ldr	r3, [r0, #0]
 8003ecc:	4d15      	ldr	r5, [pc, #84]	; (8003f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 8003ece:	4c16      	ldr	r4, [pc, #88]	; (8003f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 8003ed0:	42a3      	cmp	r3, r4
 8003ed2:	bf18      	it	ne
 8003ed4:	42ab      	cmpne	r3, r5
 8003ed6:	d018      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003ed8:	3414      	adds	r4, #20
 8003eda:	42a3      	cmp	r3, r4
 8003edc:	d015      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003ede:	3414      	adds	r4, #20
 8003ee0:	42a3      	cmp	r3, r4
 8003ee2:	d012      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003ee4:	3414      	adds	r4, #20
 8003ee6:	42a3      	cmp	r3, r4
 8003ee8:	d00f      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003eea:	3414      	adds	r4, #20
 8003eec:	42a3      	cmp	r3, r4
 8003eee:	d00c      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003ef0:	3414      	adds	r4, #20
 8003ef2:	42a3      	cmp	r3, r4
 8003ef4:	d009      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003ef6:	3414      	adds	r4, #20
 8003ef8:	42a3      	cmp	r3, r4
 8003efa:	d006      	beq.n	8003f0a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003efc:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 8003efe:	440b      	add	r3, r1
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f04:	4b0a      	ldr	r3, [pc, #40]	; (8003f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>)
 8003f06:	6703      	str	r3, [r0, #112]	; 0x70
 8003f08:	e005      	b.n	8003f16 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x56>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f0a:	4b0a      	ldr	r3, [pc, #40]	; (8003f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x74>)
 8003f0c:	440b      	add	r3, r1
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003f12:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x78>)
 8003f14:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003f16:	2301      	movs	r3, #1
 8003f18:	4093      	lsls	r3, r2
 8003f1a:	6743      	str	r3, [r0, #116]	; 0x74
  }
}
 8003f1c:	bc30      	pop	{r4, r5}
 8003f1e:	4770      	bx	lr
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	58025408 	.word	0x58025408
 8003f28:	5802541c 	.word	0x5802541c
 8003f2c:	1000823f 	.word	0x1000823f
 8003f30:	40020940 	.word	0x40020940
 8003f34:	1600963f 	.word	0x1600963f
 8003f38:	58025940 	.word	0x58025940

08003f3c <HAL_DMA_Init>:
{
 8003f3c:	b570      	push	{r4, r5, r6, lr}
 8003f3e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003f40:	f7ff fbd6 	bl	80036f0 <HAL_GetTick>
  if(hdma == NULL)
 8003f44:	2c00      	cmp	r4, #0
 8003f46:	f000 81b6 	beq.w	80042b6 <HAL_DMA_Init+0x37a>
 8003f4a:	4605      	mov	r5, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003f4c:	6823      	ldr	r3, [r4, #0]
 8003f4e:	4953      	ldr	r1, [pc, #332]	; (800409c <HAL_DMA_Init+0x160>)
 8003f50:	4a53      	ldr	r2, [pc, #332]	; (80040a0 <HAL_DMA_Init+0x164>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	bf18      	it	ne
 8003f56:	428b      	cmpne	r3, r1
 8003f58:	bf0c      	ite	eq
 8003f5a:	2101      	moveq	r1, #1
 8003f5c:	2100      	movne	r1, #0
 8003f5e:	d050      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f60:	3218      	adds	r2, #24
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d04d      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f66:	3218      	adds	r2, #24
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d04a      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f6c:	3218      	adds	r2, #24
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d047      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f72:	3218      	adds	r2, #24
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d044      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f78:	3218      	adds	r2, #24
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d041      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f7e:	3218      	adds	r2, #24
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d03e      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f84:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d03a      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f8c:	3218      	adds	r2, #24
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d037      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f92:	3218      	adds	r2, #24
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d034      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f98:	3218      	adds	r2, #24
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d031      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003f9e:	3218      	adds	r2, #24
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d02e      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003fa4:	3218      	adds	r2, #24
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d02b      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003faa:	3218      	adds	r2, #24
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d028      	beq.n	8004002 <HAL_DMA_Init+0xc6>
 8003fb0:	3218      	adds	r2, #24
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d025      	beq.n	8004002 <HAL_DMA_Init+0xc6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003fb6:	493b      	ldr	r1, [pc, #236]	; (80040a4 <HAL_DMA_Init+0x168>)
 8003fb8:	4a3b      	ldr	r2, [pc, #236]	; (80040a8 <HAL_DMA_Init+0x16c>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	bf18      	it	ne
 8003fbe:	428b      	cmpne	r3, r1
 8003fc0:	f000 8131 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
 8003fc4:	4a39      	ldr	r2, [pc, #228]	; (80040ac <HAL_DMA_Init+0x170>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	f000 812d 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
 8003fcc:	3214      	adds	r2, #20
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	f000 8129 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
 8003fd4:	3214      	adds	r2, #20
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	f000 8125 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
 8003fdc:	3214      	adds	r2, #20
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	f000 8121 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
 8003fe4:	3214      	adds	r2, #20
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	f000 811d 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
 8003fec:	3214      	adds	r2, #20
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	f000 8119 	beq.w	8004226 <HAL_DMA_Init+0x2ea>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ff4:	2340      	movs	r3, #64	; 0x40
 8003ff6:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8003ffe:	2001      	movs	r0, #1
 8004000:	e04a      	b.n	8004098 <HAL_DMA_Init+0x15c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004002:	2202      	movs	r2, #2
 8004004:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8004008:	2200      	movs	r2, #0
 800400a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 800400e:	bb79      	cbnz	r1, 8004070 <HAL_DMA_Init+0x134>
 8004010:	4a27      	ldr	r2, [pc, #156]	; (80040b0 <HAL_DMA_Init+0x174>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d02c      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004016:	3218      	adds	r2, #24
 8004018:	4293      	cmp	r3, r2
 800401a:	d029      	beq.n	8004070 <HAL_DMA_Init+0x134>
 800401c:	3218      	adds	r2, #24
 800401e:	4293      	cmp	r3, r2
 8004020:	d026      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004022:	3218      	adds	r2, #24
 8004024:	4293      	cmp	r3, r2
 8004026:	d023      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004028:	3218      	adds	r2, #24
 800402a:	4293      	cmp	r3, r2
 800402c:	d020      	beq.n	8004070 <HAL_DMA_Init+0x134>
 800402e:	3218      	adds	r2, #24
 8004030:	4293      	cmp	r3, r2
 8004032:	d01d      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004034:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8004038:	4293      	cmp	r3, r2
 800403a:	d019      	beq.n	8004070 <HAL_DMA_Init+0x134>
 800403c:	3218      	adds	r2, #24
 800403e:	4293      	cmp	r3, r2
 8004040:	d016      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004042:	3218      	adds	r2, #24
 8004044:	4293      	cmp	r3, r2
 8004046:	d013      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004048:	3218      	adds	r2, #24
 800404a:	4293      	cmp	r3, r2
 800404c:	d010      	beq.n	8004070 <HAL_DMA_Init+0x134>
 800404e:	3218      	adds	r2, #24
 8004050:	4293      	cmp	r3, r2
 8004052:	d00d      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004054:	3218      	adds	r2, #24
 8004056:	4293      	cmp	r3, r2
 8004058:	d00a      	beq.n	8004070 <HAL_DMA_Init+0x134>
 800405a:	3218      	adds	r2, #24
 800405c:	4293      	cmp	r3, r2
 800405e:	d007      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004060:	3218      	adds	r2, #24
 8004062:	4293      	cmp	r3, r2
 8004064:	d004      	beq.n	8004070 <HAL_DMA_Init+0x134>
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	e003      	b.n	8004078 <HAL_DMA_Init+0x13c>
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	f022 0201 	bic.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	f012 0f01 	tst.w	r2, #1
 8004080:	d018      	beq.n	80040b4 <HAL_DMA_Init+0x178>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004082:	f7ff fb35 	bl	80036f0 <HAL_GetTick>
 8004086:	1b43      	subs	r3, r0, r5
 8004088:	2b05      	cmp	r3, #5
 800408a:	d9f5      	bls.n	8004078 <HAL_DMA_Init+0x13c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800408c:	2320      	movs	r3, #32
 800408e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8004090:	2303      	movs	r3, #3
 8004092:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR;
 8004096:	2001      	movs	r0, #1
}
 8004098:	bd70      	pop	{r4, r5, r6, pc}
 800409a:	bf00      	nop
 800409c:	40020010 	.word	0x40020010
 80040a0:	40020028 	.word	0x40020028
 80040a4:	58025408 	.word	0x58025408
 80040a8:	5802541c 	.word	0x5802541c
 80040ac:	58025430 	.word	0x58025430
 80040b0:	40020040 	.word	0x40020040
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80040b4:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040b6:	4981      	ldr	r1, [pc, #516]	; (80042bc <HAL_DMA_Init+0x380>)
 80040b8:	4011      	ands	r1, r2
    registerValue |=  hdma->Init.Direction           |
 80040ba:	68a2      	ldr	r2, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040bc:	68e0      	ldr	r0, [r4, #12]
    registerValue |=  hdma->Init.Direction           |
 80040be:	4302      	orrs	r2, r0
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c0:	6920      	ldr	r0, [r4, #16]
 80040c2:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c4:	6960      	ldr	r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c6:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c8:	69a0      	ldr	r0, [r4, #24]
 80040ca:	4302      	orrs	r2, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 80040cc:	69e0      	ldr	r0, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ce:	4302      	orrs	r2, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 80040d0:	6a20      	ldr	r0, [r4, #32]
 80040d2:	4302      	orrs	r2, r0
    registerValue |=  hdma->Init.Direction           |
 80040d4:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80040d8:	2904      	cmp	r1, #4
 80040da:	f000 8099 	beq.w	8004210 <HAL_DMA_Init+0x2d4>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80040de:	4978      	ldr	r1, [pc, #480]	; (80042c0 <HAL_DMA_Init+0x384>)
 80040e0:	6808      	ldr	r0, [r1, #0]
 80040e2:	4978      	ldr	r1, [pc, #480]	; (80042c4 <HAL_DMA_Init+0x388>)
 80040e4:	4001      	ands	r1, r0
 80040e6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80040ea:	d311      	bcc.n	8004110 <HAL_DMA_Init+0x1d4>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80040ec:	6861      	ldr	r1, [r4, #4]
 80040ee:	f1a1 0529 	sub.w	r5, r1, #41	; 0x29
 80040f2:	f1a1 003f 	sub.w	r0, r1, #63	; 0x3f
 80040f6:	2803      	cmp	r0, #3
 80040f8:	bf88      	it	hi
 80040fa:	2d05      	cmphi	r5, #5
 80040fc:	d906      	bls.n	800410c <HAL_DMA_Init+0x1d0>
 80040fe:	f1a1 0047 	sub.w	r0, r1, #71	; 0x47
 8004102:	2801      	cmp	r0, #1
 8004104:	d902      	bls.n	800410c <HAL_DMA_Init+0x1d0>
 8004106:	394f      	subs	r1, #79	; 0x4f
 8004108:	2903      	cmp	r1, #3
 800410a:	d801      	bhi.n	8004110 <HAL_DMA_Init+0x1d4>
        registerValue |= DMA_SxCR_TRBUFF;
 800410c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004110:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004112:	6826      	ldr	r6, [r4, #0]
 8004114:	6975      	ldr	r5, [r6, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004116:	f025 0507 	bic.w	r5, r5, #7
    registerValue |= hdma->Init.FIFOMode;
 800411a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800411c:	431d      	orrs	r5, r3
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800411e:	2b04      	cmp	r3, #4
 8004120:	d108      	bne.n	8004134 <HAL_DMA_Init+0x1f8>
      registerValue |= hdma->Init.FIFOThreshold;
 8004122:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004124:	431d      	orrs	r5, r3
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004126:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004128:	b123      	cbz	r3, 8004134 <HAL_DMA_Init+0x1f8>
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800412a:	4620      	mov	r0, r4
 800412c:	f7ff fe28 	bl	8003d80 <DMA_CheckFifoParam>
 8004130:	2800      	cmp	r0, #0
 8004132:	d172      	bne.n	800421a <HAL_DMA_Init+0x2de>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004134:	6175      	str	r5, [r6, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004136:	4620      	mov	r0, r4
 8004138:	f7ff fdc8 	bl	8003ccc <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800413c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800413e:	f003 021f 	and.w	r2, r3, #31
 8004142:	233f      	movs	r3, #63	; 0x3f
 8004144:	4093      	lsls	r3, r2
 8004146:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	495f      	ldr	r1, [pc, #380]	; (80042c8 <HAL_DMA_Init+0x38c>)
 800414c:	4a5f      	ldr	r2, [pc, #380]	; (80042cc <HAL_DMA_Init+0x390>)
 800414e:	4293      	cmp	r3, r2
 8004150:	bf18      	it	ne
 8004152:	428b      	cmpne	r3, r1
 8004154:	d042      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004156:	3218      	adds	r2, #24
 8004158:	4293      	cmp	r3, r2
 800415a:	d03f      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 800415c:	3218      	adds	r2, #24
 800415e:	4293      	cmp	r3, r2
 8004160:	d03c      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004162:	3218      	adds	r2, #24
 8004164:	4293      	cmp	r3, r2
 8004166:	d039      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004168:	3218      	adds	r2, #24
 800416a:	4293      	cmp	r3, r2
 800416c:	d036      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 800416e:	3218      	adds	r2, #24
 8004170:	4293      	cmp	r3, r2
 8004172:	d033      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004174:	3218      	adds	r2, #24
 8004176:	4293      	cmp	r3, r2
 8004178:	d030      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 800417a:	f502 7256 	add.w	r2, r2, #856	; 0x358
 800417e:	4293      	cmp	r3, r2
 8004180:	d02c      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004182:	3218      	adds	r2, #24
 8004184:	4293      	cmp	r3, r2
 8004186:	d029      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004188:	3218      	adds	r2, #24
 800418a:	4293      	cmp	r3, r2
 800418c:	d026      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 800418e:	3218      	adds	r2, #24
 8004190:	4293      	cmp	r3, r2
 8004192:	d023      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 8004194:	3218      	adds	r2, #24
 8004196:	4293      	cmp	r3, r2
 8004198:	d020      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 800419a:	3218      	adds	r2, #24
 800419c:	4293      	cmp	r3, r2
 800419e:	d01d      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041a0:	3218      	adds	r2, #24
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d01a      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041a6:	3218      	adds	r2, #24
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d017      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041ac:	4a48      	ldr	r2, [pc, #288]	; (80042d0 <HAL_DMA_Init+0x394>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d014      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041b2:	3214      	adds	r2, #20
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d011      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041b8:	3214      	adds	r2, #20
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00e      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041be:	3214      	adds	r2, #20
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d00b      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041c4:	3214      	adds	r2, #20
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d008      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041ca:	3214      	adds	r2, #20
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d005      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041d0:	3214      	adds	r2, #20
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d002      	beq.n	80041dc <HAL_DMA_Init+0x2a0>
 80041d6:	3214      	adds	r2, #20
 80041d8:	4293      	cmp	r3, r2
 80041da:	d113      	bne.n	8004204 <HAL_DMA_Init+0x2c8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80041dc:	4620      	mov	r0, r4
 80041de:	f7ff fe19 	bl	8003e14 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80041e2:	68a3      	ldr	r3, [r4, #8]
 80041e4:	2b80      	cmp	r3, #128	; 0x80
 80041e6:	d059      	beq.n	800429c <HAL_DMA_Init+0x360>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041e8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80041ea:	7922      	ldrb	r2, [r4, #4]
 80041ec:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041f0:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80041f2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80041f4:	6863      	ldr	r3, [r4, #4]
 80041f6:	3b01      	subs	r3, #1
 80041f8:	2b07      	cmp	r3, #7
 80041fa:	d952      	bls.n	80042a2 <HAL_DMA_Init+0x366>
      hdma->DMAmuxRequestGen = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	66e3      	str	r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004200:	6723      	str	r3, [r4, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004202:	6763      	str	r3, [r4, #116]	; 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004204:	2000      	movs	r0, #0
 8004206:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8004208:	2301      	movs	r3, #1
 800420a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800420e:	e743      	b.n	8004098 <HAL_DMA_Init+0x15c>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004210:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004212:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004214:	4301      	orrs	r1, r0
 8004216:	430a      	orrs	r2, r1
 8004218:	e761      	b.n	80040de <HAL_DMA_Init+0x1a2>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800421a:	2340      	movs	r3, #64	; 0x40
 800421c:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 800421e:	2001      	movs	r0, #1
 8004220:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
          return HAL_ERROR;
 8004224:	e738      	b.n	8004098 <HAL_DMA_Init+0x15c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004226:	2202      	movs	r2, #2
 8004228:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800422c:	2200      	movs	r2, #0
 800422e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004232:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004234:	4927      	ldr	r1, [pc, #156]	; (80042d4 <HAL_DMA_Init+0x398>)
 8004236:	4011      	ands	r1, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004238:	68a2      	ldr	r2, [r4, #8]
 800423a:	2a40      	cmp	r2, #64	; 0x40
 800423c:	d02c      	beq.n	8004298 <HAL_DMA_Init+0x35c>
 800423e:	2a80      	cmp	r2, #128	; 0x80
 8004240:	d027      	beq.n	8004292 <HAL_DMA_Init+0x356>
 8004242:	2200      	movs	r2, #0
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004244:	68e0      	ldr	r0, [r4, #12]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004246:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800424a:	6920      	ldr	r0, [r4, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800424c:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004250:	6960      	ldr	r0, [r4, #20]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004252:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004256:	69a0      	ldr	r0, [r4, #24]
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004258:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800425c:	69e0      	ldr	r0, [r4, #28]
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800425e:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004262:	6a20      	ldr	r0, [r4, #32]
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004264:	ea42 1210 	orr.w	r2, r2, r0, lsr #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004268:	430a      	orrs	r2, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800426a:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800426c:	6822      	ldr	r2, [r4, #0]
 800426e:	4b1a      	ldr	r3, [pc, #104]	; (80042d8 <HAL_DMA_Init+0x39c>)
 8004270:	4413      	add	r3, r2
 8004272:	4a1a      	ldr	r2, [pc, #104]	; (80042dc <HAL_DMA_Init+0x3a0>)
 8004274:	fba2 2303 	umull	r2, r3, r2, r3
 8004278:	091b      	lsrs	r3, r3, #4
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800427e:	4620      	mov	r0, r4
 8004280:	f7ff fd24 	bl	8003ccc <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004284:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004286:	f002 011f 	and.w	r1, r2, #31
 800428a:	2201      	movs	r2, #1
 800428c:	408a      	lsls	r2, r1
 800428e:	6042      	str	r2, [r0, #4]
 8004290:	e75a      	b.n	8004148 <HAL_DMA_Init+0x20c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004292:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004296:	e7d5      	b.n	8004244 <HAL_DMA_Init+0x308>
 8004298:	2210      	movs	r2, #16
 800429a:	e7d3      	b.n	8004244 <HAL_DMA_Init+0x308>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800429c:	2300      	movs	r3, #0
 800429e:	6063      	str	r3, [r4, #4]
 80042a0:	e7a2      	b.n	80041e8 <HAL_DMA_Init+0x2ac>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80042a2:	4620      	mov	r0, r4
 80042a4:	f7ff fe0c 	bl	8003ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80042a8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042ae:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80042b0:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80042b2:	605a      	str	r2, [r3, #4]
 80042b4:	e7a6      	b.n	8004204 <HAL_DMA_Init+0x2c8>
    return HAL_ERROR;
 80042b6:	2001      	movs	r0, #1
 80042b8:	e6ee      	b.n	8004098 <HAL_DMA_Init+0x15c>
 80042ba:	bf00      	nop
 80042bc:	fe10803f 	.word	0xfe10803f
 80042c0:	5c001000 	.word	0x5c001000
 80042c4:	ffff0000 	.word	0xffff0000
 80042c8:	40020010 	.word	0x40020010
 80042cc:	40020028 	.word	0x40020028
 80042d0:	58025408 	.word	0x58025408
 80042d4:	fffe000f 	.word	0xfffe000f
 80042d8:	a7fdabf8 	.word	0xa7fdabf8
 80042dc:	cccccccd 	.word	0xcccccccd

080042e0 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80042e0:	2800      	cmp	r0, #0
 80042e2:	f000 813e 	beq.w	8004562 <HAL_DMA_Start_IT+0x282>
{
 80042e6:	b570      	push	{r4, r5, r6, lr}
 80042e8:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80042ea:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80042ee:	2801      	cmp	r0, #1
 80042f0:	f000 8139 	beq.w	8004566 <HAL_DMA_Start_IT+0x286>
 80042f4:	2001      	movs	r0, #1
 80042f6:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80042fa:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 80042fe:	b2c0      	uxtb	r0, r0
 8004300:	2801      	cmp	r0, #1
 8004302:	d007      	beq.n	8004314 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004304:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004308:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800430a:	2300      	movs	r3, #0
 800430c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_ERROR;
 8004310:	2001      	movs	r0, #1
}
 8004312:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8004314:	2002      	movs	r0, #2
 8004316:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800431a:	2000      	movs	r0, #0
 800431c:	6560      	str	r0, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 800431e:	6820      	ldr	r0, [r4, #0]
 8004320:	4e92      	ldr	r6, [pc, #584]	; (800456c <HAL_DMA_Start_IT+0x28c>)
 8004322:	4d93      	ldr	r5, [pc, #588]	; (8004570 <HAL_DMA_Start_IT+0x290>)
 8004324:	42a8      	cmp	r0, r5
 8004326:	bf18      	it	ne
 8004328:	42b0      	cmpne	r0, r6
 800432a:	d02f      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 800432c:	3518      	adds	r5, #24
 800432e:	42a8      	cmp	r0, r5
 8004330:	d02c      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004332:	3518      	adds	r5, #24
 8004334:	42a8      	cmp	r0, r5
 8004336:	d029      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004338:	3518      	adds	r5, #24
 800433a:	42a8      	cmp	r0, r5
 800433c:	d026      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 800433e:	3518      	adds	r5, #24
 8004340:	42a8      	cmp	r0, r5
 8004342:	d023      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004344:	3518      	adds	r5, #24
 8004346:	42a8      	cmp	r0, r5
 8004348:	d020      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 800434a:	3518      	adds	r5, #24
 800434c:	42a8      	cmp	r0, r5
 800434e:	d01d      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004350:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8004354:	42a8      	cmp	r0, r5
 8004356:	d019      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004358:	3518      	adds	r5, #24
 800435a:	42a8      	cmp	r0, r5
 800435c:	d016      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 800435e:	3518      	adds	r5, #24
 8004360:	42a8      	cmp	r0, r5
 8004362:	d013      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004364:	3518      	adds	r5, #24
 8004366:	42a8      	cmp	r0, r5
 8004368:	d010      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 800436a:	3518      	adds	r5, #24
 800436c:	42a8      	cmp	r0, r5
 800436e:	d00d      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004370:	3518      	adds	r5, #24
 8004372:	42a8      	cmp	r0, r5
 8004374:	d00a      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004376:	3518      	adds	r5, #24
 8004378:	42a8      	cmp	r0, r5
 800437a:	d007      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 800437c:	3518      	adds	r5, #24
 800437e:	42a8      	cmp	r0, r5
 8004380:	d004      	beq.n	800438c <HAL_DMA_Start_IT+0xac>
 8004382:	6805      	ldr	r5, [r0, #0]
 8004384:	f025 0501 	bic.w	r5, r5, #1
 8004388:	6005      	str	r5, [r0, #0]
 800438a:	e003      	b.n	8004394 <HAL_DMA_Start_IT+0xb4>
 800438c:	6805      	ldr	r5, [r0, #0]
 800438e:	f025 0501 	bic.w	r5, r5, #1
 8004392:	6005      	str	r5, [r0, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004394:	4620      	mov	r0, r4
 8004396:	f7ff fbbf 	bl	8003b18 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	4973      	ldr	r1, [pc, #460]	; (800456c <HAL_DMA_Start_IT+0x28c>)
 800439e:	4a74      	ldr	r2, [pc, #464]	; (8004570 <HAL_DMA_Start_IT+0x290>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	bf18      	it	ne
 80043a4:	428b      	cmpne	r3, r1
 80043a6:	d038      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043a8:	3218      	adds	r2, #24
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d035      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043ae:	3218      	adds	r2, #24
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d032      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043b4:	3218      	adds	r2, #24
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d02f      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043ba:	3218      	adds	r2, #24
 80043bc:	4293      	cmp	r3, r2
 80043be:	d02c      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043c0:	3218      	adds	r2, #24
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d029      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043c6:	3218      	adds	r2, #24
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d026      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043cc:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d022      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043d4:	3218      	adds	r2, #24
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d01f      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043da:	3218      	adds	r2, #24
 80043dc:	4293      	cmp	r3, r2
 80043de:	d01c      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043e0:	3218      	adds	r2, #24
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d019      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043e6:	3218      	adds	r2, #24
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d016      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043ec:	3218      	adds	r2, #24
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d013      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043f2:	3218      	adds	r2, #24
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d010      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
 80043f8:	3218      	adds	r2, #24
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d00d      	beq.n	800441a <HAL_DMA_Start_IT+0x13a>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	f022 020e 	bic.w	r2, r2, #14
 8004404:	f042 020a 	orr.w	r2, r2, #10
 8004408:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800440a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800440c:	b193      	cbz	r3, 8004434 <HAL_DMA_Start_IT+0x154>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800440e:	6822      	ldr	r2, [r4, #0]
 8004410:	6813      	ldr	r3, [r2, #0]
 8004412:	f043 0304 	orr.w	r3, r3, #4
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	e00c      	b.n	8004434 <HAL_DMA_Start_IT+0x154>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	f022 021e 	bic.w	r2, r2, #30
 8004420:	f042 0216 	orr.w	r2, r2, #22
 8004424:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8004426:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004428:	b123      	cbz	r3, 8004434 <HAL_DMA_Start_IT+0x154>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800442a:	6822      	ldr	r2, [r4, #0]
 800442c:	6813      	ldr	r3, [r2, #0]
 800442e:	f043 0308 	orr.w	r3, r3, #8
 8004432:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	494d      	ldr	r1, [pc, #308]	; (800456c <HAL_DMA_Start_IT+0x28c>)
 8004438:	4a4d      	ldr	r2, [pc, #308]	; (8004570 <HAL_DMA_Start_IT+0x290>)
 800443a:	4293      	cmp	r3, r2
 800443c:	bf18      	it	ne
 800443e:	428b      	cmpne	r3, r1
 8004440:	d042      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004442:	3218      	adds	r2, #24
 8004444:	4293      	cmp	r3, r2
 8004446:	d03f      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004448:	3218      	adds	r2, #24
 800444a:	4293      	cmp	r3, r2
 800444c:	d03c      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 800444e:	3218      	adds	r2, #24
 8004450:	4293      	cmp	r3, r2
 8004452:	d039      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004454:	3218      	adds	r2, #24
 8004456:	4293      	cmp	r3, r2
 8004458:	d036      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 800445a:	3218      	adds	r2, #24
 800445c:	4293      	cmp	r3, r2
 800445e:	d033      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004460:	3218      	adds	r2, #24
 8004462:	4293      	cmp	r3, r2
 8004464:	d030      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004466:	f502 7256 	add.w	r2, r2, #856	; 0x358
 800446a:	4293      	cmp	r3, r2
 800446c:	d02c      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 800446e:	3218      	adds	r2, #24
 8004470:	4293      	cmp	r3, r2
 8004472:	d029      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004474:	3218      	adds	r2, #24
 8004476:	4293      	cmp	r3, r2
 8004478:	d026      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 800447a:	3218      	adds	r2, #24
 800447c:	4293      	cmp	r3, r2
 800447e:	d023      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004480:	3218      	adds	r2, #24
 8004482:	4293      	cmp	r3, r2
 8004484:	d020      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004486:	3218      	adds	r2, #24
 8004488:	4293      	cmp	r3, r2
 800448a:	d01d      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 800448c:	3218      	adds	r2, #24
 800448e:	4293      	cmp	r3, r2
 8004490:	d01a      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004492:	3218      	adds	r2, #24
 8004494:	4293      	cmp	r3, r2
 8004496:	d017      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 8004498:	4a36      	ldr	r2, [pc, #216]	; (8004574 <HAL_DMA_Start_IT+0x294>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d014      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 800449e:	3214      	adds	r2, #20
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d011      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 80044a4:	3214      	adds	r2, #20
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d00e      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 80044aa:	3214      	adds	r2, #20
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d00b      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 80044b0:	3214      	adds	r2, #20
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d008      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 80044b6:	3214      	adds	r2, #20
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d005      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 80044bc:	3214      	adds	r2, #20
 80044be:	4293      	cmp	r3, r2
 80044c0:	d002      	beq.n	80044c8 <HAL_DMA_Start_IT+0x1e8>
 80044c2:	3214      	adds	r2, #20
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d10e      	bne.n	80044e6 <HAL_DMA_Start_IT+0x206>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80044c8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80044d0:	d003      	beq.n	80044da <HAL_DMA_Start_IT+0x1fa>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044d8:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80044da:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80044dc:	b11b      	cbz	r3, 80044e6 <HAL_DMA_Start_IT+0x206>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044e4:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80044e6:	6823      	ldr	r3, [r4, #0]
 80044e8:	4920      	ldr	r1, [pc, #128]	; (800456c <HAL_DMA_Start_IT+0x28c>)
 80044ea:	4a21      	ldr	r2, [pc, #132]	; (8004570 <HAL_DMA_Start_IT+0x290>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	bf18      	it	ne
 80044f0:	428b      	cmpne	r3, r1
 80044f2:	d030      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 80044f4:	3218      	adds	r2, #24
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d02d      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 80044fa:	3218      	adds	r2, #24
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d02a      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004500:	3218      	adds	r2, #24
 8004502:	4293      	cmp	r3, r2
 8004504:	d027      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004506:	3218      	adds	r2, #24
 8004508:	4293      	cmp	r3, r2
 800450a:	d024      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 800450c:	3218      	adds	r2, #24
 800450e:	4293      	cmp	r3, r2
 8004510:	d021      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004512:	3218      	adds	r2, #24
 8004514:	4293      	cmp	r3, r2
 8004516:	d01e      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004518:	f502 7256 	add.w	r2, r2, #856	; 0x358
 800451c:	4293      	cmp	r3, r2
 800451e:	d01a      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004520:	3218      	adds	r2, #24
 8004522:	4293      	cmp	r3, r2
 8004524:	d017      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004526:	3218      	adds	r2, #24
 8004528:	4293      	cmp	r3, r2
 800452a:	d014      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 800452c:	3218      	adds	r2, #24
 800452e:	4293      	cmp	r3, r2
 8004530:	d011      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004532:	3218      	adds	r2, #24
 8004534:	4293      	cmp	r3, r2
 8004536:	d00e      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004538:	3218      	adds	r2, #24
 800453a:	4293      	cmp	r3, r2
 800453c:	d00b      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 800453e:	3218      	adds	r2, #24
 8004540:	4293      	cmp	r3, r2
 8004542:	d008      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 8004544:	3218      	adds	r2, #24
 8004546:	4293      	cmp	r3, r2
 8004548:	d005      	beq.n	8004556 <HAL_DMA_Start_IT+0x276>
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	f042 0201 	orr.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004552:	2000      	movs	r0, #0
 8004554:	e6dd      	b.n	8004312 <HAL_DMA_Start_IT+0x32>
    __HAL_DMA_ENABLE(hdma);
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	f042 0201 	orr.w	r2, r2, #1
 800455c:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800455e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004560:	e6d7      	b.n	8004312 <HAL_DMA_Start_IT+0x32>
    return HAL_ERROR;
 8004562:	2001      	movs	r0, #1
}
 8004564:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8004566:	2002      	movs	r0, #2
 8004568:	e6d3      	b.n	8004312 <HAL_DMA_Start_IT+0x32>
 800456a:	bf00      	nop
 800456c:	40020010 	.word	0x40020010
 8004570:	40020028 	.word	0x40020028
 8004574:	58025408 	.word	0x58025408

08004578 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8004578:	2800      	cmp	r0, #0
 800457a:	f000 8128 	beq.w	80047ce <HAL_DMA_Abort_IT+0x256>
{
 800457e:	b508      	push	{r3, lr}
 8004580:	4602      	mov	r2, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004582:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d003      	beq.n	8004594 <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800458c:	2380      	movs	r3, #128	; 0x80
 800458e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8004590:	2001      	movs	r0, #1
}
 8004592:	bd08      	pop	{r3, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004594:	6803      	ldr	r3, [r0, #0]
 8004596:	4890      	ldr	r0, [pc, #576]	; (80047d8 <HAL_DMA_Abort_IT+0x260>)
 8004598:	4990      	ldr	r1, [pc, #576]	; (80047dc <HAL_DMA_Abort_IT+0x264>)
 800459a:	428b      	cmp	r3, r1
 800459c:	bf18      	it	ne
 800459e:	4283      	cmpne	r3, r0
 80045a0:	bf0c      	ite	eq
 80045a2:	2001      	moveq	r0, #1
 80045a4:	2000      	movne	r0, #0
 80045a6:	d065      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045a8:	3118      	adds	r1, #24
 80045aa:	428b      	cmp	r3, r1
 80045ac:	d062      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045ae:	3118      	adds	r1, #24
 80045b0:	428b      	cmp	r3, r1
 80045b2:	d05f      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045b4:	3118      	adds	r1, #24
 80045b6:	428b      	cmp	r3, r1
 80045b8:	d05c      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045ba:	3118      	adds	r1, #24
 80045bc:	428b      	cmp	r3, r1
 80045be:	d059      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045c0:	3118      	adds	r1, #24
 80045c2:	428b      	cmp	r3, r1
 80045c4:	d056      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045c6:	3118      	adds	r1, #24
 80045c8:	428b      	cmp	r3, r1
 80045ca:	d053      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045cc:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80045d0:	428b      	cmp	r3, r1
 80045d2:	d04f      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045d4:	3118      	adds	r1, #24
 80045d6:	428b      	cmp	r3, r1
 80045d8:	d04c      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045da:	3118      	adds	r1, #24
 80045dc:	428b      	cmp	r3, r1
 80045de:	d049      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045e0:	3118      	adds	r1, #24
 80045e2:	428b      	cmp	r3, r1
 80045e4:	d046      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045e6:	3118      	adds	r1, #24
 80045e8:	428b      	cmp	r3, r1
 80045ea:	d043      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045ec:	3118      	adds	r1, #24
 80045ee:	428b      	cmp	r3, r1
 80045f0:	d040      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045f2:	3118      	adds	r1, #24
 80045f4:	428b      	cmp	r3, r1
 80045f6:	d03d      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
 80045f8:	3118      	adds	r1, #24
 80045fa:	428b      	cmp	r3, r1
 80045fc:	d03a      	beq.n	8004674 <HAL_DMA_Abort_IT+0xfc>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80045fe:	6819      	ldr	r1, [r3, #0]
 8004600:	f021 010e 	bic.w	r1, r1, #14
 8004604:	6019      	str	r1, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8004606:	6813      	ldr	r3, [r2, #0]
 8004608:	4873      	ldr	r0, [pc, #460]	; (80047d8 <HAL_DMA_Abort_IT+0x260>)
 800460a:	4974      	ldr	r1, [pc, #464]	; (80047dc <HAL_DMA_Abort_IT+0x264>)
 800460c:	428b      	cmp	r3, r1
 800460e:	bf18      	it	ne
 8004610:	4283      	cmpne	r3, r0
 8004612:	d06a      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004614:	4972      	ldr	r1, [pc, #456]	; (80047e0 <HAL_DMA_Abort_IT+0x268>)
 8004616:	428b      	cmp	r3, r1
 8004618:	d067      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 800461a:	3118      	adds	r1, #24
 800461c:	428b      	cmp	r3, r1
 800461e:	d064      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004620:	3118      	adds	r1, #24
 8004622:	428b      	cmp	r3, r1
 8004624:	d061      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004626:	3118      	adds	r1, #24
 8004628:	428b      	cmp	r3, r1
 800462a:	d05e      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 800462c:	3118      	adds	r1, #24
 800462e:	428b      	cmp	r3, r1
 8004630:	d05b      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004632:	3118      	adds	r1, #24
 8004634:	428b      	cmp	r3, r1
 8004636:	d058      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004638:	f501 7156 	add.w	r1, r1, #856	; 0x358
 800463c:	428b      	cmp	r3, r1
 800463e:	d054      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004640:	3118      	adds	r1, #24
 8004642:	428b      	cmp	r3, r1
 8004644:	d051      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004646:	3118      	adds	r1, #24
 8004648:	428b      	cmp	r3, r1
 800464a:	d04e      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 800464c:	3118      	adds	r1, #24
 800464e:	428b      	cmp	r3, r1
 8004650:	d04b      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004652:	3118      	adds	r1, #24
 8004654:	428b      	cmp	r3, r1
 8004656:	d048      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004658:	3118      	adds	r1, #24
 800465a:	428b      	cmp	r3, r1
 800465c:	d045      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 800465e:	3118      	adds	r1, #24
 8004660:	428b      	cmp	r3, r1
 8004662:	d042      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 8004664:	3118      	adds	r1, #24
 8004666:	428b      	cmp	r3, r1
 8004668:	d03f      	beq.n	80046ea <HAL_DMA_Abort_IT+0x172>
 800466a:	6819      	ldr	r1, [r3, #0]
 800466c:	f021 0101 	bic.w	r1, r1, #1
 8004670:	6019      	str	r1, [r3, #0]
 8004672:	e03e      	b.n	80046f2 <HAL_DMA_Abort_IT+0x17a>
      hdma->State = HAL_DMA_STATE_ABORT;
 8004674:	2104      	movs	r1, #4
 8004676:	f882 1035 	strb.w	r1, [r2, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800467a:	bb80      	cbnz	r0, 80046de <HAL_DMA_Abort_IT+0x166>
 800467c:	4a58      	ldr	r2, [pc, #352]	; (80047e0 <HAL_DMA_Abort_IT+0x268>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d02d      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 8004682:	3218      	adds	r2, #24
 8004684:	4293      	cmp	r3, r2
 8004686:	d02a      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 8004688:	3218      	adds	r2, #24
 800468a:	4293      	cmp	r3, r2
 800468c:	d027      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 800468e:	3218      	adds	r2, #24
 8004690:	4293      	cmp	r3, r2
 8004692:	d024      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 8004694:	3218      	adds	r2, #24
 8004696:	4293      	cmp	r3, r2
 8004698:	d021      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 800469a:	3218      	adds	r2, #24
 800469c:	4293      	cmp	r3, r2
 800469e:	d01e      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046a0:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d01a      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046a8:	3218      	adds	r2, #24
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d017      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046ae:	3218      	adds	r2, #24
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d014      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046b4:	3218      	adds	r2, #24
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d011      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046ba:	3218      	adds	r2, #24
 80046bc:	4293      	cmp	r3, r2
 80046be:	d00e      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046c0:	3218      	adds	r2, #24
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00b      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046c6:	3218      	adds	r2, #24
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d008      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046cc:	3218      	adds	r2, #24
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d005      	beq.n	80046de <HAL_DMA_Abort_IT+0x166>
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	f022 0201 	bic.w	r2, r2, #1
 80046d8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80046da:	2000      	movs	r0, #0
 80046dc:	e759      	b.n	8004592 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	f022 0201 	bic.w	r2, r2, #1
 80046e4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80046e6:	2000      	movs	r0, #0
      __HAL_DMA_DISABLE(hdma);
 80046e8:	e753      	b.n	8004592 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 80046ea:	6819      	ldr	r1, [r3, #0]
 80046ec:	f021 0101 	bic.w	r1, r1, #1
 80046f0:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80046f2:	6813      	ldr	r3, [r2, #0]
 80046f4:	4838      	ldr	r0, [pc, #224]	; (80047d8 <HAL_DMA_Abort_IT+0x260>)
 80046f6:	4939      	ldr	r1, [pc, #228]	; (80047dc <HAL_DMA_Abort_IT+0x264>)
 80046f8:	428b      	cmp	r3, r1
 80046fa:	bf18      	it	ne
 80046fc:	4283      	cmpne	r3, r0
 80046fe:	d042      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004700:	3118      	adds	r1, #24
 8004702:	428b      	cmp	r3, r1
 8004704:	d03f      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004706:	3118      	adds	r1, #24
 8004708:	428b      	cmp	r3, r1
 800470a:	d03c      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800470c:	3118      	adds	r1, #24
 800470e:	428b      	cmp	r3, r1
 8004710:	d039      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004712:	3118      	adds	r1, #24
 8004714:	428b      	cmp	r3, r1
 8004716:	d036      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004718:	3118      	adds	r1, #24
 800471a:	428b      	cmp	r3, r1
 800471c:	d033      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800471e:	3118      	adds	r1, #24
 8004720:	428b      	cmp	r3, r1
 8004722:	d030      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004724:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8004728:	428b      	cmp	r3, r1
 800472a:	d02c      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800472c:	3118      	adds	r1, #24
 800472e:	428b      	cmp	r3, r1
 8004730:	d029      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004732:	3118      	adds	r1, #24
 8004734:	428b      	cmp	r3, r1
 8004736:	d026      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004738:	3118      	adds	r1, #24
 800473a:	428b      	cmp	r3, r1
 800473c:	d023      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800473e:	3118      	adds	r1, #24
 8004740:	428b      	cmp	r3, r1
 8004742:	d020      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004744:	3118      	adds	r1, #24
 8004746:	428b      	cmp	r3, r1
 8004748:	d01d      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800474a:	3118      	adds	r1, #24
 800474c:	428b      	cmp	r3, r1
 800474e:	d01a      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004750:	3118      	adds	r1, #24
 8004752:	428b      	cmp	r3, r1
 8004754:	d017      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004756:	4923      	ldr	r1, [pc, #140]	; (80047e4 <HAL_DMA_Abort_IT+0x26c>)
 8004758:	428b      	cmp	r3, r1
 800475a:	d014      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800475c:	3114      	adds	r1, #20
 800475e:	428b      	cmp	r3, r1
 8004760:	d011      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004762:	3114      	adds	r1, #20
 8004764:	428b      	cmp	r3, r1
 8004766:	d00e      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004768:	3114      	adds	r1, #20
 800476a:	428b      	cmp	r3, r1
 800476c:	d00b      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800476e:	3114      	adds	r1, #20
 8004770:	428b      	cmp	r3, r1
 8004772:	d008      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004774:	3114      	adds	r1, #20
 8004776:	428b      	cmp	r3, r1
 8004778:	d005      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 800477a:	3114      	adds	r1, #20
 800477c:	428b      	cmp	r3, r1
 800477e:	d002      	beq.n	8004786 <HAL_DMA_Abort_IT+0x20e>
 8004780:	3114      	adds	r1, #20
 8004782:	428b      	cmp	r3, r1
 8004784:	d117      	bne.n	80047b6 <HAL_DMA_Abort_IT+0x23e>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004786:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004788:	680b      	ldr	r3, [r1, #0]
 800478a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800478e:	600b      	str	r3, [r1, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004790:	6d90      	ldr	r0, [r2, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004792:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8004794:	f003 011f 	and.w	r1, r3, #31
 8004798:	2301      	movs	r3, #1
 800479a:	408b      	lsls	r3, r1
 800479c:	6043      	str	r3, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800479e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80047a0:	6e91      	ldr	r1, [r2, #104]	; 0x68
 80047a2:	6059      	str	r1, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80047a4:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
 80047a6:	b133      	cbz	r3, 80047b6 <HAL_DMA_Abort_IT+0x23e>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047a8:	6819      	ldr	r1, [r3, #0]
 80047aa:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80047ae:	6019      	str	r1, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047b0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80047b2:	6f51      	ldr	r1, [r2, #116]	; 0x74
 80047b4:	6059      	str	r1, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80047b6:	2301      	movs	r3, #1
 80047b8:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80047bc:	2300      	movs	r3, #0
 80047be:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 80047c2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80047c4:	b12b      	cbz	r3, 80047d2 <HAL_DMA_Abort_IT+0x25a>
        hdma->XferAbortCallback(hdma);
 80047c6:	4610      	mov	r0, r2
 80047c8:	4798      	blx	r3
  return HAL_OK;
 80047ca:	2000      	movs	r0, #0
 80047cc:	e6e1      	b.n	8004592 <HAL_DMA_Abort_IT+0x1a>
    return HAL_ERROR;
 80047ce:	2001      	movs	r0, #1
}
 80047d0:	4770      	bx	lr
  return HAL_OK;
 80047d2:	2000      	movs	r0, #0
 80047d4:	e6dd      	b.n	8004592 <HAL_DMA_Abort_IT+0x1a>
 80047d6:	bf00      	nop
 80047d8:	40020010 	.word	0x40020010
 80047dc:	40020028 	.word	0x40020028
 80047e0:	40020040 	.word	0x40020040
 80047e4:	58025408 	.word	0x58025408

080047e8 <HAL_DMA_IRQHandler>:
{
 80047e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ea:	b083      	sub	sp, #12
 80047ec:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80047ee:	2300      	movs	r3, #0
 80047f0:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047f2:	4b7d      	ldr	r3, [pc, #500]	; (80049e8 <HAL_DMA_IRQHandler+0x200>)
 80047f4:	681d      	ldr	r5, [r3, #0]
 80047f6:	4b7d      	ldr	r3, [pc, #500]	; (80049ec <HAL_DMA_IRQHandler+0x204>)
 80047f8:	fba3 3505 	umull	r3, r5, r3, r5
 80047fc:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047fe:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr_dma  = regs_dma->ISR;
 8004800:	683e      	ldr	r6, [r7, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8004802:	f8d7 c000 	ldr.w	ip, [r7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004806:	6803      	ldr	r3, [r0, #0]
 8004808:	4979      	ldr	r1, [pc, #484]	; (80049f0 <HAL_DMA_IRQHandler+0x208>)
 800480a:	487a      	ldr	r0, [pc, #488]	; (80049f4 <HAL_DMA_IRQHandler+0x20c>)
 800480c:	4283      	cmp	r3, r0
 800480e:	bf18      	it	ne
 8004810:	428b      	cmpne	r3, r1
 8004812:	bf0c      	ite	eq
 8004814:	2001      	moveq	r0, #1
 8004816:	2000      	movne	r0, #0
 8004818:	d061      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 800481a:	4a77      	ldr	r2, [pc, #476]	; (80049f8 <HAL_DMA_IRQHandler+0x210>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d05e      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004820:	3218      	adds	r2, #24
 8004822:	4293      	cmp	r3, r2
 8004824:	d05b      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004826:	3218      	adds	r2, #24
 8004828:	4293      	cmp	r3, r2
 800482a:	d058      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 800482c:	3218      	adds	r2, #24
 800482e:	4293      	cmp	r3, r2
 8004830:	d055      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004832:	3218      	adds	r2, #24
 8004834:	4293      	cmp	r3, r2
 8004836:	d052      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004838:	3218      	adds	r2, #24
 800483a:	4293      	cmp	r3, r2
 800483c:	d04f      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 800483e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8004842:	4293      	cmp	r3, r2
 8004844:	d04b      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004846:	3218      	adds	r2, #24
 8004848:	4293      	cmp	r3, r2
 800484a:	d048      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 800484c:	3218      	adds	r2, #24
 800484e:	4293      	cmp	r3, r2
 8004850:	d045      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004852:	3218      	adds	r2, #24
 8004854:	4293      	cmp	r3, r2
 8004856:	d042      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004858:	3218      	adds	r2, #24
 800485a:	4293      	cmp	r3, r2
 800485c:	d03f      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 800485e:	3218      	adds	r2, #24
 8004860:	4293      	cmp	r3, r2
 8004862:	d03c      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 8004864:	3218      	adds	r2, #24
 8004866:	4293      	cmp	r3, r2
 8004868:	d039      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
 800486a:	3218      	adds	r2, #24
 800486c:	4293      	cmp	r3, r2
 800486e:	d036      	beq.n	80048de <HAL_DMA_IRQHandler+0xf6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004870:	4962      	ldr	r1, [pc, #392]	; (80049fc <HAL_DMA_IRQHandler+0x214>)
 8004872:	4a63      	ldr	r2, [pc, #396]	; (8004a00 <HAL_DMA_IRQHandler+0x218>)
 8004874:	4293      	cmp	r3, r2
 8004876:	bf18      	it	ne
 8004878:	428b      	cmpne	r3, r1
 800487a:	d012      	beq.n	80048a2 <HAL_DMA_IRQHandler+0xba>
 800487c:	4a61      	ldr	r2, [pc, #388]	; (8004a04 <HAL_DMA_IRQHandler+0x21c>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d00f      	beq.n	80048a2 <HAL_DMA_IRQHandler+0xba>
 8004882:	3214      	adds	r2, #20
 8004884:	4293      	cmp	r3, r2
 8004886:	d00c      	beq.n	80048a2 <HAL_DMA_IRQHandler+0xba>
 8004888:	3214      	adds	r2, #20
 800488a:	4293      	cmp	r3, r2
 800488c:	d009      	beq.n	80048a2 <HAL_DMA_IRQHandler+0xba>
 800488e:	3214      	adds	r2, #20
 8004890:	4293      	cmp	r3, r2
 8004892:	d006      	beq.n	80048a2 <HAL_DMA_IRQHandler+0xba>
 8004894:	3214      	adds	r2, #20
 8004896:	4293      	cmp	r3, r2
 8004898:	d003      	beq.n	80048a2 <HAL_DMA_IRQHandler+0xba>
 800489a:	3214      	adds	r2, #20
 800489c:	4293      	cmp	r3, r2
 800489e:	f040 8261 	bne.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80048a2:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80048a4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80048a6:	f001 011f 	and.w	r1, r1, #31
 80048aa:	2004      	movs	r0, #4
 80048ac:	4088      	lsls	r0, r1
 80048ae:	ea10 0f0c 	tst.w	r0, ip
 80048b2:	f000 82a7 	beq.w	8004e04 <HAL_DMA_IRQHandler+0x61c>
 80048b6:	f012 0f04 	tst.w	r2, #4
 80048ba:	f000 82a3 	beq.w	8004e04 <HAL_DMA_IRQHandler+0x61c>
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80048be:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048c0:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80048c4:	f000 825a 	beq.w	8004d7c <HAL_DMA_IRQHandler+0x594>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80048c8:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80048cc:	f040 8250 	bne.w	8004d70 <HAL_DMA_IRQHandler+0x588>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 8246 	beq.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1HalfCpltCallback(hdma);
 80048d8:	4620      	mov	r0, r4
 80048da:	4798      	blx	r3
 80048dc:	e242      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80048de:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80048e0:	f002 011f 	and.w	r1, r2, #31
 80048e4:	2208      	movs	r2, #8
 80048e6:	408a      	lsls	r2, r1
 80048e8:	4232      	tst	r2, r6
 80048ea:	d041      	beq.n	8004970 <HAL_DMA_IRQHandler+0x188>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80048ec:	bb70      	cbnz	r0, 800494c <HAL_DMA_IRQHandler+0x164>
 80048ee:	4a42      	ldr	r2, [pc, #264]	; (80049f8 <HAL_DMA_IRQHandler+0x210>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d02b      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 80048f4:	3218      	adds	r2, #24
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d028      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 80048fa:	3218      	adds	r2, #24
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d025      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004900:	3218      	adds	r2, #24
 8004902:	4293      	cmp	r3, r2
 8004904:	d022      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004906:	3218      	adds	r2, #24
 8004908:	4293      	cmp	r3, r2
 800490a:	d01f      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 800490c:	3218      	adds	r2, #24
 800490e:	4293      	cmp	r3, r2
 8004910:	d01c      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004912:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8004916:	4293      	cmp	r3, r2
 8004918:	d018      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 800491a:	3218      	adds	r2, #24
 800491c:	4293      	cmp	r3, r2
 800491e:	d015      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004920:	3218      	adds	r2, #24
 8004922:	4293      	cmp	r3, r2
 8004924:	d012      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004926:	3218      	adds	r2, #24
 8004928:	4293      	cmp	r3, r2
 800492a:	d00f      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 800492c:	3218      	adds	r2, #24
 800492e:	4293      	cmp	r3, r2
 8004930:	d00c      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004932:	3218      	adds	r2, #24
 8004934:	4293      	cmp	r3, r2
 8004936:	d009      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004938:	3218      	adds	r2, #24
 800493a:	4293      	cmp	r3, r2
 800493c:	d006      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 800493e:	3218      	adds	r2, #24
 8004940:	4293      	cmp	r3, r2
 8004942:	d003      	beq.n	800494c <HAL_DMA_IRQHandler+0x164>
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800494a:	e002      	b.n	8004952 <HAL_DMA_IRQHandler+0x16a>
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8004952:	b16a      	cbz	r2, 8004970 <HAL_DMA_IRQHandler+0x188>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	f022 0204 	bic.w	r2, r2, #4
 800495a:	601a      	str	r2, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800495c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800495e:	f003 021f 	and.w	r2, r3, #31
 8004962:	2308      	movs	r3, #8
 8004964:	4093      	lsls	r3, r2
 8004966:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004968:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800496a:	f043 0301 	orr.w	r3, r3, #1
 800496e:	6563      	str	r3, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004970:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004972:	f002 021f 	and.w	r2, r2, #31
 8004976:	fa26 f302 	lsr.w	r3, r6, r2
 800497a:	f013 0f01 	tst.w	r3, #1
 800497e:	d047      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	481b      	ldr	r0, [pc, #108]	; (80049f0 <HAL_DMA_IRQHandler+0x208>)
 8004984:	491b      	ldr	r1, [pc, #108]	; (80049f4 <HAL_DMA_IRQHandler+0x20c>)
 8004986:	428b      	cmp	r3, r1
 8004988:	bf18      	it	ne
 800498a:	4283      	cmpne	r3, r0
 800498c:	d03c      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 800498e:	3118      	adds	r1, #24
 8004990:	428b      	cmp	r3, r1
 8004992:	d039      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 8004994:	3118      	adds	r1, #24
 8004996:	428b      	cmp	r3, r1
 8004998:	d036      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 800499a:	3118      	adds	r1, #24
 800499c:	428b      	cmp	r3, r1
 800499e:	d033      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049a0:	3118      	adds	r1, #24
 80049a2:	428b      	cmp	r3, r1
 80049a4:	d030      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049a6:	3118      	adds	r1, #24
 80049a8:	428b      	cmp	r3, r1
 80049aa:	d02d      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049ac:	3118      	adds	r1, #24
 80049ae:	428b      	cmp	r3, r1
 80049b0:	d02a      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049b2:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80049b6:	428b      	cmp	r3, r1
 80049b8:	d026      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049ba:	3118      	adds	r1, #24
 80049bc:	428b      	cmp	r3, r1
 80049be:	d023      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049c0:	3118      	adds	r1, #24
 80049c2:	428b      	cmp	r3, r1
 80049c4:	d020      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049c6:	3118      	adds	r1, #24
 80049c8:	428b      	cmp	r3, r1
 80049ca:	d01d      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049cc:	3118      	adds	r1, #24
 80049ce:	428b      	cmp	r3, r1
 80049d0:	d01a      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049d2:	3118      	adds	r1, #24
 80049d4:	428b      	cmp	r3, r1
 80049d6:	d017      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049d8:	3118      	adds	r1, #24
 80049da:	428b      	cmp	r3, r1
 80049dc:	d014      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049de:	3118      	adds	r1, #24
 80049e0:	428b      	cmp	r3, r1
 80049e2:	d011      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x220>
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	e013      	b.n	8004a10 <HAL_DMA_IRQHandler+0x228>
 80049e8:	24000074 	.word	0x24000074
 80049ec:	1b4e81b5 	.word	0x1b4e81b5
 80049f0:	40020010 	.word	0x40020010
 80049f4:	40020028 	.word	0x40020028
 80049f8:	40020040 	.word	0x40020040
 80049fc:	58025408 	.word	0x58025408
 8004a00:	5802541c 	.word	0x5802541c
 8004a04:	58025430 	.word	0x58025430
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004a0e:	d13b      	bne.n	8004a88 <HAL_DMA_IRQHandler+0x2a0>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004a10:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004a12:	f003 031f 	and.w	r3, r3, #31
 8004a16:	2204      	movs	r2, #4
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	4233      	tst	r3, r6
 8004a1e:	d03f      	beq.n	8004aa0 <HAL_DMA_IRQHandler+0x2b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004a20:	6822      	ldr	r2, [r4, #0]
 8004a22:	4896      	ldr	r0, [pc, #600]	; (8004c7c <HAL_DMA_IRQHandler+0x494>)
 8004a24:	4996      	ldr	r1, [pc, #600]	; (8004c80 <HAL_DMA_IRQHandler+0x498>)
 8004a26:	428a      	cmp	r2, r1
 8004a28:	bf18      	it	ne
 8004a2a:	4282      	cmpne	r2, r0
 8004a2c:	d034      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a2e:	3118      	adds	r1, #24
 8004a30:	428a      	cmp	r2, r1
 8004a32:	d031      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a34:	3118      	adds	r1, #24
 8004a36:	428a      	cmp	r2, r1
 8004a38:	d02e      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a3a:	3118      	adds	r1, #24
 8004a3c:	428a      	cmp	r2, r1
 8004a3e:	d02b      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a40:	3118      	adds	r1, #24
 8004a42:	428a      	cmp	r2, r1
 8004a44:	d028      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a46:	3118      	adds	r1, #24
 8004a48:	428a      	cmp	r2, r1
 8004a4a:	d025      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a4c:	3118      	adds	r1, #24
 8004a4e:	428a      	cmp	r2, r1
 8004a50:	d022      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a52:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8004a56:	428a      	cmp	r2, r1
 8004a58:	d01e      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a5a:	3118      	adds	r1, #24
 8004a5c:	428a      	cmp	r2, r1
 8004a5e:	d01b      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a60:	3118      	adds	r1, #24
 8004a62:	428a      	cmp	r2, r1
 8004a64:	d018      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a66:	3118      	adds	r1, #24
 8004a68:	428a      	cmp	r2, r1
 8004a6a:	d015      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a6c:	3118      	adds	r1, #24
 8004a6e:	428a      	cmp	r2, r1
 8004a70:	d012      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a72:	3118      	adds	r1, #24
 8004a74:	428a      	cmp	r2, r1
 8004a76:	d00f      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a78:	3118      	adds	r1, #24
 8004a7a:	428a      	cmp	r2, r1
 8004a7c:	d00c      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a7e:	3118      	adds	r1, #24
 8004a80:	428a      	cmp	r2, r1
 8004a82:	d009      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x2b0>
 8004a84:	6813      	ldr	r3, [r2, #0]
 8004a86:	e00b      	b.n	8004aa0 <HAL_DMA_IRQHandler+0x2b8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004a88:	2301      	movs	r3, #1
 8004a8a:	4093      	lsls	r3, r2
 8004a8c:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a8e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a90:	f043 0302 	orr.w	r3, r3, #2
 8004a94:	6563      	str	r3, [r4, #84]	; 0x54
 8004a96:	e7bb      	b.n	8004a10 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004a98:	6812      	ldr	r2, [r2, #0]
 8004a9a:	f012 0f02 	tst.w	r2, #2
 8004a9e:	d13d      	bne.n	8004b1c <HAL_DMA_IRQHandler+0x334>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004aa0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004aa2:	f003 031f 	and.w	r3, r3, #31
 8004aa6:	2210      	movs	r2, #16
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	4233      	tst	r3, r6
 8004aae:	d05f      	beq.n	8004b70 <HAL_DMA_IRQHandler+0x388>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004ab0:	6822      	ldr	r2, [r4, #0]
 8004ab2:	4872      	ldr	r0, [pc, #456]	; (8004c7c <HAL_DMA_IRQHandler+0x494>)
 8004ab4:	4972      	ldr	r1, [pc, #456]	; (8004c80 <HAL_DMA_IRQHandler+0x498>)
 8004ab6:	428a      	cmp	r2, r1
 8004ab8:	bf18      	it	ne
 8004aba:	4282      	cmpne	r2, r0
 8004abc:	d034      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004abe:	3118      	adds	r1, #24
 8004ac0:	428a      	cmp	r2, r1
 8004ac2:	d031      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004ac4:	3118      	adds	r1, #24
 8004ac6:	428a      	cmp	r2, r1
 8004ac8:	d02e      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004aca:	3118      	adds	r1, #24
 8004acc:	428a      	cmp	r2, r1
 8004ace:	d02b      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004ad0:	3118      	adds	r1, #24
 8004ad2:	428a      	cmp	r2, r1
 8004ad4:	d028      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004ad6:	3118      	adds	r1, #24
 8004ad8:	428a      	cmp	r2, r1
 8004ada:	d025      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004adc:	3118      	adds	r1, #24
 8004ade:	428a      	cmp	r2, r1
 8004ae0:	d022      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004ae2:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8004ae6:	428a      	cmp	r2, r1
 8004ae8:	d01e      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004aea:	3118      	adds	r1, #24
 8004aec:	428a      	cmp	r2, r1
 8004aee:	d01b      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004af0:	3118      	adds	r1, #24
 8004af2:	428a      	cmp	r2, r1
 8004af4:	d018      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004af6:	3118      	adds	r1, #24
 8004af8:	428a      	cmp	r2, r1
 8004afa:	d015      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004afc:	3118      	adds	r1, #24
 8004afe:	428a      	cmp	r2, r1
 8004b00:	d012      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004b02:	3118      	adds	r1, #24
 8004b04:	428a      	cmp	r2, r1
 8004b06:	d00f      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004b08:	3118      	adds	r1, #24
 8004b0a:	428a      	cmp	r2, r1
 8004b0c:	d00c      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004b0e:	3118      	adds	r1, #24
 8004b10:	428a      	cmp	r2, r1
 8004b12:	d009      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x340>
 8004b14:	6812      	ldr	r2, [r2, #0]
 8004b16:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8004b1a:	e008      	b.n	8004b2e <HAL_DMA_IRQHandler+0x346>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004b1c:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004b20:	f043 0304 	orr.w	r3, r3, #4
 8004b24:	6563      	str	r3, [r4, #84]	; 0x54
 8004b26:	e7bb      	b.n	8004aa0 <HAL_DMA_IRQHandler+0x2b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004b28:	6812      	ldr	r2, [r2, #0]
 8004b2a:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8004b2e:	b1fa      	cbz	r2, 8004b70 <HAL_DMA_IRQHandler+0x388>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004b30:	60bb      	str	r3, [r7, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004b32:	6823      	ldr	r3, [r4, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8004b3a:	d00d      	beq.n	8004b58 <HAL_DMA_IRQHandler+0x370>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004b42:	d104      	bne.n	8004b4e <HAL_DMA_IRQHandler+0x366>
            if(hdma->XferHalfCpltCallback != NULL)
 8004b44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b46:	b19b      	cbz	r3, 8004b70 <HAL_DMA_IRQHandler+0x388>
              hdma->XferHalfCpltCallback(hdma);
 8004b48:	4620      	mov	r0, r4
 8004b4a:	4798      	blx	r3
 8004b4c:	e010      	b.n	8004b70 <HAL_DMA_IRQHandler+0x388>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004b4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004b50:	b173      	cbz	r3, 8004b70 <HAL_DMA_IRQHandler+0x388>
              hdma->XferM1HalfCpltCallback(hdma);
 8004b52:	4620      	mov	r0, r4
 8004b54:	4798      	blx	r3
 8004b56:	e00b      	b.n	8004b70 <HAL_DMA_IRQHandler+0x388>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004b5e:	d103      	bne.n	8004b68 <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	f022 0208 	bic.w	r2, r2, #8
 8004b66:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8004b68:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b6a:	b10b      	cbz	r3, 8004b70 <HAL_DMA_IRQHandler+0x388>
            hdma->XferHalfCpltCallback(hdma);
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b70:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004b72:	f003 031f 	and.w	r3, r3, #31
 8004b76:	2220      	movs	r2, #32
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	4233      	tst	r3, r6
 8004b7e:	f000 8093 	beq.w	8004ca8 <HAL_DMA_IRQHandler+0x4c0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004b82:	6822      	ldr	r2, [r4, #0]
 8004b84:	483d      	ldr	r0, [pc, #244]	; (8004c7c <HAL_DMA_IRQHandler+0x494>)
 8004b86:	493e      	ldr	r1, [pc, #248]	; (8004c80 <HAL_DMA_IRQHandler+0x498>)
 8004b88:	428a      	cmp	r2, r1
 8004b8a:	bf18      	it	ne
 8004b8c:	4282      	cmpne	r2, r0
 8004b8e:	d02e      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004b90:	3118      	adds	r1, #24
 8004b92:	428a      	cmp	r2, r1
 8004b94:	d02b      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004b96:	3118      	adds	r1, #24
 8004b98:	428a      	cmp	r2, r1
 8004b9a:	d028      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004b9c:	3118      	adds	r1, #24
 8004b9e:	428a      	cmp	r2, r1
 8004ba0:	d025      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004ba2:	3118      	adds	r1, #24
 8004ba4:	428a      	cmp	r2, r1
 8004ba6:	d022      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004ba8:	3118      	adds	r1, #24
 8004baa:	428a      	cmp	r2, r1
 8004bac:	d01f      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bae:	3118      	adds	r1, #24
 8004bb0:	428a      	cmp	r2, r1
 8004bb2:	d01c      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bb4:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8004bb8:	428a      	cmp	r2, r1
 8004bba:	d018      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bbc:	3118      	adds	r1, #24
 8004bbe:	428a      	cmp	r2, r1
 8004bc0:	d015      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bc2:	3118      	adds	r1, #24
 8004bc4:	428a      	cmp	r2, r1
 8004bc6:	d012      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bc8:	3118      	adds	r1, #24
 8004bca:	428a      	cmp	r2, r1
 8004bcc:	d00f      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bce:	3118      	adds	r1, #24
 8004bd0:	428a      	cmp	r2, r1
 8004bd2:	d00c      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bd4:	3118      	adds	r1, #24
 8004bd6:	428a      	cmp	r2, r1
 8004bd8:	d009      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004bda:	3118      	adds	r1, #24
 8004bdc:	428a      	cmp	r2, r1
 8004bde:	d006      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004be0:	3118      	adds	r1, #24
 8004be2:	428a      	cmp	r2, r1
 8004be4:	d003      	beq.n	8004bee <HAL_DMA_IRQHandler+0x406>
 8004be6:	6812      	ldr	r2, [r2, #0]
 8004be8:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8004bec:	e002      	b.n	8004bf4 <HAL_DMA_IRQHandler+0x40c>
 8004bee:	6812      	ldr	r2, [r2, #0]
 8004bf0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8004bf4:	2a00      	cmp	r2, #0
 8004bf6:	d057      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x4c0>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004bf8:	60bb      	str	r3, [r7, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004bfa:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	d00e      	beq.n	8004c22 <HAL_DMA_IRQHandler+0x43a>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8004c0c:	d03a      	beq.n	8004c84 <HAL_DMA_IRQHandler+0x49c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004c14:	d12d      	bne.n	8004c72 <HAL_DMA_IRQHandler+0x48a>
            if(hdma->XferM1CpltCallback != NULL)
 8004c16:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d045      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferM1CpltCallback(hdma);
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	4798      	blx	r3
 8004c20:	e042      	b.n	8004ca8 <HAL_DMA_IRQHandler+0x4c0>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c22:	6822      	ldr	r2, [r4, #0]
 8004c24:	6813      	ldr	r3, [r2, #0]
 8004c26:	f023 0316 	bic.w	r3, r3, #22
 8004c2a:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004c2c:	6822      	ldr	r2, [r4, #0]
 8004c2e:	6953      	ldr	r3, [r2, #20]
 8004c30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c34:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c38:	b1bb      	cbz	r3, 8004c6a <HAL_DMA_IRQHandler+0x482>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004c3a:	6822      	ldr	r2, [r4, #0]
 8004c3c:	6813      	ldr	r3, [r2, #0]
 8004c3e:	f023 0308 	bic.w	r3, r3, #8
 8004c42:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004c44:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004c46:	f003 021f 	and.w	r2, r3, #31
 8004c4a:	233f      	movs	r3, #63	; 0x3f
 8004c4c:	4093      	lsls	r3, r2
 8004c4e:	60bb      	str	r3, [r7, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8004c50:	2301      	movs	r3, #1
 8004c52:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8004c56:	2300      	movs	r3, #0
 8004c58:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8004c5c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f000 8080 	beq.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferAbortCallback(hdma);
 8004c64:	4620      	mov	r0, r4
 8004c66:	4798      	blx	r3
          return;
 8004c68:	e07c      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c6a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1e4      	bne.n	8004c3a <HAL_DMA_IRQHandler+0x452>
 8004c70:	e7e8      	b.n	8004c44 <HAL_DMA_IRQHandler+0x45c>
            if(hdma->XferCpltCallback != NULL)
 8004c72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004c74:	b1c3      	cbz	r3, 8004ca8 <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferCpltCallback(hdma);
 8004c76:	4620      	mov	r0, r4
 8004c78:	4798      	blx	r3
 8004c7a:	e015      	b.n	8004ca8 <HAL_DMA_IRQHandler+0x4c0>
 8004c7c:	40020010 	.word	0x40020010
 8004c80:	40020028 	.word	0x40020028
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004c8a:	d109      	bne.n	8004ca0 <HAL_DMA_IRQHandler+0x4b8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	f022 0210 	bic.w	r2, r2, #16
 8004c92:	601a      	str	r2, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          if(hdma->XferCpltCallback != NULL)
 8004ca0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004ca2:	b10b      	cbz	r3, 8004ca8 <HAL_DMA_IRQHandler+0x4c0>
            hdma->XferCpltCallback(hdma);
 8004ca4:	4620      	mov	r0, r4
 8004ca6:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ca8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d05a      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004cae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004cb0:	f013 0f01 	tst.w	r3, #1
 8004cb4:	d052      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x574>
        hdma->State = HAL_DMA_STATE_ABORT;
 8004cb6:	2304      	movs	r3, #4
 8004cb8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	4996      	ldr	r1, [pc, #600]	; (8004f18 <HAL_DMA_IRQHandler+0x730>)
 8004cc0:	4a96      	ldr	r2, [pc, #600]	; (8004f1c <HAL_DMA_IRQHandler+0x734>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	bf18      	it	ne
 8004cc6:	428b      	cmpne	r3, r1
 8004cc8:	d02f      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cca:	3218      	adds	r2, #24
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d02c      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cd0:	3218      	adds	r2, #24
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d029      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cd6:	3218      	adds	r2, #24
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d026      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cdc:	3218      	adds	r2, #24
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d023      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004ce2:	3218      	adds	r2, #24
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d020      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004ce8:	3218      	adds	r2, #24
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d01d      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cee:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d019      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cf6:	3218      	adds	r2, #24
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d016      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004cfc:	3218      	adds	r2, #24
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d013      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004d02:	3218      	adds	r2, #24
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d010      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004d08:	3218      	adds	r2, #24
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d00d      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004d0e:	3218      	adds	r2, #24
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d00a      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004d14:	3218      	adds	r2, #24
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d007      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004d1a:	3218      	adds	r2, #24
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d004      	beq.n	8004d2a <HAL_DMA_IRQHandler+0x542>
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	f022 0201 	bic.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	e003      	b.n	8004d32 <HAL_DMA_IRQHandler+0x54a>
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	f022 0201 	bic.w	r2, r2, #1
 8004d30:	601a      	str	r2, [r3, #0]
          if (++count > timeout)
 8004d32:	9b01      	ldr	r3, [sp, #4]
 8004d34:	3301      	adds	r3, #1
 8004d36:	9301      	str	r3, [sp, #4]
 8004d38:	42ab      	cmp	r3, r5
 8004d3a:	d804      	bhi.n	8004d46 <HAL_DMA_IRQHandler+0x55e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004d3c:	6823      	ldr	r3, [r4, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f013 0f01 	tst.w	r3, #1
 8004d44:	d1f5      	bne.n	8004d32 <HAL_DMA_IRQHandler+0x54a>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f013 0f01 	tst.w	r3, #1
 8004d4e:	d00b      	beq.n	8004d68 <HAL_DMA_IRQHandler+0x580>
          hdma->State = HAL_DMA_STATE_ERROR;
 8004d50:	2303      	movs	r3, #3
 8004d52:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8004d56:	2300      	movs	r3, #0
 8004d58:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8004d5c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004d5e:	b10b      	cbz	r3, 8004d64 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8004d60:	4620      	mov	r0, r4
 8004d62:	4798      	blx	r3
}
 8004d64:	b003      	add	sp, #12
 8004d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hdma->State = HAL_DMA_STATE_READY;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8004d6e:	e7f2      	b.n	8004d56 <HAL_DMA_IRQHandler+0x56e>
          if(hdma->XferHalfCpltCallback != NULL)
 8004d70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0f6      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferHalfCpltCallback(hdma);
 8004d76:	4620      	mov	r0, r4
 8004d78:	4798      	blx	r3
 8004d7a:	e7f3      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004d7c:	f012 0f20 	tst.w	r2, #32
 8004d80:	d13a      	bne.n	8004df8 <HAL_DMA_IRQHandler+0x610>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	4964      	ldr	r1, [pc, #400]	; (8004f18 <HAL_DMA_IRQHandler+0x730>)
 8004d86:	4a65      	ldr	r2, [pc, #404]	; (8004f1c <HAL_DMA_IRQHandler+0x734>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	bf18      	it	ne
 8004d8c:	428b      	cmpne	r3, r1
 8004d8e:	d02f      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004d90:	3218      	adds	r2, #24
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d02c      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004d96:	3218      	adds	r2, #24
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d029      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004d9c:	3218      	adds	r2, #24
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d026      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004da2:	3218      	adds	r2, #24
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d023      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004da8:	3218      	adds	r2, #24
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d020      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dae:	3218      	adds	r2, #24
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d01d      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004db4:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d019      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dbc:	3218      	adds	r2, #24
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d016      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dc2:	3218      	adds	r2, #24
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d013      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dc8:	3218      	adds	r2, #24
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d010      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dce:	3218      	adds	r2, #24
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d00d      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dd4:	3218      	adds	r2, #24
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00a      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004dda:	3218      	adds	r2, #24
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d007      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004de0:	3218      	adds	r2, #24
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d004      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x608>
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	f022 0204 	bic.w	r2, r2, #4
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	e003      	b.n	8004df8 <HAL_DMA_IRQHandler+0x610>
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	f022 0208 	bic.w	r2, r2, #8
 8004df6:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8004df8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d0b2      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferHalfCpltCallback(hdma);
 8004dfe:	4620      	mov	r0, r4
 8004e00:	4798      	blx	r3
 8004e02:	e7af      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004e04:	2002      	movs	r0, #2
 8004e06:	4088      	lsls	r0, r1
 8004e08:	ea10 0f0c 	tst.w	r0, ip
 8004e0c:	d060      	beq.n	8004ed0 <HAL_DMA_IRQHandler+0x6e8>
 8004e0e:	f012 0f02 	tst.w	r2, #2
 8004e12:	d05d      	beq.n	8004ed0 <HAL_DMA_IRQHandler+0x6e8>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004e14:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e16:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004e1a:	d00e      	beq.n	8004e3a <HAL_DMA_IRQHandler+0x652>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004e1c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8004e20:	d105      	bne.n	8004e2e <HAL_DMA_IRQHandler+0x646>
          if(hdma->XferM1CpltCallback != NULL)
 8004e22:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d09d      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1CpltCallback(hdma);
 8004e28:	4620      	mov	r0, r4
 8004e2a:	4798      	blx	r3
 8004e2c:	e79a      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
          if(hdma->XferCpltCallback != NULL)
 8004e2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d097      	beq.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferCpltCallback(hdma);
 8004e34:	4620      	mov	r0, r4
 8004e36:	4798      	blx	r3
 8004e38:	e794      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004e3a:	f012 0f20 	tst.w	r2, #32
 8004e3e:	d140      	bne.n	8004ec2 <HAL_DMA_IRQHandler+0x6da>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004e40:	6823      	ldr	r3, [r4, #0]
 8004e42:	4935      	ldr	r1, [pc, #212]	; (8004f18 <HAL_DMA_IRQHandler+0x730>)
 8004e44:	4a35      	ldr	r2, [pc, #212]	; (8004f1c <HAL_DMA_IRQHandler+0x734>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	bf18      	it	ne
 8004e4a:	428b      	cmpne	r3, r1
 8004e4c:	d02f      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e4e:	3218      	adds	r2, #24
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d02c      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e54:	3218      	adds	r2, #24
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d029      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e5a:	3218      	adds	r2, #24
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d026      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e60:	3218      	adds	r2, #24
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d023      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e66:	3218      	adds	r2, #24
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d020      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e6c:	3218      	adds	r2, #24
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d01d      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e72:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d019      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e7a:	3218      	adds	r2, #24
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d016      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e80:	3218      	adds	r2, #24
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d013      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e86:	3218      	adds	r2, #24
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d010      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e8c:	3218      	adds	r2, #24
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d00d      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e92:	3218      	adds	r2, #24
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00a      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e98:	3218      	adds	r2, #24
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d007      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004e9e:	3218      	adds	r2, #24
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d004      	beq.n	8004eae <HAL_DMA_IRQHandler+0x6c6>
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	f022 020a 	bic.w	r2, r2, #10
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	e003      	b.n	8004eb6 <HAL_DMA_IRQHandler+0x6ce>
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	f022 0214 	bic.w	r2, r2, #20
 8004eb4:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8004ec2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f43f af4d 	beq.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferCpltCallback(hdma);
 8004eca:	4620      	mov	r0, r4
 8004ecc:	4798      	blx	r3
 8004ece:	e749      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004ed0:	2008      	movs	r0, #8
 8004ed2:	fa00 f101 	lsl.w	r1, r0, r1
 8004ed6:	ea11 0f0c 	tst.w	r1, ip
 8004eda:	f43f af43 	beq.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
 8004ede:	f012 0f08 	tst.w	r2, #8
 8004ee2:	f43f af3f 	beq.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	f022 020e 	bic.w	r2, r2, #14
 8004eec:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004eee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004ef0:	f003 031f 	and.w	r3, r3, #31
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004efc:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_READY;
 8004efe:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8004f02:	2300      	movs	r3, #0
 8004f04:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if (hdma->XferErrorCallback != NULL)
 8004f08:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f43f af2a 	beq.w	8004d64 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8004f10:	4620      	mov	r0, r4
 8004f12:	4798      	blx	r3
  }
 8004f14:	e726      	b.n	8004d64 <HAL_DMA_IRQHandler+0x57c>
 8004f16:	bf00      	nop
 8004f18:	40020010 	.word	0x40020010
 8004f1c:	40020028 	.word	0x40020028

08004f20 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f20:	b470      	push	{r4, r5, r6}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f22:	6804      	ldr	r4, [r0, #0]
 8004f24:	4e26      	ldr	r6, [pc, #152]	; (8004fc0 <DMA_MultiBufferSetConfig+0xa0>)
 8004f26:	4d27      	ldr	r5, [pc, #156]	; (8004fc4 <DMA_MultiBufferSetConfig+0xa4>)
 8004f28:	42ac      	cmp	r4, r5
 8004f2a:	bf18      	it	ne
 8004f2c:	42b4      	cmpne	r4, r6
 8004f2e:	d033      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f30:	3518      	adds	r5, #24
 8004f32:	42ac      	cmp	r4, r5
 8004f34:	d030      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f36:	3518      	adds	r5, #24
 8004f38:	42ac      	cmp	r4, r5
 8004f3a:	d02d      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f3c:	3518      	adds	r5, #24
 8004f3e:	42ac      	cmp	r4, r5
 8004f40:	d02a      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f42:	3518      	adds	r5, #24
 8004f44:	42ac      	cmp	r4, r5
 8004f46:	d027      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f48:	3518      	adds	r5, #24
 8004f4a:	42ac      	cmp	r4, r5
 8004f4c:	d024      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f4e:	3518      	adds	r5, #24
 8004f50:	42ac      	cmp	r4, r5
 8004f52:	d021      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f54:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8004f58:	42ac      	cmp	r4, r5
 8004f5a:	d01d      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f5c:	3518      	adds	r5, #24
 8004f5e:	42ac      	cmp	r4, r5
 8004f60:	d01a      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f62:	3518      	adds	r5, #24
 8004f64:	42ac      	cmp	r4, r5
 8004f66:	d017      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f68:	3518      	adds	r5, #24
 8004f6a:	42ac      	cmp	r4, r5
 8004f6c:	d014      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f6e:	3518      	adds	r5, #24
 8004f70:	42ac      	cmp	r4, r5
 8004f72:	d011      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f74:	3518      	adds	r5, #24
 8004f76:	42ac      	cmp	r4, r5
 8004f78:	d00e      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f7a:	3518      	adds	r5, #24
 8004f7c:	42ac      	cmp	r4, r5
 8004f7e:	d00b      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
 8004f80:	3518      	adds	r5, #24
 8004f82:	42ac      	cmp	r4, r5
 8004f84:	d008      	beq.n	8004f98 <DMA_MultiBufferSetConfig+0x78>
    }
  }
  else /* BDMA instance(s) */
  {
    /* Configure DMA Stream data length */
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8004f86:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f88:	6883      	ldr	r3, [r0, #8]
 8004f8a:	2b40      	cmp	r3, #64	; 0x40
 8004f8c:	d013      	beq.n	8004fb6 <DMA_MultiBufferSetConfig+0x96>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Stream source address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8004f8e:	6803      	ldr	r3, [r0, #0]
 8004f90:	6099      	str	r1, [r3, #8]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8004f92:	6803      	ldr	r3, [r0, #0]
 8004f94:	60da      	str	r2, [r3, #12]
    }
  }
}
 8004f96:	e007      	b.n	8004fa8 <DMA_MultiBufferSetConfig+0x88>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8004f98:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f9a:	6883      	ldr	r3, [r0, #8]
 8004f9c:	2b40      	cmp	r3, #64	; 0x40
 8004f9e:	d005      	beq.n	8004fac <DMA_MultiBufferSetConfig+0x8c>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8004fa0:	6803      	ldr	r3, [r0, #0]
 8004fa2:	6099      	str	r1, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8004fa4:	6803      	ldr	r3, [r0, #0]
 8004fa6:	60da      	str	r2, [r3, #12]
}
 8004fa8:	bc70      	pop	{r4, r5, r6}
 8004faa:	4770      	bx	lr
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8004fac:	6803      	ldr	r3, [r0, #0]
 8004fae:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8004fb0:	6803      	ldr	r3, [r0, #0]
 8004fb2:	60d9      	str	r1, [r3, #12]
 8004fb4:	e7f8      	b.n	8004fa8 <DMA_MultiBufferSetConfig+0x88>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8004fb6:	6803      	ldr	r3, [r0, #0]
 8004fb8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8004fba:	6803      	ldr	r3, [r0, #0]
 8004fbc:	60d9      	str	r1, [r3, #12]
 8004fbe:	e7f3      	b.n	8004fa8 <DMA_MultiBufferSetConfig+0x88>
 8004fc0:	40020010 	.word	0x40020010
 8004fc4:	40020028 	.word	0x40020028

08004fc8 <HAL_DMAEx_MultiBufferStart_IT>:
{
 8004fc8:	b570      	push	{r4, r5, r6, lr}
 8004fca:	4604      	mov	r4, r0
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004fcc:	6880      	ldr	r0, [r0, #8]
 8004fce:	2880      	cmp	r0, #128	; 0x80
 8004fd0:	d011      	beq.n	8004ff6 <HAL_DMAEx_MultiBufferStart_IT+0x2e>
  __HAL_LOCK(hdma);
 8004fd2:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8004fd6:	2801      	cmp	r0, #1
 8004fd8:	f000 81b9 	beq.w	800534e <HAL_DMAEx_MultiBufferStart_IT+0x386>
 8004fdc:	2001      	movs	r0, #1
 8004fde:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004fe2:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8004fe6:	b2c0      	uxtb	r0, r0
 8004fe8:	2801      	cmp	r0, #1
 8004fea:	d009      	beq.n	8005000 <HAL_DMAEx_MultiBufferStart_IT+0x38>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004fec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004ff0:	6563      	str	r3, [r4, #84]	; 0x54
    status = HAL_ERROR;
 8004ff2:	2001      	movs	r0, #1
}
 8004ff4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004ff6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ffa:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8004ffc:	2001      	movs	r0, #1
 8004ffe:	e7f9      	b.n	8004ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005000:	2002      	movs	r0, #2
 8005002:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005006:	2000      	movs	r0, #0
 8005008:	6560      	str	r0, [r4, #84]	; 0x54
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800500a:	6820      	ldr	r0, [r4, #0]
 800500c:	4e72      	ldr	r6, [pc, #456]	; (80051d8 <HAL_DMAEx_MultiBufferStart_IT+0x210>)
 800500e:	4d73      	ldr	r5, [pc, #460]	; (80051dc <HAL_DMAEx_MultiBufferStart_IT+0x214>)
 8005010:	42a8      	cmp	r0, r5
 8005012:	bf18      	it	ne
 8005014:	42b0      	cmpne	r0, r6
 8005016:	d039      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005018:	3518      	adds	r5, #24
 800501a:	42a8      	cmp	r0, r5
 800501c:	d036      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 800501e:	3518      	adds	r5, #24
 8005020:	42a8      	cmp	r0, r5
 8005022:	d033      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005024:	3518      	adds	r5, #24
 8005026:	42a8      	cmp	r0, r5
 8005028:	d030      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 800502a:	3518      	adds	r5, #24
 800502c:	42a8      	cmp	r0, r5
 800502e:	d02d      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005030:	3518      	adds	r5, #24
 8005032:	42a8      	cmp	r0, r5
 8005034:	d02a      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005036:	3518      	adds	r5, #24
 8005038:	42a8      	cmp	r0, r5
 800503a:	d027      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 800503c:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8005040:	42a8      	cmp	r0, r5
 8005042:	d023      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005044:	3518      	adds	r5, #24
 8005046:	42a8      	cmp	r0, r5
 8005048:	d020      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 800504a:	3518      	adds	r5, #24
 800504c:	42a8      	cmp	r0, r5
 800504e:	d01d      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005050:	3518      	adds	r5, #24
 8005052:	42a8      	cmp	r0, r5
 8005054:	d01a      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005056:	3518      	adds	r5, #24
 8005058:	42a8      	cmp	r0, r5
 800505a:	d017      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 800505c:	3518      	adds	r5, #24
 800505e:	42a8      	cmp	r0, r5
 8005060:	d014      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005062:	3518      	adds	r5, #24
 8005064:	42a8      	cmp	r0, r5
 8005066:	d011      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
 8005068:	3518      	adds	r5, #24
 800506a:	42a8      	cmp	r0, r5
 800506c:	d00e      	beq.n	800508c <HAL_DMAEx_MultiBufferStart_IT+0xc4>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 800506e:	6806      	ldr	r6, [r0, #0]
 8005070:	f248 0520 	movw	r5, #32800	; 0x8020
 8005074:	4335      	orrs	r5, r6
 8005076:	6005      	str	r5, [r0, #0]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 8005078:	6820      	ldr	r0, [r4, #0]
 800507a:	6103      	str	r3, [r0, #16]
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 800507c:	6da5      	ldr	r5, [r4, #88]	; 0x58
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800507e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005080:	f003 001f 	and.w	r0, r3, #31
 8005084:	2301      	movs	r3, #1
 8005086:	4083      	lsls	r3, r0
 8005088:	606b      	str	r3, [r5, #4]
 800508a:	e00c      	b.n	80050a6 <HAL_DMAEx_MultiBufferStart_IT+0xde>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 800508c:	6805      	ldr	r5, [r0, #0]
 800508e:	f445 2580 	orr.w	r5, r5, #262144	; 0x40000
 8005092:	6005      	str	r5, [r0, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8005094:	6820      	ldr	r0, [r4, #0]
 8005096:	6103      	str	r3, [r0, #16]
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 8005098:	6da5      	ldr	r5, [r4, #88]	; 0x58
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800509a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800509c:	f003 001f 	and.w	r0, r3, #31
 80050a0:	233f      	movs	r3, #63	; 0x3f
 80050a2:	4083      	lsls	r3, r0
 80050a4:	60ab      	str	r3, [r5, #8]
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80050a6:	9b04      	ldr	r3, [sp, #16]
 80050a8:	4620      	mov	r0, r4
 80050aa:	f7ff ff39 	bl	8004f20 <DMA_MultiBufferSetConfig>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	4949      	ldr	r1, [pc, #292]	; (80051d8 <HAL_DMAEx_MultiBufferStart_IT+0x210>)
 80050b2:	4a4a      	ldr	r2, [pc, #296]	; (80051dc <HAL_DMAEx_MultiBufferStart_IT+0x214>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	bf18      	it	ne
 80050b8:	428b      	cmpne	r3, r1
 80050ba:	d042      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050bc:	3218      	adds	r2, #24
 80050be:	4293      	cmp	r3, r2
 80050c0:	d03f      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050c2:	3218      	adds	r2, #24
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d03c      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050c8:	3218      	adds	r2, #24
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d039      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050ce:	3218      	adds	r2, #24
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d036      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050d4:	3218      	adds	r2, #24
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d033      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050da:	3218      	adds	r2, #24
 80050dc:	4293      	cmp	r3, r2
 80050de:	d030      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050e0:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d02c      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050e8:	3218      	adds	r2, #24
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d029      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050ee:	3218      	adds	r2, #24
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d026      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050f4:	3218      	adds	r2, #24
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d023      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 80050fa:	3218      	adds	r2, #24
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d020      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005100:	3218      	adds	r2, #24
 8005102:	4293      	cmp	r3, r2
 8005104:	d01d      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005106:	3218      	adds	r2, #24
 8005108:	4293      	cmp	r3, r2
 800510a:	d01a      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 800510c:	3218      	adds	r2, #24
 800510e:	4293      	cmp	r3, r2
 8005110:	d017      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005112:	4a33      	ldr	r2, [pc, #204]	; (80051e0 <HAL_DMAEx_MultiBufferStart_IT+0x218>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d014      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005118:	3214      	adds	r2, #20
 800511a:	4293      	cmp	r3, r2
 800511c:	d011      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 800511e:	3214      	adds	r2, #20
 8005120:	4293      	cmp	r3, r2
 8005122:	d00e      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005124:	3214      	adds	r2, #20
 8005126:	4293      	cmp	r3, r2
 8005128:	d00b      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 800512a:	3214      	adds	r2, #20
 800512c:	4293      	cmp	r3, r2
 800512e:	d008      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005130:	3214      	adds	r2, #20
 8005132:	4293      	cmp	r3, r2
 8005134:	d005      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 8005136:	3214      	adds	r2, #20
 8005138:	4293      	cmp	r3, r2
 800513a:	d002      	beq.n	8005142 <HAL_DMAEx_MultiBufferStart_IT+0x17a>
 800513c:	3214      	adds	r2, #20
 800513e:	4293      	cmp	r3, r2
 8005140:	d107      	bne.n	8005152 <HAL_DMAEx_MultiBufferStart_IT+0x18a>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005142:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005144:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8005146:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005148:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800514a:	b113      	cbz	r3, 8005152 <HAL_DMAEx_MultiBufferStart_IT+0x18a>
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800514c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800514e:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005150:	605a      	str	r2, [r3, #4]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	4920      	ldr	r1, [pc, #128]	; (80051d8 <HAL_DMAEx_MultiBufferStart_IT+0x210>)
 8005156:	4a21      	ldr	r2, [pc, #132]	; (80051dc <HAL_DMAEx_MultiBufferStart_IT+0x214>)
 8005158:	4293      	cmp	r3, r2
 800515a:	bf18      	it	ne
 800515c:	428b      	cmpne	r3, r1
 800515e:	d041      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005160:	3218      	adds	r2, #24
 8005162:	4293      	cmp	r3, r2
 8005164:	d03e      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005166:	3218      	adds	r2, #24
 8005168:	4293      	cmp	r3, r2
 800516a:	d03b      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 800516c:	3218      	adds	r2, #24
 800516e:	4293      	cmp	r3, r2
 8005170:	d038      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005172:	3218      	adds	r2, #24
 8005174:	4293      	cmp	r3, r2
 8005176:	d035      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005178:	3218      	adds	r2, #24
 800517a:	4293      	cmp	r3, r2
 800517c:	d032      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 800517e:	3218      	adds	r2, #24
 8005180:	4293      	cmp	r3, r2
 8005182:	d02f      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005184:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8005188:	4293      	cmp	r3, r2
 800518a:	d02b      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 800518c:	3218      	adds	r2, #24
 800518e:	4293      	cmp	r3, r2
 8005190:	d028      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005192:	3218      	adds	r2, #24
 8005194:	4293      	cmp	r3, r2
 8005196:	d025      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 8005198:	3218      	adds	r2, #24
 800519a:	4293      	cmp	r3, r2
 800519c:	d022      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 800519e:	3218      	adds	r2, #24
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d01f      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 80051a4:	3218      	adds	r2, #24
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d01c      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 80051aa:	3218      	adds	r2, #24
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d019      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
 80051b0:	3218      	adds	r2, #24
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d016      	beq.n	80051e4 <HAL_DMAEx_MultiBufferStart_IT+0x21c>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	f022 020e 	bic.w	r2, r2, #14
 80051bc:	f042 020a 	orr.w	r2, r2, #10
 80051c0:	601a      	str	r2, [r3, #0]
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80b7 	beq.w	8005338 <HAL_DMAEx_MultiBufferStart_IT+0x370>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80051ca:	6822      	ldr	r2, [r4, #0]
 80051cc:	6813      	ldr	r3, [r2, #0]
 80051ce:	f043 0304 	orr.w	r3, r3, #4
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	e01a      	b.n	800520c <HAL_DMAEx_MultiBufferStart_IT+0x244>
 80051d6:	bf00      	nop
 80051d8:	40020010 	.word	0x40020010
 80051dc:	40020028 	.word	0x40020028
 80051e0:	58025408 	.word	0x58025408
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	f022 021e 	bic.w	r2, r2, #30
 80051ea:	f042 0216 	orr.w	r2, r2, #22
 80051ee:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 80051f0:	6822      	ldr	r2, [r4, #0]
 80051f2:	6953      	ldr	r3, [r2, #20]
 80051f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051f8:	6153      	str	r3, [r2, #20]
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 8096 	beq.w	800532e <HAL_DMAEx_MultiBufferStart_IT+0x366>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005202:	6822      	ldr	r2, [r4, #0]
 8005204:	6813      	ldr	r3, [r2, #0]
 8005206:	f043 0308 	orr.w	r3, r3, #8
 800520a:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800520c:	6823      	ldr	r3, [r4, #0]
 800520e:	4951      	ldr	r1, [pc, #324]	; (8005354 <HAL_DMAEx_MultiBufferStart_IT+0x38c>)
 8005210:	4a51      	ldr	r2, [pc, #324]	; (8005358 <HAL_DMAEx_MultiBufferStart_IT+0x390>)
 8005212:	4293      	cmp	r3, r2
 8005214:	bf18      	it	ne
 8005216:	428b      	cmpne	r3, r1
 8005218:	d042      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800521a:	3218      	adds	r2, #24
 800521c:	4293      	cmp	r3, r2
 800521e:	d03f      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005220:	3218      	adds	r2, #24
 8005222:	4293      	cmp	r3, r2
 8005224:	d03c      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005226:	3218      	adds	r2, #24
 8005228:	4293      	cmp	r3, r2
 800522a:	d039      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800522c:	3218      	adds	r2, #24
 800522e:	4293      	cmp	r3, r2
 8005230:	d036      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005232:	3218      	adds	r2, #24
 8005234:	4293      	cmp	r3, r2
 8005236:	d033      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005238:	3218      	adds	r2, #24
 800523a:	4293      	cmp	r3, r2
 800523c:	d030      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800523e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8005242:	4293      	cmp	r3, r2
 8005244:	d02c      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005246:	3218      	adds	r2, #24
 8005248:	4293      	cmp	r3, r2
 800524a:	d029      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800524c:	3218      	adds	r2, #24
 800524e:	4293      	cmp	r3, r2
 8005250:	d026      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005252:	3218      	adds	r2, #24
 8005254:	4293      	cmp	r3, r2
 8005256:	d023      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005258:	3218      	adds	r2, #24
 800525a:	4293      	cmp	r3, r2
 800525c:	d020      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800525e:	3218      	adds	r2, #24
 8005260:	4293      	cmp	r3, r2
 8005262:	d01d      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005264:	3218      	adds	r2, #24
 8005266:	4293      	cmp	r3, r2
 8005268:	d01a      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800526a:	3218      	adds	r2, #24
 800526c:	4293      	cmp	r3, r2
 800526e:	d017      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005270:	4a3a      	ldr	r2, [pc, #232]	; (800535c <HAL_DMAEx_MultiBufferStart_IT+0x394>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d014      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005276:	3214      	adds	r2, #20
 8005278:	4293      	cmp	r3, r2
 800527a:	d011      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800527c:	3214      	adds	r2, #20
 800527e:	4293      	cmp	r3, r2
 8005280:	d00e      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005282:	3214      	adds	r2, #20
 8005284:	4293      	cmp	r3, r2
 8005286:	d00b      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005288:	3214      	adds	r2, #20
 800528a:	4293      	cmp	r3, r2
 800528c:	d008      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800528e:	3214      	adds	r2, #20
 8005290:	4293      	cmp	r3, r2
 8005292:	d005      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8005294:	3214      	adds	r2, #20
 8005296:	4293      	cmp	r3, r2
 8005298:	d002      	beq.n	80052a0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 800529a:	3214      	adds	r2, #20
 800529c:	4293      	cmp	r3, r2
 800529e:	d10e      	bne.n	80052be <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80052a0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80052a8:	d003      	beq.n	80052b2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052b0:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80052b2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80052b4:	b11b      	cbz	r3, 80052be <HAL_DMAEx_MultiBufferStart_IT+0x2f6>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052bc:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	4924      	ldr	r1, [pc, #144]	; (8005354 <HAL_DMAEx_MultiBufferStart_IT+0x38c>)
 80052c2:	4a25      	ldr	r2, [pc, #148]	; (8005358 <HAL_DMAEx_MultiBufferStart_IT+0x390>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	bf18      	it	ne
 80052c8:	428b      	cmpne	r3, r1
 80052ca:	d03a      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052cc:	3218      	adds	r2, #24
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d037      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052d2:	3218      	adds	r2, #24
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d034      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052d8:	3218      	adds	r2, #24
 80052da:	4293      	cmp	r3, r2
 80052dc:	d031      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052de:	3218      	adds	r2, #24
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d02e      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052e4:	3218      	adds	r2, #24
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d02b      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052ea:	3218      	adds	r2, #24
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d028      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052f0:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d024      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052f8:	3218      	adds	r2, #24
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d021      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 80052fe:	3218      	adds	r2, #24
 8005300:	4293      	cmp	r3, r2
 8005302:	d01e      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 8005304:	3218      	adds	r2, #24
 8005306:	4293      	cmp	r3, r2
 8005308:	d01b      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 800530a:	3218      	adds	r2, #24
 800530c:	4293      	cmp	r3, r2
 800530e:	d018      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 8005310:	3218      	adds	r2, #24
 8005312:	4293      	cmp	r3, r2
 8005314:	d015      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 8005316:	3218      	adds	r2, #24
 8005318:	4293      	cmp	r3, r2
 800531a:	d012      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 800531c:	3218      	adds	r2, #24
 800531e:	4293      	cmp	r3, r2
 8005320:	d00f      	beq.n	8005342 <HAL_DMAEx_MultiBufferStart_IT+0x37a>
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	f042 0201 	orr.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800532a:	2000      	movs	r0, #0
 800532c:	e662      	b.n	8004ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2c>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800532e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005330:	2b00      	cmp	r3, #0
 8005332:	f47f af66 	bne.w	8005202 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8005336:	e769      	b.n	800520c <HAL_DMAEx_MultiBufferStart_IT+0x244>
      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005338:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800533a:	2b00      	cmp	r3, #0
 800533c:	f47f af45 	bne.w	80051ca <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8005340:	e764      	b.n	800520c <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_ENABLE(hdma);
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	f042 0201 	orr.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800534a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800534c:	e652      	b.n	8004ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2c>
  __HAL_LOCK(hdma);
 800534e:	2002      	movs	r0, #2
 8005350:	e650      	b.n	8004ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2c>
 8005352:	bf00      	nop
 8005354:	40020010 	.word	0x40020010
 8005358:	40020028 	.word	0x40020028
 800535c:	58025408 	.word	0x58025408

08005360 <HAL_DMAEx_ChangeMemory>:
{
 8005360:	b410      	push	{r4}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005362:	6803      	ldr	r3, [r0, #0]
 8005364:	4c1e      	ldr	r4, [pc, #120]	; (80053e0 <HAL_DMAEx_ChangeMemory+0x80>)
 8005366:	481f      	ldr	r0, [pc, #124]	; (80053e4 <HAL_DMAEx_ChangeMemory+0x84>)
 8005368:	4283      	cmp	r3, r0
 800536a:	bf18      	it	ne
 800536c:	42a3      	cmpne	r3, r4
 800536e:	d02d      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 8005370:	3018      	adds	r0, #24
 8005372:	4283      	cmp	r3, r0
 8005374:	d02a      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 8005376:	3018      	adds	r0, #24
 8005378:	4283      	cmp	r3, r0
 800537a:	d027      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 800537c:	3018      	adds	r0, #24
 800537e:	4283      	cmp	r3, r0
 8005380:	d024      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 8005382:	3018      	adds	r0, #24
 8005384:	4283      	cmp	r3, r0
 8005386:	d021      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 8005388:	3018      	adds	r0, #24
 800538a:	4283      	cmp	r3, r0
 800538c:	d01e      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 800538e:	3018      	adds	r0, #24
 8005390:	4283      	cmp	r3, r0
 8005392:	d01b      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 8005394:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8005398:	4283      	cmp	r3, r0
 800539a:	d017      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 800539c:	3018      	adds	r0, #24
 800539e:	4283      	cmp	r3, r0
 80053a0:	d014      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 80053a2:	3018      	adds	r0, #24
 80053a4:	4283      	cmp	r3, r0
 80053a6:	d011      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 80053a8:	3018      	adds	r0, #24
 80053aa:	4283      	cmp	r3, r0
 80053ac:	d00e      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 80053ae:	3018      	adds	r0, #24
 80053b0:	4283      	cmp	r3, r0
 80053b2:	d00b      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 80053b4:	3018      	adds	r0, #24
 80053b6:	4283      	cmp	r3, r0
 80053b8:	d008      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 80053ba:	3018      	adds	r0, #24
 80053bc:	4283      	cmp	r3, r0
 80053be:	d005      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
 80053c0:	3018      	adds	r0, #24
 80053c2:	4283      	cmp	r3, r0
 80053c4:	d002      	beq.n	80053cc <HAL_DMAEx_ChangeMemory+0x6c>
    if(memory == MEMORY0)
 80053c6:	b14a      	cbz	r2, 80053dc <HAL_DMAEx_ChangeMemory+0x7c>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 80053c8:	6119      	str	r1, [r3, #16]
 80053ca:	e001      	b.n	80053d0 <HAL_DMAEx_ChangeMemory+0x70>
    if(memory == MEMORY0)
 80053cc:	b922      	cbnz	r2, 80053d8 <HAL_DMAEx_ChangeMemory+0x78>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 80053ce:	60d9      	str	r1, [r3, #12]
}
 80053d0:	2000      	movs	r0, #0
 80053d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053d6:	4770      	bx	lr
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 80053d8:	6119      	str	r1, [r3, #16]
 80053da:	e7f9      	b.n	80053d0 <HAL_DMAEx_ChangeMemory+0x70>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 80053dc:	60d9      	str	r1, [r3, #12]
 80053de:	e7f7      	b.n	80053d0 <HAL_DMAEx_ChangeMemory+0x70>
 80053e0:	40020010 	.word	0x40020010
 80053e4:	40020028 	.word	0x40020028

080053e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ea:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80053ec:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80053ee:	e06b      	b.n	80054c8 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80053f0:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053f2:	005e      	lsls	r6, r3, #1
 80053f4:	2403      	movs	r4, #3
 80053f6:	40b4      	lsls	r4, r6
 80053f8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053fc:	68cc      	ldr	r4, [r1, #12]
 80053fe:	40b4      	lsls	r4, r6
 8005400:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8005402:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005404:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005406:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800540a:	684c      	ldr	r4, [r1, #4]
 800540c:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8005410:	409c      	lsls	r4, r3
 8005412:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8005414:	6044      	str	r4, [r0, #4]
 8005416:	e069      	b.n	80054ec <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005418:	08dd      	lsrs	r5, r3, #3
 800541a:	3508      	adds	r5, #8
 800541c:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005420:	f003 0c07 	and.w	ip, r3, #7
 8005424:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005428:	f04f 0e0f 	mov.w	lr, #15
 800542c:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005430:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005434:	690c      	ldr	r4, [r1, #16]
 8005436:	fa04 f40c 	lsl.w	r4, r4, ip
 800543a:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 800543e:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8005442:	e06b      	b.n	800551c <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005444:	2409      	movs	r4, #9
 8005446:	e000      	b.n	800544a <HAL_GPIO_Init+0x62>
 8005448:	2400      	movs	r4, #0
 800544a:	fa04 f40e 	lsl.w	r4, r4, lr
 800544e:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005450:	f10c 0c02 	add.w	ip, ip, #2
 8005454:	4d69      	ldr	r5, [pc, #420]	; (80055fc <HAL_GPIO_Init+0x214>)
 8005456:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800545a:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 800545e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8005460:	43d4      	mvns	r4, r2
 8005462:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005466:	684f      	ldr	r7, [r1, #4]
 8005468:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800546c:	d001      	beq.n	8005472 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 800546e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8005472:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8005476:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8005478:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800547a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800547e:	684f      	ldr	r7, [r1, #4]
 8005480:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8005484:	d001      	beq.n	800548a <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 8005486:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800548a:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 800548e:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005490:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
        temp &= ~(iocurrent);
 8005494:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005498:	684f      	ldr	r7, [r1, #4]
 800549a:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800549e:	d001      	beq.n	80054a4 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80054a0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80054a4:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 80054a8:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80054ac:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
        temp &= ~(iocurrent);
 80054b0:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80054b2:	684e      	ldr	r6, [r1, #4]
 80054b4:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 80054b8:	d001      	beq.n	80054be <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 80054ba:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80054be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054c2:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
      }
    }

    position++;
 80054c6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80054c8:	680a      	ldr	r2, [r1, #0]
 80054ca:	fa32 f403 	lsrs.w	r4, r2, r3
 80054ce:	f000 8092 	beq.w	80055f6 <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80054d2:	f04f 0c01 	mov.w	ip, #1
 80054d6:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 80054da:	ea1c 0202 	ands.w	r2, ip, r2
 80054de:	d0f2      	beq.n	80054c6 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054e0:	684c      	ldr	r4, [r1, #4]
 80054e2:	f004 0403 	and.w	r4, r4, #3
 80054e6:	3c01      	subs	r4, #1
 80054e8:	2c01      	cmp	r4, #1
 80054ea:	d981      	bls.n	80053f0 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054ec:	684c      	ldr	r4, [r1, #4]
 80054ee:	f004 0403 	and.w	r4, r4, #3
 80054f2:	2c03      	cmp	r4, #3
 80054f4:	d00c      	beq.n	8005510 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 80054f6:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054f8:	005d      	lsls	r5, r3, #1
 80054fa:	f04f 0c03 	mov.w	ip, #3
 80054fe:	fa0c fc05 	lsl.w	ip, ip, r5
 8005502:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005506:	688c      	ldr	r4, [r1, #8]
 8005508:	40ac      	lsls	r4, r5
 800550a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 800550e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005510:	684c      	ldr	r4, [r1, #4]
 8005512:	f004 0403 	and.w	r4, r4, #3
 8005516:	2c02      	cmp	r4, #2
 8005518:	f43f af7e 	beq.w	8005418 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800551c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800551e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8005522:	f04f 0c03 	mov.w	ip, #3
 8005526:	fa0c fc0e 	lsl.w	ip, ip, lr
 800552a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800552e:	684c      	ldr	r4, [r1, #4]
 8005530:	f004 0403 	and.w	r4, r4, #3
 8005534:	fa04 f40e 	lsl.w	r4, r4, lr
 8005538:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800553c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800553e:	684c      	ldr	r4, [r1, #4]
 8005540:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8005544:	d0bf      	beq.n	80054c6 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005546:	4c2e      	ldr	r4, [pc, #184]	; (8005600 <HAL_GPIO_Init+0x218>)
 8005548:	f8d4 50f4 	ldr.w	r5, [r4, #244]	; 0xf4
 800554c:	f045 0502 	orr.w	r5, r5, #2
 8005550:	f8c4 50f4 	str.w	r5, [r4, #244]	; 0xf4
 8005554:	f8d4 40f4 	ldr.w	r4, [r4, #244]	; 0xf4
 8005558:	f004 0402 	and.w	r4, r4, #2
 800555c:	9401      	str	r4, [sp, #4]
 800555e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005560:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8005564:	f10c 0502 	add.w	r5, ip, #2
 8005568:	4c24      	ldr	r4, [pc, #144]	; (80055fc <HAL_GPIO_Init+0x214>)
 800556a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800556e:	f003 0e03 	and.w	lr, r3, #3
 8005572:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8005576:	240f      	movs	r4, #15
 8005578:	fa04 f40e 	lsl.w	r4, r4, lr
 800557c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005580:	4c20      	ldr	r4, [pc, #128]	; (8005604 <HAL_GPIO_Init+0x21c>)
 8005582:	42a0      	cmp	r0, r4
 8005584:	f43f af60 	beq.w	8005448 <HAL_GPIO_Init+0x60>
 8005588:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800558c:	42a0      	cmp	r0, r4
 800558e:	d022      	beq.n	80055d6 <HAL_GPIO_Init+0x1ee>
 8005590:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005594:	42a0      	cmp	r0, r4
 8005596:	d020      	beq.n	80055da <HAL_GPIO_Init+0x1f2>
 8005598:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800559c:	42a0      	cmp	r0, r4
 800559e:	d01e      	beq.n	80055de <HAL_GPIO_Init+0x1f6>
 80055a0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80055a4:	42a0      	cmp	r0, r4
 80055a6:	d01c      	beq.n	80055e2 <HAL_GPIO_Init+0x1fa>
 80055a8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80055ac:	42a0      	cmp	r0, r4
 80055ae:	d01a      	beq.n	80055e6 <HAL_GPIO_Init+0x1fe>
 80055b0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80055b4:	42a0      	cmp	r0, r4
 80055b6:	d018      	beq.n	80055ea <HAL_GPIO_Init+0x202>
 80055b8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80055bc:	42a0      	cmp	r0, r4
 80055be:	d016      	beq.n	80055ee <HAL_GPIO_Init+0x206>
 80055c0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80055c4:	42a0      	cmp	r0, r4
 80055c6:	d014      	beq.n	80055f2 <HAL_GPIO_Init+0x20a>
 80055c8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80055cc:	42a0      	cmp	r0, r4
 80055ce:	f43f af39 	beq.w	8005444 <HAL_GPIO_Init+0x5c>
 80055d2:	240a      	movs	r4, #10
 80055d4:	e739      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055d6:	2401      	movs	r4, #1
 80055d8:	e737      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055da:	2402      	movs	r4, #2
 80055dc:	e735      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055de:	2403      	movs	r4, #3
 80055e0:	e733      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055e2:	2404      	movs	r4, #4
 80055e4:	e731      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055e6:	2405      	movs	r4, #5
 80055e8:	e72f      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055ea:	2406      	movs	r4, #6
 80055ec:	e72d      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055ee:	2407      	movs	r4, #7
 80055f0:	e72b      	b.n	800544a <HAL_GPIO_Init+0x62>
 80055f2:	2408      	movs	r4, #8
 80055f4:	e729      	b.n	800544a <HAL_GPIO_Init+0x62>
  }
}
 80055f6:	b003      	add	sp, #12
 80055f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055fa:	bf00      	nop
 80055fc:	58000400 	.word	0x58000400
 8005600:	58024400 	.word	0x58024400
 8005604:	58020000 	.word	0x58020000

08005608 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005608:	b10a      	cbz	r2, 800560e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800560a:	6181      	str	r1, [r0, #24]
 800560c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800560e:	0409      	lsls	r1, r1, #16
 8005610:	6181      	str	r1, [r0, #24]
  }
}
 8005612:	4770      	bx	lr

08005614 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005614:	6803      	ldr	r3, [r0, #0]
 8005616:	699a      	ldr	r2, [r3, #24]
 8005618:	f012 0f02 	tst.w	r2, #2
 800561c:	d001      	beq.n	8005622 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 800561e:	2200      	movs	r2, #0
 8005620:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005622:	6803      	ldr	r3, [r0, #0]
 8005624:	699a      	ldr	r2, [r3, #24]
 8005626:	f012 0f01 	tst.w	r2, #1
 800562a:	d103      	bne.n	8005634 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800562c:	699a      	ldr	r2, [r3, #24]
 800562e:	f042 0201 	orr.w	r2, r2, #1
 8005632:	619a      	str	r2, [r3, #24]
  }
}
 8005634:	4770      	bx	lr

08005636 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005636:	b410      	push	{r4}
 8005638:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800563a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800563e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005642:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005644:	4321      	orrs	r1, r4
 8005646:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800564a:	6802      	ldr	r2, [r0, #0]
 800564c:	6853      	ldr	r3, [r2, #4]
 800564e:	0d64      	lsrs	r4, r4, #21
 8005650:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8005654:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8005658:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 800565c:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8005660:	f044 0403 	orr.w	r4, r4, #3
 8005664:	ea23 0304 	bic.w	r3, r3, r4
 8005668:	430b      	orrs	r3, r1
 800566a:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800566c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005670:	4770      	bx	lr

08005672 <I2C_IsErrorOccurred>:
{
 8005672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005676:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8005678:	6803      	ldr	r3, [r0, #0]
 800567a:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800567c:	f016 0610 	ands.w	r6, r6, #16
 8005680:	d07e      	beq.n	8005780 <I2C_IsErrorOccurred+0x10e>
 8005682:	460d      	mov	r5, r1
 8005684:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005686:	2210      	movs	r2, #16
 8005688:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 800568a:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 800568c:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	6998      	ldr	r0, [r3, #24]
 8005692:	f010 0f20 	tst.w	r0, #32
 8005696:	d132      	bne.n	80056fe <I2C_IsErrorOccurred+0x8c>
 8005698:	bb8f      	cbnz	r7, 80056fe <I2C_IsErrorOccurred+0x8c>
      if (Timeout != HAL_MAX_DELAY)
 800569a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800569e:	d0f6      	beq.n	800568e <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80056a0:	f7fe f826 	bl	80036f0 <HAL_GetTick>
 80056a4:	eba0 0008 	sub.w	r0, r0, r8
 80056a8:	42a8      	cmp	r0, r5
 80056aa:	d801      	bhi.n	80056b0 <I2C_IsErrorOccurred+0x3e>
 80056ac:	2d00      	cmp	r5, #0
 80056ae:	d1ee      	bne.n	800568e <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80056b0:	6821      	ldr	r1, [r4, #0]
 80056b2:	684a      	ldr	r2, [r1, #4]
 80056b4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
          tmp2 = hi2c->Mode;
 80056b8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80056bc:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80056be:	6988      	ldr	r0, [r1, #24]
 80056c0:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80056c4:	d004      	beq.n	80056d0 <I2C_IsErrorOccurred+0x5e>
              (tmp2 != HAL_I2C_MODE_SLAVE))
 80056c6:	3b20      	subs	r3, #32
 80056c8:	bf18      	it	ne
 80056ca:	2301      	movne	r3, #1
              (tmp1 != I2C_CR2_STOP) && \
 80056cc:	b902      	cbnz	r2, 80056d0 <I2C_IsErrorOccurred+0x5e>
 80056ce:	b973      	cbnz	r3, 80056ee <I2C_IsErrorOccurred+0x7c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	f013 0f20 	tst.w	r3, #32
 80056d8:	d1d9      	bne.n	800568e <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80056da:	f7fe f809 	bl	80036f0 <HAL_GetTick>
 80056de:	eba0 0008 	sub.w	r0, r0, r8
 80056e2:	2819      	cmp	r0, #25
 80056e4:	d9f4      	bls.n	80056d0 <I2C_IsErrorOccurred+0x5e>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80056e6:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 80056ea:	2701      	movs	r7, #1
              break;
 80056ec:	e7cf      	b.n	800568e <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80056ee:	684b      	ldr	r3, [r1, #4]
 80056f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056f4:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 80056f6:	f7fd fffb 	bl	80036f0 <HAL_GetTick>
 80056fa:	4680      	mov	r8, r0
 80056fc:	e7e8      	b.n	80056d0 <I2C_IsErrorOccurred+0x5e>
    if (status == HAL_OK)
 80056fe:	b90f      	cbnz	r7, 8005704 <I2C_IsErrorOccurred+0x92>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005700:	2220      	movs	r2, #32
 8005702:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8005704:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8005708:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 800570a:	6822      	ldr	r2, [r4, #0]
 800570c:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800570e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005712:	d005      	beq.n	8005720 <I2C_IsErrorOccurred+0xae>
    error_code |= HAL_I2C_ERROR_BERR;
 8005714:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005718:	f44f 7180 	mov.w	r1, #256	; 0x100
 800571c:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 800571e:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005720:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005724:	d006      	beq.n	8005734 <I2C_IsErrorOccurred+0xc2>
    error_code |= HAL_I2C_ERROR_OVR;
 8005726:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800572a:	6822      	ldr	r2, [r4, #0]
 800572c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005730:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8005732:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005734:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005738:	d024      	beq.n	8005784 <I2C_IsErrorOccurred+0x112>
    error_code |= HAL_I2C_ERROR_ARLO;
 800573a:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005744:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8005746:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8005748:	4620      	mov	r0, r4
 800574a:	f7ff ff63 	bl	8005614 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800574e:	6822      	ldr	r2, [r4, #0]
 8005750:	6853      	ldr	r3, [r2, #4]
 8005752:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005756:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800575a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800575e:	f023 0301 	bic.w	r3, r3, #1
 8005762:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8005764:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005766:	4333      	orrs	r3, r6
 8005768:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800576a:	2320      	movs	r3, #32
 800576c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005770:	2300      	movs	r3, #0
 8005772:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005776:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 800577a:	4628      	mov	r0, r5
 800577c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005780:	2500      	movs	r5, #0
 8005782:	e7c2      	b.n	800570a <I2C_IsErrorOccurred+0x98>
  if (status != HAL_OK)
 8005784:	2d00      	cmp	r5, #0
 8005786:	d0f8      	beq.n	800577a <I2C_IsErrorOccurred+0x108>
 8005788:	e7de      	b.n	8005748 <I2C_IsErrorOccurred+0xd6>

0800578a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800578a:	b570      	push	{r4, r5, r6, lr}
 800578c:	4604      	mov	r4, r0
 800578e:	460d      	mov	r5, r1
 8005790:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005792:	6823      	ldr	r3, [r4, #0]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	f013 0f02 	tst.w	r3, #2
 800579a:	d122      	bne.n	80057e2 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800579c:	4632      	mov	r2, r6
 800579e:	4629      	mov	r1, r5
 80057a0:	4620      	mov	r0, r4
 80057a2:	f7ff ff66 	bl	8005672 <I2C_IsErrorOccurred>
 80057a6:	b9f0      	cbnz	r0, 80057e6 <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80057a8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80057ac:	d0f1      	beq.n	8005792 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ae:	f7fd ff9f 	bl	80036f0 <HAL_GetTick>
 80057b2:	1b80      	subs	r0, r0, r6
 80057b4:	42a8      	cmp	r0, r5
 80057b6:	d801      	bhi.n	80057bc <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80057b8:	2d00      	cmp	r5, #0
 80057ba:	d1ea      	bne.n	8005792 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	f013 0f02 	tst.w	r3, #2
 80057c4:	d1e5      	bne.n	8005792 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80057c8:	f043 0320 	orr.w	r3, r3, #32
 80057cc:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80057ce:	2320      	movs	r3, #32
 80057d0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057d4:	2300      	movs	r3, #0
 80057d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80057da:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 80057de:	2001      	movs	r0, #1
 80057e0:	e000      	b.n	80057e4 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 80057e2:	2000      	movs	r0, #0
}
 80057e4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80057e6:	2001      	movs	r0, #1
 80057e8:	e7fc      	b.n	80057e4 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

080057ea <I2C_WaitOnFlagUntilTimeout>:
{
 80057ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ee:	4605      	mov	r5, r0
 80057f0:	460f      	mov	r7, r1
 80057f2:	4616      	mov	r6, r2
 80057f4:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057f6:	682c      	ldr	r4, [r5, #0]
 80057f8:	69a4      	ldr	r4, [r4, #24]
 80057fa:	ea37 0404 	bics.w	r4, r7, r4
 80057fe:	bf0c      	ite	eq
 8005800:	2401      	moveq	r4, #1
 8005802:	2400      	movne	r4, #0
 8005804:	42b4      	cmp	r4, r6
 8005806:	d122      	bne.n	800584e <I2C_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8005808:	f1b8 3fff 	cmp.w	r8, #4294967295
 800580c:	d0f3      	beq.n	80057f6 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580e:	f7fd ff6f 	bl	80036f0 <HAL_GetTick>
 8005812:	9b06      	ldr	r3, [sp, #24]
 8005814:	1ac0      	subs	r0, r0, r3
 8005816:	4540      	cmp	r0, r8
 8005818:	d802      	bhi.n	8005820 <I2C_WaitOnFlagUntilTimeout+0x36>
 800581a:	f1b8 0f00 	cmp.w	r8, #0
 800581e:	d1ea      	bne.n	80057f6 <I2C_WaitOnFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005820:	682b      	ldr	r3, [r5, #0]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	ea37 0303 	bics.w	r3, r7, r3
 8005828:	bf0c      	ite	eq
 800582a:	2301      	moveq	r3, #1
 800582c:	2300      	movne	r3, #0
 800582e:	42b3      	cmp	r3, r6
 8005830:	d1e1      	bne.n	80057f6 <I2C_WaitOnFlagUntilTimeout+0xc>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005832:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8005834:	f043 0320 	orr.w	r3, r3, #32
 8005838:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800583a:	2320      	movs	r3, #32
 800583c:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005840:	2300      	movs	r3, #0
 8005842:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8005846:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_ERROR;
 800584a:	2001      	movs	r0, #1
 800584c:	e000      	b.n	8005850 <I2C_WaitOnFlagUntilTimeout+0x66>
  return HAL_OK;
 800584e:	2000      	movs	r0, #0
}
 8005850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005854 <I2C_RequestMemoryWrite>:
{
 8005854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005858:	b082      	sub	sp, #8
 800585a:	4604      	mov	r4, r0
 800585c:	4690      	mov	r8, r2
 800585e:	461d      	mov	r5, r3
 8005860:	9e08      	ldr	r6, [sp, #32]
 8005862:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005864:	4b19      	ldr	r3, [pc, #100]	; (80058cc <I2C_RequestMemoryWrite+0x78>)
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800586c:	b2ea      	uxtb	r2, r5
 800586e:	f7ff fee2 	bl	8005636 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005872:	463a      	mov	r2, r7
 8005874:	4631      	mov	r1, r6
 8005876:	4620      	mov	r0, r4
 8005878:	f7ff ff87 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 800587c:	b9f8      	cbnz	r0, 80058be <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800587e:	2d01      	cmp	r5, #1
 8005880:	d10e      	bne.n	80058a0 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005882:	6823      	ldr	r3, [r4, #0]
 8005884:	fa5f f288 	uxtb.w	r2, r8
 8005888:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800588a:	9700      	str	r7, [sp, #0]
 800588c:	4633      	mov	r3, r6
 800588e:	2200      	movs	r2, #0
 8005890:	2180      	movs	r1, #128	; 0x80
 8005892:	4620      	mov	r0, r4
 8005894:	f7ff ffa9 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005898:	b9a8      	cbnz	r0, 80058c6 <I2C_RequestMemoryWrite+0x72>
}
 800589a:	b002      	add	sp, #8
 800589c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	ea4f 2218 	mov.w	r2, r8, lsr #8
 80058a6:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058a8:	463a      	mov	r2, r7
 80058aa:	4631      	mov	r1, r6
 80058ac:	4620      	mov	r0, r4
 80058ae:	f7ff ff6c 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 80058b2:	b930      	cbnz	r0, 80058c2 <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058b4:	6823      	ldr	r3, [r4, #0]
 80058b6:	fa5f f288 	uxtb.w	r2, r8
 80058ba:	629a      	str	r2, [r3, #40]	; 0x28
 80058bc:	e7e5      	b.n	800588a <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 80058be:	2001      	movs	r0, #1
 80058c0:	e7eb      	b.n	800589a <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 80058c2:	2001      	movs	r0, #1
 80058c4:	e7e9      	b.n	800589a <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 80058c6:	2001      	movs	r0, #1
 80058c8:	e7e7      	b.n	800589a <I2C_RequestMemoryWrite+0x46>
 80058ca:	bf00      	nop
 80058cc:	80002000 	.word	0x80002000

080058d0 <I2C_RequestMemoryRead>:
{
 80058d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058d4:	b082      	sub	sp, #8
 80058d6:	4604      	mov	r4, r0
 80058d8:	4690      	mov	r8, r2
 80058da:	461d      	mov	r5, r3
 80058dc:	9e08      	ldr	r6, [sp, #32]
 80058de:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80058e0:	4b18      	ldr	r3, [pc, #96]	; (8005944 <I2C_RequestMemoryRead+0x74>)
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	2300      	movs	r3, #0
 80058e6:	b2ea      	uxtb	r2, r5
 80058e8:	f7ff fea5 	bl	8005636 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058ec:	463a      	mov	r2, r7
 80058ee:	4631      	mov	r1, r6
 80058f0:	4620      	mov	r0, r4
 80058f2:	f7ff ff4a 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 80058f6:	b9f8      	cbnz	r0, 8005938 <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058f8:	2d01      	cmp	r5, #1
 80058fa:	d10e      	bne.n	800591a <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	fa5f f288 	uxtb.w	r2, r8
 8005902:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005904:	9700      	str	r7, [sp, #0]
 8005906:	4633      	mov	r3, r6
 8005908:	2200      	movs	r2, #0
 800590a:	2140      	movs	r1, #64	; 0x40
 800590c:	4620      	mov	r0, r4
 800590e:	f7ff ff6c 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005912:	b9a8      	cbnz	r0, 8005940 <I2C_RequestMemoryRead+0x70>
}
 8005914:	b002      	add	sp, #8
 8005916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8005920:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005922:	463a      	mov	r2, r7
 8005924:	4631      	mov	r1, r6
 8005926:	4620      	mov	r0, r4
 8005928:	f7ff ff2f 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 800592c:	b930      	cbnz	r0, 800593c <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	fa5f f288 	uxtb.w	r2, r8
 8005934:	629a      	str	r2, [r3, #40]	; 0x28
 8005936:	e7e5      	b.n	8005904 <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 8005938:	2001      	movs	r0, #1
 800593a:	e7eb      	b.n	8005914 <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 800593c:	2001      	movs	r0, #1
 800593e:	e7e9      	b.n	8005914 <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 8005940:	2001      	movs	r0, #1
 8005942:	e7e7      	b.n	8005914 <I2C_RequestMemoryRead+0x44>
 8005944:	80002000 	.word	0x80002000

08005948 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005948:	b570      	push	{r4, r5, r6, lr}
 800594a:	4604      	mov	r4, r0
 800594c:	460d      	mov	r5, r1
 800594e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005950:	e004      	b.n	800595c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005952:	6823      	ldr	r3, [r4, #0]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	f013 0f20 	tst.w	r3, #32
 800595a:	d012      	beq.n	8005982 <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	f013 0f20 	tst.w	r3, #32
 8005964:	d11b      	bne.n	800599e <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005966:	4632      	mov	r2, r6
 8005968:	4629      	mov	r1, r5
 800596a:	4620      	mov	r0, r4
 800596c:	f7ff fe81 	bl	8005672 <I2C_IsErrorOccurred>
 8005970:	b9b8      	cbnz	r0, 80059a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005972:	f7fd febd 	bl	80036f0 <HAL_GetTick>
 8005976:	1b80      	subs	r0, r0, r6
 8005978:	42a8      	cmp	r0, r5
 800597a:	d8ea      	bhi.n	8005952 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 800597c:	2d00      	cmp	r5, #0
 800597e:	d1ed      	bne.n	800595c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 8005980:	e7e7      	b.n	8005952 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005982:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005984:	f043 0320 	orr.w	r3, r3, #32
 8005988:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800598a:	2320      	movs	r3, #32
 800598c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005990:	2300      	movs	r3, #0
 8005992:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8005996:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 800599a:	2001      	movs	r0, #1
 800599c:	e000      	b.n	80059a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 800599e:	2000      	movs	r0, #0
}
 80059a0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80059a2:	2001      	movs	r0, #1
 80059a4:	e7fc      	b.n	80059a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>

080059a6 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80059a6:	b570      	push	{r4, r5, r6, lr}
 80059a8:	4604      	mov	r4, r0
 80059aa:	460d      	mov	r5, r1
 80059ac:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059ae:	e02d      	b.n	8005a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80059b0:	699a      	ldr	r2, [r3, #24]
 80059b2:	f012 0f04 	tst.w	r2, #4
 80059b6:	d002      	beq.n	80059be <I2C_WaitOnRXNEFlagUntilTimeout+0x18>
 80059b8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80059ba:	2a00      	cmp	r2, #0
 80059bc:	d14c      	bne.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059be:	699a      	ldr	r2, [r3, #24]
 80059c0:	f012 0f10 	tst.w	r2, #16
 80059c4:	d01a      	beq.n	80059fc <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059c6:	2210      	movs	r2, #16
 80059c8:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80059ca:	2304      	movs	r3, #4
 80059cc:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	2220      	movs	r2, #32
 80059d2:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80059d4:	6821      	ldr	r1, [r4, #0]
 80059d6:	684b      	ldr	r3, [r1, #4]
 80059d8:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80059dc:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80059e0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80059e4:	f023 0301 	bic.w	r3, r3, #1
 80059e8:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 80059ea:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059ee:	2300      	movs	r3, #0
 80059f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80059f4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80059f8:	2101      	movs	r1, #1
 80059fa:	e02d      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059fc:	2300      	movs	r3, #0
 80059fe:	6463      	str	r3, [r4, #68]	; 0x44
 8005a00:	e7e5      	b.n	80059ce <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005a02:	6823      	ldr	r3, [r4, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	f013 0f04 	tst.w	r3, #4
 8005a0a:	d018      	beq.n	8005a3e <I2C_WaitOnRXNEFlagUntilTimeout+0x98>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a0c:	6823      	ldr	r3, [r4, #0]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	f013 0f04 	tst.w	r3, #4
 8005a14:	d11f      	bne.n	8005a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a16:	4632      	mov	r2, r6
 8005a18:	4629      	mov	r1, r5
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f7ff fe29 	bl	8005672 <I2C_IsErrorOccurred>
 8005a20:	4601      	mov	r1, r0
 8005a22:	b9d8      	cbnz	r0, 8005a5c <I2C_WaitOnRXNEFlagUntilTimeout+0xb6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	699a      	ldr	r2, [r3, #24]
 8005a28:	f012 0f20 	tst.w	r2, #32
 8005a2c:	d1c0      	bne.n	80059b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a2e:	f7fd fe5f 	bl	80036f0 <HAL_GetTick>
 8005a32:	1b80      	subs	r0, r0, r6
 8005a34:	42a8      	cmp	r0, r5
 8005a36:	d8e4      	bhi.n	8005a02 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8005a38:	2d00      	cmp	r5, #0
 8005a3a:	d1e7      	bne.n	8005a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a3c:	e7e1      	b.n	8005a02 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a40:	f043 0320 	orr.w	r3, r3, #32
 8005a44:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a46:	2320      	movs	r3, #32
 8005a48:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8005a52:	2101      	movs	r1, #1
 8005a54:	e000      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  return HAL_OK;
 8005a56:	2100      	movs	r1, #0
}
 8005a58:	4608      	mov	r0, r1
 8005a5a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	e7fb      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>

08005a60 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8005a60:	2800      	cmp	r0, #0
 8005a62:	d057      	beq.n	8005b14 <HAL_I2C_Init+0xb4>
{
 8005a64:	b510      	push	{r4, lr}
 8005a66:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a68:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d041      	beq.n	8005af4 <HAL_I2C_Init+0x94>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a70:	2324      	movs	r3, #36	; 0x24
 8005a72:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8005a76:	6822      	ldr	r2, [r4, #0]
 8005a78:	6813      	ldr	r3, [r2, #0]
 8005a7a:	f023 0301 	bic.w	r3, r3, #1
 8005a7e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005a80:	6863      	ldr	r3, [r4, #4]
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005a88:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005a8a:	6822      	ldr	r2, [r4, #0]
 8005a8c:	6893      	ldr	r3, [r2, #8]
 8005a8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005a92:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a94:	68e3      	ldr	r3, [r4, #12]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d031      	beq.n	8005afe <HAL_I2C_Init+0x9e>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005a9a:	68a3      	ldr	r3, [r4, #8]
 8005a9c:	6822      	ldr	r2, [r4, #0]
 8005a9e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8005aa2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005aa4:	68e3      	ldr	r3, [r4, #12]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d02f      	beq.n	8005b0a <HAL_I2C_Init+0xaa>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005aaa:	6822      	ldr	r2, [r4, #0]
 8005aac:	6851      	ldr	r1, [r2, #4]
 8005aae:	4b1a      	ldr	r3, [pc, #104]	; (8005b18 <HAL_I2C_Init+0xb8>)
 8005ab0:	430b      	orrs	r3, r1
 8005ab2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005ab4:	6822      	ldr	r2, [r4, #0]
 8005ab6:	68d3      	ldr	r3, [r2, #12]
 8005ab8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005abc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005abe:	6923      	ldr	r3, [r4, #16]
 8005ac0:	6962      	ldr	r2, [r4, #20]
 8005ac2:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ac4:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ac6:	6822      	ldr	r2, [r4, #0]
 8005ac8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005acc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005ace:	69e3      	ldr	r3, [r4, #28]
 8005ad0:	6a21      	ldr	r1, [r4, #32]
 8005ad2:	6822      	ldr	r2, [r4, #0]
 8005ad4:	430b      	orrs	r3, r1
 8005ad6:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005ad8:	6822      	ldr	r2, [r4, #0]
 8005ada:	6813      	ldr	r3, [r2, #0]
 8005adc:	f043 0301 	orr.w	r3, r3, #1
 8005ae0:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ae6:	2320      	movs	r3, #32
 8005ae8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005aec:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aee:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8005af2:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8005af4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8005af8:	f7fd fa38 	bl	8002f6c <HAL_I2C_MspInit>
 8005afc:	e7b8      	b.n	8005a70 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005afe:	68a3      	ldr	r3, [r4, #8]
 8005b00:	6822      	ldr	r2, [r4, #0]
 8005b02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b06:	6093      	str	r3, [r2, #8]
 8005b08:	e7cc      	b.n	8005aa4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b10:	605a      	str	r2, [r3, #4]
 8005b12:	e7ca      	b.n	8005aaa <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8005b14:	2001      	movs	r0, #1
}
 8005b16:	4770      	bx	lr
 8005b18:	02008000 	.word	0x02008000

08005b1c <HAL_I2C_Master_Transmit>:
{
 8005b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b20:	b082      	sub	sp, #8
 8005b22:	460f      	mov	r7, r1
 8005b24:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b26:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005b2a:	b2c9      	uxtb	r1, r1
 8005b2c:	2920      	cmp	r1, #32
 8005b2e:	f040 80a3 	bne.w	8005c78 <HAL_I2C_Master_Transmit+0x15c>
 8005b32:	4604      	mov	r4, r0
 8005b34:	4690      	mov	r8, r2
 8005b36:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8005b38:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	f000 809f 	beq.w	8005c80 <HAL_I2C_Master_Transmit+0x164>
 8005b42:	f04f 0a01 	mov.w	sl, #1
 8005b46:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005b4a:	f7fd fdd1 	bl	80036f0 <HAL_GetTick>
 8005b4e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b50:	9000      	str	r0, [sp, #0]
 8005b52:	2319      	movs	r3, #25
 8005b54:	4652      	mov	r2, sl
 8005b56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	f7ff fe45 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	f040 808f 	bne.w	8005c84 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005b66:	2321      	movs	r3, #33	; 0x21
 8005b68:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005b6c:	2310      	movs	r3, #16
 8005b6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b72:	2300      	movs	r3, #0
 8005b74:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005b76:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005b7a:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b7e:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b80:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	2bff      	cmp	r3, #255	; 0xff
 8005b86:	d90a      	bls.n	8005b9e <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b88:	22ff      	movs	r2, #255	; 0xff
 8005b8a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b8c:	4b41      	ldr	r3, [pc, #260]	; (8005c94 <HAL_I2C_Master_Transmit+0x178>)
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005b94:	4639      	mov	r1, r7
 8005b96:	4620      	mov	r0, r4
 8005b98:	f7ff fd4d 	bl	8005636 <I2C_TransferConfig>
 8005b9c:	e018      	b.n	8005bd0 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 8005b9e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005ba0:	b292      	uxth	r2, r2
 8005ba2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ba4:	4b3b      	ldr	r3, [pc, #236]	; (8005c94 <HAL_I2C_Master_Transmit+0x178>)
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	4639      	mov	r1, r7
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f7ff fd40 	bl	8005636 <I2C_TransferConfig>
 8005bb6:	e00b      	b.n	8005bd0 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 8005bb8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005bba:	b292      	uxth	r2, r2
 8005bbc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	4639      	mov	r1, r7
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f7ff fd33 	bl	8005636 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005bd0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d033      	beq.n	8005c40 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bd8:	462a      	mov	r2, r5
 8005bda:	4631      	mov	r1, r6
 8005bdc:	4620      	mov	r0, r4
 8005bde:	f7ff fdd4 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 8005be2:	2800      	cmp	r0, #0
 8005be4:	d150      	bne.n	8005c88 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005be6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005be8:	6823      	ldr	r3, [r4, #0]
 8005bea:	7812      	ldrb	r2, [r2, #0]
 8005bec:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005bf4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005bfe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005c00:	3b01      	subs	r3, #1
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005c08:	b292      	uxth	r2, r2
 8005c0a:	2a00      	cmp	r2, #0
 8005c0c:	d0e0      	beq.n	8005bd0 <HAL_I2C_Master_Transmit+0xb4>
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1de      	bne.n	8005bd0 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c12:	9500      	str	r5, [sp, #0]
 8005c14:	4633      	mov	r3, r6
 8005c16:	2200      	movs	r2, #0
 8005c18:	2180      	movs	r1, #128	; 0x80
 8005c1a:	4620      	mov	r0, r4
 8005c1c:	f7ff fde5 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005c20:	bba0      	cbnz	r0, 8005c8c <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c22:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2bff      	cmp	r3, #255	; 0xff
 8005c28:	d9c6      	bls.n	8005bb8 <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c2a:	22ff      	movs	r2, #255	; 0xff
 8005c2c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005c2e:	2300      	movs	r3, #0
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c36:	4639      	mov	r1, r7
 8005c38:	4620      	mov	r0, r4
 8005c3a:	f7ff fcfc 	bl	8005636 <I2C_TransferConfig>
 8005c3e:	e7c7      	b.n	8005bd0 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c40:	462a      	mov	r2, r5
 8005c42:	4631      	mov	r1, r6
 8005c44:	4620      	mov	r0, r4
 8005c46:	f7ff fe7f 	bl	8005948 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c4a:	bb08      	cbnz	r0, 8005c90 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005c52:	6821      	ldr	r1, [r4, #0]
 8005c54:	684b      	ldr	r3, [r1, #4]
 8005c56:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005c5a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005c5e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005c62:	f023 0301 	bic.w	r3, r3, #1
 8005c66:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005c68:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005c72:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005c76:	e000      	b.n	8005c7a <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 8005c78:	2002      	movs	r0, #2
}
 8005c7a:	b002      	add	sp, #8
 8005c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8005c80:	2002      	movs	r0, #2
 8005c82:	e7fa      	b.n	8005c7a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8005c84:	2001      	movs	r0, #1
 8005c86:	e7f8      	b.n	8005c7a <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 8005c88:	2001      	movs	r0, #1
 8005c8a:	e7f6      	b.n	8005c7a <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 8005c8c:	2001      	movs	r0, #1
 8005c8e:	e7f4      	b.n	8005c7a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8005c90:	2001      	movs	r0, #1
 8005c92:	e7f2      	b.n	8005c7a <HAL_I2C_Master_Transmit+0x15e>
 8005c94:	80002000 	.word	0x80002000

08005c98 <HAL_I2C_Master_Receive>:
{
 8005c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	b082      	sub	sp, #8
 8005c9e:	460f      	mov	r7, r1
 8005ca0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca2:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005ca6:	b2c9      	uxtb	r1, r1
 8005ca8:	2920      	cmp	r1, #32
 8005caa:	f040 80a2 	bne.w	8005df2 <HAL_I2C_Master_Receive+0x15a>
 8005cae:	4604      	mov	r4, r0
 8005cb0:	4690      	mov	r8, r2
 8005cb2:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8005cb4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	f000 809e 	beq.w	8005dfa <HAL_I2C_Master_Receive+0x162>
 8005cbe:	f04f 0a01 	mov.w	sl, #1
 8005cc2:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005cc6:	f7fd fd13 	bl	80036f0 <HAL_GetTick>
 8005cca:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ccc:	9000      	str	r0, [sp, #0]
 8005cce:	2319      	movs	r3, #25
 8005cd0:	4652      	mov	r2, sl
 8005cd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	f7ff fd87 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	f040 808e 	bne.w	8005dfe <HAL_I2C_Master_Receive+0x166>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ce2:	2322      	movs	r3, #34	; 0x22
 8005ce4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ce8:	2310      	movs	r3, #16
 8005cea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005cf2:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005cf6:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005cfa:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cfc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	2bff      	cmp	r3, #255	; 0xff
 8005d02:	d90a      	bls.n	8005d1a <HAL_I2C_Master_Receive+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d04:	22ff      	movs	r2, #255	; 0xff
 8005d06:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d08:	4b41      	ldr	r3, [pc, #260]	; (8005e10 <HAL_I2C_Master_Receive+0x178>)
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d10:	4639      	mov	r1, r7
 8005d12:	4620      	mov	r0, r4
 8005d14:	f7ff fc8f 	bl	8005636 <I2C_TransferConfig>
 8005d18:	e018      	b.n	8005d4c <HAL_I2C_Master_Receive+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 8005d1a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005d1c:	b292      	uxth	r2, r2
 8005d1e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d20:	4b3b      	ldr	r3, [pc, #236]	; (8005e10 <HAL_I2C_Master_Receive+0x178>)
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	4639      	mov	r1, r7
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	f7ff fc82 	bl	8005636 <I2C_TransferConfig>
 8005d32:	e00b      	b.n	8005d4c <HAL_I2C_Master_Receive+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 8005d34:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005d36:	b292      	uxth	r2, r2
 8005d38:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	4639      	mov	r1, r7
 8005d46:	4620      	mov	r0, r4
 8005d48:	f7ff fc75 	bl	8005636 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005d4c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d032      	beq.n	8005dba <HAL_I2C_Master_Receive+0x122>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d54:	462a      	mov	r2, r5
 8005d56:	4631      	mov	r1, r6
 8005d58:	4620      	mov	r0, r4
 8005d5a:	f7ff fe24 	bl	80059a6 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	d14f      	bne.n	8005e02 <HAL_I2C_Master_Receive+0x16a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d68:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8005d6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8005d70:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8005d72:	3a01      	subs	r2, #1
 8005d74:	b292      	uxth	r2, r2
 8005d76:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005d78:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d0e0      	beq.n	8005d4c <HAL_I2C_Master_Receive+0xb4>
 8005d8a:	2a00      	cmp	r2, #0
 8005d8c:	d1de      	bne.n	8005d4c <HAL_I2C_Master_Receive+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d8e:	9500      	str	r5, [sp, #0]
 8005d90:	4633      	mov	r3, r6
 8005d92:	2180      	movs	r1, #128	; 0x80
 8005d94:	4620      	mov	r0, r4
 8005d96:	f7ff fd28 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005d9a:	bba0      	cbnz	r0, 8005e06 <HAL_I2C_Master_Receive+0x16e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2bff      	cmp	r3, #255	; 0xff
 8005da2:	d9c7      	bls.n	8005d34 <HAL_I2C_Master_Receive+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005da4:	22ff      	movs	r2, #255	; 0xff
 8005da6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005da8:	2300      	movs	r3, #0
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005db0:	4639      	mov	r1, r7
 8005db2:	4620      	mov	r0, r4
 8005db4:	f7ff fc3f 	bl	8005636 <I2C_TransferConfig>
 8005db8:	e7c8      	b.n	8005d4c <HAL_I2C_Master_Receive+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dba:	462a      	mov	r2, r5
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	f7ff fdc2 	bl	8005948 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005dc4:	bb08      	cbnz	r0, 8005e0a <HAL_I2C_Master_Receive+0x172>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005dcc:	6821      	ldr	r1, [r4, #0]
 8005dce:	684b      	ldr	r3, [r1, #4]
 8005dd0:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005dd4:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005dd8:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005ddc:	f023 0301 	bic.w	r3, r3, #1
 8005de0:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005de2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005de6:	2300      	movs	r3, #0
 8005de8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005dec:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005df0:	e000      	b.n	8005df4 <HAL_I2C_Master_Receive+0x15c>
    return HAL_BUSY;
 8005df2:	2002      	movs	r0, #2
}
 8005df4:	b002      	add	sp, #8
 8005df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8005dfa:	2002      	movs	r0, #2
 8005dfc:	e7fa      	b.n	8005df4 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 8005dfe:	2001      	movs	r0, #1
 8005e00:	e7f8      	b.n	8005df4 <HAL_I2C_Master_Receive+0x15c>
        return HAL_ERROR;
 8005e02:	2001      	movs	r0, #1
 8005e04:	e7f6      	b.n	8005df4 <HAL_I2C_Master_Receive+0x15c>
          return HAL_ERROR;
 8005e06:	2001      	movs	r0, #1
 8005e08:	e7f4      	b.n	8005df4 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 8005e0a:	2001      	movs	r0, #1
 8005e0c:	e7f2      	b.n	8005df4 <HAL_I2C_Master_Receive+0x15c>
 8005e0e:	bf00      	nop
 8005e10:	80002400 	.word	0x80002400

08005e14 <HAL_I2C_Mem_Write>:
{
 8005e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e18:	b083      	sub	sp, #12
 8005e1a:	460d      	mov	r5, r1
 8005e1c:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8005e20:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e22:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005e26:	b2c9      	uxtb	r1, r1
 8005e28:	2920      	cmp	r1, #32
 8005e2a:	f040 80bc 	bne.w	8005fa6 <HAL_I2C_Mem_Write+0x192>
 8005e2e:	4604      	mov	r4, r0
 8005e30:	4690      	mov	r8, r2
 8005e32:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8005e34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e36:	f1ba 0f00 	cmp.w	sl, #0
 8005e3a:	bf18      	it	ne
 8005e3c:	2b00      	cmpne	r3, #0
 8005e3e:	d016      	beq.n	8005e6e <HAL_I2C_Mem_Write+0x5a>
    __HAL_LOCK(hi2c);
 8005e40:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	f000 80b2 	beq.w	8005fae <HAL_I2C_Mem_Write+0x19a>
 8005e4a:	f04f 0b01 	mov.w	fp, #1
 8005e4e:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005e52:	f7fd fc4d 	bl	80036f0 <HAL_GetTick>
 8005e56:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005e58:	9000      	str	r0, [sp, #0]
 8005e5a:	2319      	movs	r3, #25
 8005e5c:	465a      	mov	r2, fp
 8005e5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005e62:	4620      	mov	r0, r4
 8005e64:	f7ff fcc1 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005e68:	b130      	cbz	r0, 8005e78 <HAL_I2C_Mem_Write+0x64>
      return HAL_ERROR;
 8005e6a:	2001      	movs	r0, #1
 8005e6c:	e09c      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e72:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8005e74:	2001      	movs	r0, #1
 8005e76:	e097      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e78:	2321      	movs	r3, #33	; 0x21
 8005e7a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e7e:	2340      	movs	r3, #64	; 0x40
 8005e80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e84:	2300      	movs	r3, #0
 8005e86:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005e88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e8a:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8005e8c:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005e90:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e92:	9601      	str	r6, [sp, #4]
 8005e94:	9700      	str	r7, [sp, #0]
 8005e96:	464b      	mov	r3, r9
 8005e98:	4642      	mov	r2, r8
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f7ff fcd9 	bl	8005854 <I2C_RequestMemoryWrite>
 8005ea2:	b970      	cbnz	r0, 8005ec2 <HAL_I2C_Mem_Write+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ea4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	2bff      	cmp	r3, #255	; 0xff
 8005eaa:	d90f      	bls.n	8005ecc <HAL_I2C_Mem_Write+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005eac:	22ff      	movs	r2, #255	; 0xff
 8005eae:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005eb8:	4629      	mov	r1, r5
 8005eba:	4620      	mov	r0, r4
 8005ebc:	f7ff fbbb 	bl	8005636 <I2C_TransferConfig>
 8005ec0:	e021      	b.n	8005f06 <HAL_I2C_Mem_Write+0xf2>
      __HAL_UNLOCK(hi2c);
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005ec8:	4658      	mov	r0, fp
 8005eca:	e06d      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
      hi2c->XferSize = hi2c->XferCount;
 8005ecc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005ece:	b292      	uxth	r2, r2
 8005ed0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	4629      	mov	r1, r5
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f7ff fba9 	bl	8005636 <I2C_TransferConfig>
 8005ee4:	e00f      	b.n	8005f06 <HAL_I2C_Mem_Write+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 8005ee6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005ee8:	b292      	uxth	r2, r2
 8005eea:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005eec:	2300      	movs	r3, #0
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ef4:	b2d2      	uxtb	r2, r2
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	4620      	mov	r0, r4
 8005efa:	f7ff fb9c 	bl	8005636 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8005efe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d033      	beq.n	8005f6e <HAL_I2C_Mem_Write+0x15a>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f06:	4632      	mov	r2, r6
 8005f08:	4639      	mov	r1, r7
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	f7ff fc3d 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d14e      	bne.n	8005fb2 <HAL_I2C_Mem_Write+0x19e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f14:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005f16:	6823      	ldr	r3, [r4, #0]
 8005f18:	7812      	ldrb	r2, [r2, #0]
 8005f1a:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8005f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f1e:	3301      	adds	r3, #1
 8005f20:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005f22:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	3b01      	subs	r3, #1
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005f2c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f34:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005f36:	b292      	uxth	r2, r2
 8005f38:	2a00      	cmp	r2, #0
 8005f3a:	d0e0      	beq.n	8005efe <HAL_I2C_Mem_Write+0xea>
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1de      	bne.n	8005efe <HAL_I2C_Mem_Write+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005f40:	9600      	str	r6, [sp, #0]
 8005f42:	463b      	mov	r3, r7
 8005f44:	2200      	movs	r2, #0
 8005f46:	2180      	movs	r1, #128	; 0x80
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f7ff fc4e 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8005f4e:	bb90      	cbnz	r0, 8005fb6 <HAL_I2C_Mem_Write+0x1a2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f50:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	2bff      	cmp	r3, #255	; 0xff
 8005f56:	d9c6      	bls.n	8005ee6 <HAL_I2C_Mem_Write+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f58:	22ff      	movs	r2, #255	; 0xff
 8005f5a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f64:	4629      	mov	r1, r5
 8005f66:	4620      	mov	r0, r4
 8005f68:	f7ff fb65 	bl	8005636 <I2C_TransferConfig>
 8005f6c:	e7c7      	b.n	8005efe <HAL_I2C_Mem_Write+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f6e:	4632      	mov	r2, r6
 8005f70:	4639      	mov	r1, r7
 8005f72:	4620      	mov	r0, r4
 8005f74:	f7ff fce8 	bl	8005948 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f78:	b9f8      	cbnz	r0, 8005fba <HAL_I2C_Mem_Write+0x1a6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005f80:	6821      	ldr	r1, [r4, #0]
 8005f82:	684b      	ldr	r3, [r1, #4]
 8005f84:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8005f88:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005f8c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005f90:	f023 0301 	bic.w	r3, r3, #1
 8005f94:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005f96:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005fa0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005fa4:	e000      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
    return HAL_BUSY;
 8005fa6:	2002      	movs	r0, #2
}
 8005fa8:	b003      	add	sp, #12
 8005faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8005fae:	2002      	movs	r0, #2
 8005fb0:	e7fa      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
        return HAL_ERROR;
 8005fb2:	2001      	movs	r0, #1
 8005fb4:	e7f8      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
          return HAL_ERROR;
 8005fb6:	2001      	movs	r0, #1
 8005fb8:	e7f6      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
      return HAL_ERROR;
 8005fba:	2001      	movs	r0, #1
 8005fbc:	e7f4      	b.n	8005fa8 <HAL_I2C_Mem_Write+0x194>
	...

08005fc0 <HAL_I2C_Mem_Read>:
{
 8005fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	460d      	mov	r5, r1
 8005fc8:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8005fcc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fce:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8005fd2:	b2c9      	uxtb	r1, r1
 8005fd4:	2920      	cmp	r1, #32
 8005fd6:	f040 80bd 	bne.w	8006154 <HAL_I2C_Mem_Read+0x194>
 8005fda:	4604      	mov	r4, r0
 8005fdc:	4690      	mov	r8, r2
 8005fde:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8005fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fe2:	f1ba 0f00 	cmp.w	sl, #0
 8005fe6:	bf18      	it	ne
 8005fe8:	2b00      	cmpne	r3, #0
 8005fea:	d016      	beq.n	800601a <HAL_I2C_Mem_Read+0x5a>
    __HAL_LOCK(hi2c);
 8005fec:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	f000 80b3 	beq.w	800615c <HAL_I2C_Mem_Read+0x19c>
 8005ff6:	f04f 0b01 	mov.w	fp, #1
 8005ffa:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8005ffe:	f7fd fb77 	bl	80036f0 <HAL_GetTick>
 8006002:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006004:	9000      	str	r0, [sp, #0]
 8006006:	2319      	movs	r3, #25
 8006008:	465a      	mov	r2, fp
 800600a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800600e:	4620      	mov	r0, r4
 8006010:	f7ff fbeb 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 8006014:	b130      	cbz	r0, 8006024 <HAL_I2C_Mem_Read+0x64>
      return HAL_ERROR;
 8006016:	2001      	movs	r0, #1
 8006018:	e09d      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800601a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800601e:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8006020:	2001      	movs	r0, #1
 8006022:	e098      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006024:	2322      	movs	r3, #34	; 0x22
 8006026:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800602a:	2340      	movs	r3, #64	; 0x40
 800602c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006030:	2300      	movs	r3, #0
 8006032:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8006034:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006036:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8006038:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800603c:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800603e:	9601      	str	r6, [sp, #4]
 8006040:	9700      	str	r7, [sp, #0]
 8006042:	464b      	mov	r3, r9
 8006044:	4642      	mov	r2, r8
 8006046:	4629      	mov	r1, r5
 8006048:	4620      	mov	r0, r4
 800604a:	f7ff fc41 	bl	80058d0 <I2C_RequestMemoryRead>
 800604e:	b970      	cbnz	r0, 800606e <HAL_I2C_Mem_Read+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006050:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006052:	b29b      	uxth	r3, r3
 8006054:	2bff      	cmp	r3, #255	; 0xff
 8006056:	d90f      	bls.n	8006078 <HAL_I2C_Mem_Read+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006058:	22ff      	movs	r2, #255	; 0xff
 800605a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800605c:	4b43      	ldr	r3, [pc, #268]	; (800616c <HAL_I2C_Mem_Read+0x1ac>)
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006064:	4629      	mov	r1, r5
 8006066:	4620      	mov	r0, r4
 8006068:	f7ff fae5 	bl	8005636 <I2C_TransferConfig>
 800606c:	e021      	b.n	80060b2 <HAL_I2C_Mem_Read+0xf2>
      __HAL_UNLOCK(hi2c);
 800606e:	2300      	movs	r3, #0
 8006070:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006074:	4658      	mov	r0, fp
 8006076:	e06e      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
      hi2c->XferSize = hi2c->XferCount;
 8006078:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800607a:	b292      	uxth	r2, r2
 800607c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800607e:	4b3b      	ldr	r3, [pc, #236]	; (800616c <HAL_I2C_Mem_Read+0x1ac>)
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006086:	b2d2      	uxtb	r2, r2
 8006088:	4629      	mov	r1, r5
 800608a:	4620      	mov	r0, r4
 800608c:	f7ff fad3 	bl	8005636 <I2C_TransferConfig>
 8006090:	e00f      	b.n	80060b2 <HAL_I2C_Mem_Read+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 8006092:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006094:	b292      	uxth	r2, r2
 8006096:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006098:	2300      	movs	r3, #0
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060a0:	b2d2      	uxtb	r2, r2
 80060a2:	4629      	mov	r1, r5
 80060a4:	4620      	mov	r0, r4
 80060a6:	f7ff fac6 	bl	8005636 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80060aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d034      	beq.n	800611c <HAL_I2C_Mem_Read+0x15c>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80060b2:	9600      	str	r6, [sp, #0]
 80060b4:	463b      	mov	r3, r7
 80060b6:	2200      	movs	r2, #0
 80060b8:	2104      	movs	r1, #4
 80060ba:	4620      	mov	r0, r4
 80060bc:	f7ff fb95 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	d14d      	bne.n	8006160 <HAL_I2C_Mem_Read+0x1a0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060c4:	6823      	ldr	r3, [r4, #0]
 80060c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060ca:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80060cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060ce:	3301      	adds	r3, #1
 80060d0:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80060d2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80060d4:	3a01      	subs	r2, #1
 80060d6:	b292      	uxth	r2, r2
 80060d8:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80060da:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80060dc:	b29b      	uxth	r3, r3
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d0de      	beq.n	80060aa <HAL_I2C_Mem_Read+0xea>
 80060ec:	2a00      	cmp	r2, #0
 80060ee:	d1dc      	bne.n	80060aa <HAL_I2C_Mem_Read+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060f0:	9600      	str	r6, [sp, #0]
 80060f2:	463b      	mov	r3, r7
 80060f4:	2180      	movs	r1, #128	; 0x80
 80060f6:	4620      	mov	r0, r4
 80060f8:	f7ff fb77 	bl	80057ea <I2C_WaitOnFlagUntilTimeout>
 80060fc:	bb90      	cbnz	r0, 8006164 <HAL_I2C_Mem_Read+0x1a4>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006100:	b29b      	uxth	r3, r3
 8006102:	2bff      	cmp	r3, #255	; 0xff
 8006104:	d9c5      	bls.n	8006092 <HAL_I2C_Mem_Read+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006106:	22ff      	movs	r2, #255	; 0xff
 8006108:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800610a:	2300      	movs	r3, #0
 800610c:	9300      	str	r3, [sp, #0]
 800610e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006112:	4629      	mov	r1, r5
 8006114:	4620      	mov	r0, r4
 8006116:	f7ff fa8e 	bl	8005636 <I2C_TransferConfig>
 800611a:	e7c6      	b.n	80060aa <HAL_I2C_Mem_Read+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800611c:	4632      	mov	r2, r6
 800611e:	4639      	mov	r1, r7
 8006120:	4620      	mov	r0, r4
 8006122:	f7ff fc11 	bl	8005948 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006126:	b9f8      	cbnz	r0, 8006168 <HAL_I2C_Mem_Read+0x1a8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006128:	6823      	ldr	r3, [r4, #0]
 800612a:	2220      	movs	r2, #32
 800612c:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800612e:	6821      	ldr	r1, [r4, #0]
 8006130:	684b      	ldr	r3, [r1, #4]
 8006132:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006136:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800613a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800613e:	f023 0301 	bic.w	r3, r3, #1
 8006142:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006144:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006148:	2300      	movs	r3, #0
 800614a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800614e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8006152:	e000      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
    return HAL_BUSY;
 8006154:	2002      	movs	r0, #2
}
 8006156:	b003      	add	sp, #12
 8006158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 800615c:	2002      	movs	r0, #2
 800615e:	e7fa      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
        return HAL_ERROR;
 8006160:	2001      	movs	r0, #1
 8006162:	e7f8      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
          return HAL_ERROR;
 8006164:	2001      	movs	r0, #1
 8006166:	e7f6      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
      return HAL_ERROR;
 8006168:	2001      	movs	r0, #1
 800616a:	e7f4      	b.n	8006156 <HAL_I2C_Mem_Read+0x196>
 800616c:	80002400 	.word	0x80002400

08006170 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006170:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006172:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006176:	b2d2      	uxtb	r2, r2
 8006178:	2a20      	cmp	r2, #32
 800617a:	d123      	bne.n	80061c4 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800617c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8006180:	2a01      	cmp	r2, #1
 8006182:	d021      	beq.n	80061c8 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8006184:	2201      	movs	r2, #1
 8006186:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800618a:	2224      	movs	r2, #36	; 0x24
 800618c:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006190:	6800      	ldr	r0, [r0, #0]
 8006192:	6802      	ldr	r2, [r0, #0]
 8006194:	f022 0201 	bic.w	r2, r2, #1
 8006198:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800619a:	6818      	ldr	r0, [r3, #0]
 800619c:	6802      	ldr	r2, [r0, #0]
 800619e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061a2:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80061a4:	6818      	ldr	r0, [r3, #0]
 80061a6:	6802      	ldr	r2, [r0, #0]
 80061a8:	4311      	orrs	r1, r2
 80061aa:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061ac:	6819      	ldr	r1, [r3, #0]
 80061ae:	680a      	ldr	r2, [r1, #0]
 80061b0:	f042 0201 	orr.w	r2, r2, #1
 80061b4:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061b6:	2220      	movs	r2, #32
 80061b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061bc:	2000      	movs	r0, #0
 80061be:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 80061c2:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80061c4:	2002      	movs	r0, #2
 80061c6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80061c8:	2002      	movs	r0, #2
  }
}
 80061ca:	4770      	bx	lr

080061cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80061cc:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ce:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80061d2:	b2d2      	uxtb	r2, r2
 80061d4:	2a20      	cmp	r2, #32
 80061d6:	d121      	bne.n	800621c <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061d8:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80061dc:	2a01      	cmp	r2, #1
 80061de:	d01f      	beq.n	8006220 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80061e0:	2201      	movs	r2, #1
 80061e2:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061e6:	2224      	movs	r2, #36	; 0x24
 80061e8:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80061ec:	6800      	ldr	r0, [r0, #0]
 80061ee:	6802      	ldr	r2, [r0, #0]
 80061f0:	f022 0201 	bic.w	r2, r2, #1
 80061f4:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80061f6:	6818      	ldr	r0, [r3, #0]
 80061f8:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80061fa:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80061fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006202:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006204:	6819      	ldr	r1, [r3, #0]
 8006206:	680a      	ldr	r2, [r1, #0]
 8006208:	f042 0201 	orr.w	r2, r2, #1
 800620c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800620e:	2220      	movs	r2, #32
 8006210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006214:	2000      	movs	r0, #0
 8006216:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40

    return HAL_OK;
 800621a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800621c:	2002      	movs	r0, #2
 800621e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8006220:	2002      	movs	r0, #2
  }
}
 8006222:	4770      	bx	lr

08006224 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006224:	4b13      	ldr	r3, [pc, #76]	; (8006274 <HAL_PWREx_ConfigSupply+0x50>)
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f013 0f04 	tst.w	r3, #4
 800622c:	d107      	bne.n	800623e <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800622e:	4b11      	ldr	r3, [pc, #68]	; (8006274 <HAL_PWREx_ConfigSupply+0x50>)
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	4283      	cmp	r3, r0
 8006238:	d01a      	beq.n	8006270 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800623a:	2001      	movs	r0, #1
 800623c:	4770      	bx	lr
{
 800623e:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006240:	4a0c      	ldr	r2, [pc, #48]	; (8006274 <HAL_PWREx_ConfigSupply+0x50>)
 8006242:	68d3      	ldr	r3, [r2, #12]
 8006244:	f023 0307 	bic.w	r3, r3, #7
 8006248:	4303      	orrs	r3, r0
 800624a:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800624c:	f7fd fa50 	bl	80036f0 <HAL_GetTick>
 8006250:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006252:	4b08      	ldr	r3, [pc, #32]	; (8006274 <HAL_PWREx_ConfigSupply+0x50>)
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800625a:	d107      	bne.n	800626c <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800625c:	f7fd fa48 	bl	80036f0 <HAL_GetTick>
 8006260:	1b00      	subs	r0, r0, r4
 8006262:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8006266:	d9f4      	bls.n	8006252 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8006268:	2001      	movs	r0, #1
 800626a:	e000      	b.n	800626e <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800626c:	2000      	movs	r0, #0
}
 800626e:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8006270:	2000      	movs	r0, #0
}
 8006272:	4770      	bx	lr
 8006274:	58024800 	.word	0x58024800

08006278 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006278:	2800      	cmp	r0, #0
 800627a:	f000 8339 	beq.w	80068f0 <HAL_RCC_OscConfig+0x678>
{
 800627e:	b538      	push	{r3, r4, r5, lr}
 8006280:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006282:	6803      	ldr	r3, [r0, #0]
 8006284:	f013 0f01 	tst.w	r3, #1
 8006288:	d025      	beq.n	80062d6 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800628a:	4a94      	ldr	r2, [pc, #592]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 800628c:	6913      	ldr	r3, [r2, #16]
 800628e:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006292:	6a92      	ldr	r2, [r2, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006294:	2b10      	cmp	r3, #16
 8006296:	d015      	beq.n	80062c4 <HAL_RCC_OscConfig+0x4c>
 8006298:	2b18      	cmp	r3, #24
 800629a:	d00f      	beq.n	80062bc <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800629c:	6863      	ldr	r3, [r4, #4]
 800629e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062a2:	d03f      	beq.n	8006324 <HAL_RCC_OscConfig+0xac>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d153      	bne.n	8006350 <HAL_RCC_OscConfig+0xd8>
 80062a8:	4b8c      	ldr	r3, [pc, #560]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062b8:	601a      	str	r2, [r3, #0]
 80062ba:	e038      	b.n	800632e <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80062bc:	f002 0203 	and.w	r2, r2, #3
 80062c0:	2a02      	cmp	r2, #2
 80062c2:	d1eb      	bne.n	800629c <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c4:	4b85      	ldr	r3, [pc, #532]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80062cc:	d003      	beq.n	80062d6 <HAL_RCC_OscConfig+0x5e>
 80062ce:	6863      	ldr	r3, [r4, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 830f 	beq.w	80068f4 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	f013 0f02 	tst.w	r3, #2
 80062dc:	f000 80a1 	beq.w	8006422 <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062e0:	4a7e      	ldr	r2, [pc, #504]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80062e2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80062e6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80062ea:	d05a      	beq.n	80063a2 <HAL_RCC_OscConfig+0x12a>
 80062ec:	2b18      	cmp	r3, #24
 80062ee:	d055      	beq.n	800639c <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80062f0:	68e3      	ldr	r3, [r4, #12]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80de 	beq.w	80064b4 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80062f8:	4978      	ldr	r1, [pc, #480]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80062fa:	680a      	ldr	r2, [r1, #0]
 80062fc:	f022 0219 	bic.w	r2, r2, #25
 8006300:	4313      	orrs	r3, r2
 8006302:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006304:	f7fd f9f4 	bl	80036f0 <HAL_GetTick>
 8006308:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800630a:	4b74      	ldr	r3, [pc, #464]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f013 0f04 	tst.w	r3, #4
 8006312:	f040 80ad 	bne.w	8006470 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006316:	f7fd f9eb 	bl	80036f0 <HAL_GetTick>
 800631a:	1b40      	subs	r0, r0, r5
 800631c:	2802      	cmp	r0, #2
 800631e:	d9f4      	bls.n	800630a <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8006320:	2003      	movs	r0, #3
 8006322:	e2ee      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006324:	4a6d      	ldr	r2, [pc, #436]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006326:	6813      	ldr	r3, [r2, #0]
 8006328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800632c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800632e:	6863      	ldr	r3, [r4, #4]
 8006330:	b32b      	cbz	r3, 800637e <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8006332:	f7fd f9dd 	bl	80036f0 <HAL_GetTick>
 8006336:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006338:	4b68      	ldr	r3, [pc, #416]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006340:	d1c9      	bne.n	80062d6 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006342:	f7fd f9d5 	bl	80036f0 <HAL_GetTick>
 8006346:	1b40      	subs	r0, r0, r5
 8006348:	2864      	cmp	r0, #100	; 0x64
 800634a:	d9f5      	bls.n	8006338 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 800634c:	2003      	movs	r0, #3
 800634e:	e2d8      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006354:	d009      	beq.n	800636a <HAL_RCC_OscConfig+0xf2>
 8006356:	4b61      	ldr	r3, [pc, #388]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800635e:	601a      	str	r2, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006366:	601a      	str	r2, [r3, #0]
 8006368:	e7e1      	b.n	800632e <HAL_RCC_OscConfig+0xb6>
 800636a:	4b5c      	ldr	r3, [pc, #368]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800637a:	601a      	str	r2, [r3, #0]
 800637c:	e7d7      	b.n	800632e <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 800637e:	f7fd f9b7 	bl	80036f0 <HAL_GetTick>
 8006382:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006384:	4b55      	ldr	r3, [pc, #340]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800638c:	d0a3      	beq.n	80062d6 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800638e:	f7fd f9af 	bl	80036f0 <HAL_GetTick>
 8006392:	1b40      	subs	r0, r0, r5
 8006394:	2864      	cmp	r0, #100	; 0x64
 8006396:	d9f5      	bls.n	8006384 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8006398:	2003      	movs	r0, #3
 800639a:	e2b2      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800639c:	f012 0f03 	tst.w	r2, #3
 80063a0:	d1a6      	bne.n	80062f0 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063a2:	4b4e      	ldr	r3, [pc, #312]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f013 0f04 	tst.w	r3, #4
 80063aa:	d003      	beq.n	80063b4 <HAL_RCC_OscConfig+0x13c>
 80063ac:	68e3      	ldr	r3, [r4, #12]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 82a2 	beq.w	80068f8 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80063b4:	4a49      	ldr	r2, [pc, #292]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80063b6:	6813      	ldr	r3, [r2, #0]
 80063b8:	f023 0319 	bic.w	r3, r3, #25
 80063bc:	68e1      	ldr	r1, [r4, #12]
 80063be:	430b      	orrs	r3, r1
 80063c0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80063c2:	f7fd f995 	bl	80036f0 <HAL_GetTick>
 80063c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063c8:	4b44      	ldr	r3, [pc, #272]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f013 0f04 	tst.w	r3, #4
 80063d0:	d106      	bne.n	80063e0 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063d2:	f7fd f98d 	bl	80036f0 <HAL_GetTick>
 80063d6:	1b40      	subs	r0, r0, r5
 80063d8:	2802      	cmp	r0, #2
 80063da:	d9f5      	bls.n	80063c8 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 80063dc:	2003      	movs	r0, #3
 80063de:	e290      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063e0:	f7fd f9a0 	bl	8003724 <HAL_GetREVID>
 80063e4:	f241 0303 	movw	r3, #4099	; 0x1003
 80063e8:	4298      	cmp	r0, r3
 80063ea:	d812      	bhi.n	8006412 <HAL_RCC_OscConfig+0x19a>
 80063ec:	6922      	ldr	r2, [r4, #16]
 80063ee:	2a40      	cmp	r2, #64	; 0x40
 80063f0:	d007      	beq.n	8006402 <HAL_RCC_OscConfig+0x18a>
 80063f2:	493a      	ldr	r1, [pc, #232]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80063f4:	684b      	ldr	r3, [r1, #4]
 80063f6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80063fa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80063fe:	604b      	str	r3, [r1, #4]
 8006400:	e00f      	b.n	8006422 <HAL_RCC_OscConfig+0x1aa>
 8006402:	4a36      	ldr	r2, [pc, #216]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006404:	6853      	ldr	r3, [r2, #4]
 8006406:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800640a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800640e:	6053      	str	r3, [r2, #4]
 8006410:	e007      	b.n	8006422 <HAL_RCC_OscConfig+0x1aa>
 8006412:	4a32      	ldr	r2, [pc, #200]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006414:	6853      	ldr	r3, [r2, #4]
 8006416:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800641a:	6921      	ldr	r1, [r4, #16]
 800641c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006420:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	f013 0f10 	tst.w	r3, #16
 8006428:	f000 8088 	beq.w	800653c <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800642c:	4a2b      	ldr	r2, [pc, #172]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 800642e:	6913      	ldr	r3, [r2, #16]
 8006430:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006434:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006436:	2b08      	cmp	r3, #8
 8006438:	d056      	beq.n	80064e8 <HAL_RCC_OscConfig+0x270>
 800643a:	2b18      	cmp	r3, #24
 800643c:	d050      	beq.n	80064e0 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800643e:	69e3      	ldr	r3, [r4, #28]
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 80b8 	beq.w	80065b6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006446:	4a25      	ldr	r2, [pc, #148]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006448:	6813      	ldr	r3, [r2, #0]
 800644a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800644e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006450:	f7fd f94e 	bl	80036f0 <HAL_GetTick>
 8006454:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006456:	4b21      	ldr	r3, [pc, #132]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800645e:	f040 8088 	bne.w	8006572 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006462:	f7fd f945 	bl	80036f0 <HAL_GetTick>
 8006466:	1b40      	subs	r0, r0, r5
 8006468:	2802      	cmp	r0, #2
 800646a:	d9f4      	bls.n	8006456 <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 800646c:	2003      	movs	r0, #3
 800646e:	e248      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006470:	f7fd f958 	bl	8003724 <HAL_GetREVID>
 8006474:	f241 0303 	movw	r3, #4099	; 0x1003
 8006478:	4298      	cmp	r0, r3
 800647a:	d812      	bhi.n	80064a2 <HAL_RCC_OscConfig+0x22a>
 800647c:	6922      	ldr	r2, [r4, #16]
 800647e:	2a40      	cmp	r2, #64	; 0x40
 8006480:	d007      	beq.n	8006492 <HAL_RCC_OscConfig+0x21a>
 8006482:	4916      	ldr	r1, [pc, #88]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006484:	684b      	ldr	r3, [r1, #4]
 8006486:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800648a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800648e:	604b      	str	r3, [r1, #4]
 8006490:	e7c7      	b.n	8006422 <HAL_RCC_OscConfig+0x1aa>
 8006492:	4a12      	ldr	r2, [pc, #72]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 8006494:	6853      	ldr	r3, [r2, #4]
 8006496:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800649a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800649e:	6053      	str	r3, [r2, #4]
 80064a0:	e7bf      	b.n	8006422 <HAL_RCC_OscConfig+0x1aa>
 80064a2:	4a0e      	ldr	r2, [pc, #56]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80064a4:	6853      	ldr	r3, [r2, #4]
 80064a6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80064aa:	6921      	ldr	r1, [r4, #16]
 80064ac:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80064b0:	6053      	str	r3, [r2, #4]
 80064b2:	e7b6      	b.n	8006422 <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 80064b4:	4a09      	ldr	r2, [pc, #36]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80064b6:	6813      	ldr	r3, [r2, #0]
 80064b8:	f023 0301 	bic.w	r3, r3, #1
 80064bc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80064be:	f7fd f917 	bl	80036f0 <HAL_GetTick>
 80064c2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064c4:	4b05      	ldr	r3, [pc, #20]	; (80064dc <HAL_RCC_OscConfig+0x264>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f013 0f04 	tst.w	r3, #4
 80064cc:	d0a9      	beq.n	8006422 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064ce:	f7fd f90f 	bl	80036f0 <HAL_GetTick>
 80064d2:	1b40      	subs	r0, r0, r5
 80064d4:	2802      	cmp	r0, #2
 80064d6:	d9f5      	bls.n	80064c4 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 80064d8:	2003      	movs	r0, #3
 80064da:	e212      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 80064dc:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80064e0:	f002 0203 	and.w	r2, r2, #3
 80064e4:	2a01      	cmp	r2, #1
 80064e6:	d1aa      	bne.n	800643e <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064e8:	4ba1      	ldr	r3, [pc, #644]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f413 7f80 	tst.w	r3, #256	; 0x100
 80064f0:	d003      	beq.n	80064fa <HAL_RCC_OscConfig+0x282>
 80064f2:	69e3      	ldr	r3, [r4, #28]
 80064f4:	2b80      	cmp	r3, #128	; 0x80
 80064f6:	f040 8201 	bne.w	80068fc <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064fa:	f7fd f913 	bl	8003724 <HAL_GetREVID>
 80064fe:	f241 0303 	movw	r3, #4099	; 0x1003
 8006502:	4298      	cmp	r0, r3
 8006504:	d812      	bhi.n	800652c <HAL_RCC_OscConfig+0x2b4>
 8006506:	6a22      	ldr	r2, [r4, #32]
 8006508:	2a20      	cmp	r2, #32
 800650a:	d007      	beq.n	800651c <HAL_RCC_OscConfig+0x2a4>
 800650c:	4998      	ldr	r1, [pc, #608]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800650e:	684b      	ldr	r3, [r1, #4]
 8006510:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006514:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8006518:	604b      	str	r3, [r1, #4]
 800651a:	e00f      	b.n	800653c <HAL_RCC_OscConfig+0x2c4>
 800651c:	4a94      	ldr	r2, [pc, #592]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800651e:	6853      	ldr	r3, [r2, #4]
 8006520:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006524:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006528:	6053      	str	r3, [r2, #4]
 800652a:	e007      	b.n	800653c <HAL_RCC_OscConfig+0x2c4>
 800652c:	4a90      	ldr	r2, [pc, #576]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800652e:	68d3      	ldr	r3, [r2, #12]
 8006530:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8006534:	6a21      	ldr	r1, [r4, #32]
 8006536:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800653a:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	f013 0f08 	tst.w	r3, #8
 8006542:	d060      	beq.n	8006606 <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006544:	6963      	ldr	r3, [r4, #20]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d049      	beq.n	80065de <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800654a:	4a89      	ldr	r2, [pc, #548]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800654c:	6f53      	ldr	r3, [r2, #116]	; 0x74
 800654e:	f043 0301 	orr.w	r3, r3, #1
 8006552:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006554:	f7fd f8cc 	bl	80036f0 <HAL_GetTick>
 8006558:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800655a:	4b85      	ldr	r3, [pc, #532]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800655c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800655e:	f013 0f02 	tst.w	r3, #2
 8006562:	d150      	bne.n	8006606 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006564:	f7fd f8c4 	bl	80036f0 <HAL_GetTick>
 8006568:	1b40      	subs	r0, r0, r5
 800656a:	2802      	cmp	r0, #2
 800656c:	d9f5      	bls.n	800655a <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 800656e:	2003      	movs	r0, #3
 8006570:	e1c7      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006572:	f7fd f8d7 	bl	8003724 <HAL_GetREVID>
 8006576:	f241 0303 	movw	r3, #4099	; 0x1003
 800657a:	4298      	cmp	r0, r3
 800657c:	d812      	bhi.n	80065a4 <HAL_RCC_OscConfig+0x32c>
 800657e:	6a22      	ldr	r2, [r4, #32]
 8006580:	2a20      	cmp	r2, #32
 8006582:	d007      	beq.n	8006594 <HAL_RCC_OscConfig+0x31c>
 8006584:	497a      	ldr	r1, [pc, #488]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006586:	684b      	ldr	r3, [r1, #4]
 8006588:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800658c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8006590:	604b      	str	r3, [r1, #4]
 8006592:	e7d3      	b.n	800653c <HAL_RCC_OscConfig+0x2c4>
 8006594:	4a76      	ldr	r2, [pc, #472]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006596:	6853      	ldr	r3, [r2, #4]
 8006598:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800659c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065a0:	6053      	str	r3, [r2, #4]
 80065a2:	e7cb      	b.n	800653c <HAL_RCC_OscConfig+0x2c4>
 80065a4:	4a72      	ldr	r2, [pc, #456]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80065a6:	68d3      	ldr	r3, [r2, #12]
 80065a8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80065ac:	6a21      	ldr	r1, [r4, #32]
 80065ae:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80065b2:	60d3      	str	r3, [r2, #12]
 80065b4:	e7c2      	b.n	800653c <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 80065b6:	4a6e      	ldr	r2, [pc, #440]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80065b8:	6813      	ldr	r3, [r2, #0]
 80065ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065be:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80065c0:	f7fd f896 	bl	80036f0 <HAL_GetTick>
 80065c4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065c6:	4b6a      	ldr	r3, [pc, #424]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f413 7f80 	tst.w	r3, #256	; 0x100
 80065ce:	d0b5      	beq.n	800653c <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80065d0:	f7fd f88e 	bl	80036f0 <HAL_GetTick>
 80065d4:	1b40      	subs	r0, r0, r5
 80065d6:	2802      	cmp	r0, #2
 80065d8:	d9f5      	bls.n	80065c6 <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 80065da:	2003      	movs	r0, #3
 80065dc:	e191      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065de:	4a64      	ldr	r2, [pc, #400]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80065e0:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80065e2:	f023 0301 	bic.w	r3, r3, #1
 80065e6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e8:	f7fd f882 	bl	80036f0 <HAL_GetTick>
 80065ec:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80065ee:	4b60      	ldr	r3, [pc, #384]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80065f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065f2:	f013 0f02 	tst.w	r3, #2
 80065f6:	d006      	beq.n	8006606 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065f8:	f7fd f87a 	bl	80036f0 <HAL_GetTick>
 80065fc:	1b40      	subs	r0, r0, r5
 80065fe:	2802      	cmp	r0, #2
 8006600:	d9f5      	bls.n	80065ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006602:	2003      	movs	r0, #3
 8006604:	e17d      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006606:	6823      	ldr	r3, [r4, #0]
 8006608:	f013 0f20 	tst.w	r3, #32
 800660c:	d029      	beq.n	8006662 <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800660e:	69a3      	ldr	r3, [r4, #24]
 8006610:	b19b      	cbz	r3, 800663a <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006612:	4a57      	ldr	r2, [pc, #348]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006614:	6813      	ldr	r3, [r2, #0]
 8006616:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800661a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800661c:	f7fd f868 	bl	80036f0 <HAL_GetTick>
 8006620:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006622:	4b53      	ldr	r3, [pc, #332]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800662a:	d11a      	bne.n	8006662 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800662c:	f7fd f860 	bl	80036f0 <HAL_GetTick>
 8006630:	1b40      	subs	r0, r0, r5
 8006632:	2802      	cmp	r0, #2
 8006634:	d9f5      	bls.n	8006622 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006636:	2003      	movs	r0, #3
 8006638:	e163      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800663a:	4a4d      	ldr	r2, [pc, #308]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800663c:	6813      	ldr	r3, [r2, #0]
 800663e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006642:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006644:	f7fd f854 	bl	80036f0 <HAL_GetTick>
 8006648:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800664a:	4b49      	ldr	r3, [pc, #292]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006652:	d006      	beq.n	8006662 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006654:	f7fd f84c 	bl	80036f0 <HAL_GetTick>
 8006658:	1b40      	subs	r0, r0, r5
 800665a:	2802      	cmp	r0, #2
 800665c:	d9f5      	bls.n	800664a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800665e:	2003      	movs	r0, #3
 8006660:	e14f      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	f013 0f04 	tst.w	r3, #4
 8006668:	d121      	bne.n	80066ae <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800666a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 8147 	beq.w	8006900 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006672:	4a3f      	ldr	r2, [pc, #252]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006674:	6912      	ldr	r2, [r2, #16]
 8006676:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800667a:	2a18      	cmp	r2, #24
 800667c:	f000 80ee 	beq.w	800685c <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006680:	2b02      	cmp	r3, #2
 8006682:	d079      	beq.n	8006778 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006684:	4a3a      	ldr	r2, [pc, #232]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006686:	6813      	ldr	r3, [r2, #0]
 8006688:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800668c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800668e:	f7fd f82f 	bl	80036f0 <HAL_GetTick>
 8006692:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006694:	4b36      	ldr	r3, [pc, #216]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800669c:	f000 80dc 	beq.w	8006858 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066a0:	f7fd f826 	bl	80036f0 <HAL_GetTick>
 80066a4:	1b00      	subs	r0, r0, r4
 80066a6:	2802      	cmp	r0, #2
 80066a8:	d9f4      	bls.n	8006694 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80066aa:	2003      	movs	r0, #3
 80066ac:	e129      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 80066ae:	4a31      	ldr	r2, [pc, #196]	; (8006774 <HAL_RCC_OscConfig+0x4fc>)
 80066b0:	6813      	ldr	r3, [r2, #0]
 80066b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066b6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80066b8:	f7fd f81a 	bl	80036f0 <HAL_GetTick>
 80066bc:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066be:	4b2d      	ldr	r3, [pc, #180]	; (8006774 <HAL_RCC_OscConfig+0x4fc>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80066c6:	d106      	bne.n	80066d6 <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066c8:	f7fd f812 	bl	80036f0 <HAL_GetTick>
 80066cc:	1b40      	subs	r0, r0, r5
 80066ce:	2864      	cmp	r0, #100	; 0x64
 80066d0:	d9f5      	bls.n	80066be <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 80066d2:	2003      	movs	r0, #3
 80066d4:	e115      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066d6:	68a3      	ldr	r3, [r4, #8]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d00a      	beq.n	80066f2 <HAL_RCC_OscConfig+0x47a>
 80066dc:	bb0b      	cbnz	r3, 8006722 <HAL_RCC_OscConfig+0x4aa>
 80066de:	4b24      	ldr	r3, [pc, #144]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80066e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80066e2:	f022 0201 	bic.w	r2, r2, #1
 80066e6:	671a      	str	r2, [r3, #112]	; 0x70
 80066e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80066ea:	f022 0204 	bic.w	r2, r2, #4
 80066ee:	671a      	str	r2, [r3, #112]	; 0x70
 80066f0:	e004      	b.n	80066fc <HAL_RCC_OscConfig+0x484>
 80066f2:	4a1f      	ldr	r2, [pc, #124]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 80066f4:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80066f6:	f043 0301 	orr.w	r3, r3, #1
 80066fa:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066fc:	68a3      	ldr	r3, [r4, #8]
 80066fe:	b333      	cbz	r3, 800674e <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8006700:	f7fc fff6 	bl	80036f0 <HAL_GetTick>
 8006704:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006706:	4b1a      	ldr	r3, [pc, #104]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800670a:	f013 0f02 	tst.w	r3, #2
 800670e:	d1ac      	bne.n	800666a <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006710:	f7fc ffee 	bl	80036f0 <HAL_GetTick>
 8006714:	1b40      	subs	r0, r0, r5
 8006716:	f241 3388 	movw	r3, #5000	; 0x1388
 800671a:	4298      	cmp	r0, r3
 800671c:	d9f3      	bls.n	8006706 <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 800671e:	2003      	movs	r0, #3
 8006720:	e0ef      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006722:	2b05      	cmp	r3, #5
 8006724:	d009      	beq.n	800673a <HAL_RCC_OscConfig+0x4c2>
 8006726:	4b12      	ldr	r3, [pc, #72]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006728:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800672a:	f022 0201 	bic.w	r2, r2, #1
 800672e:	671a      	str	r2, [r3, #112]	; 0x70
 8006730:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006732:	f022 0204 	bic.w	r2, r2, #4
 8006736:	671a      	str	r2, [r3, #112]	; 0x70
 8006738:	e7e0      	b.n	80066fc <HAL_RCC_OscConfig+0x484>
 800673a:	4b0d      	ldr	r3, [pc, #52]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 800673c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800673e:	f042 0204 	orr.w	r2, r2, #4
 8006742:	671a      	str	r2, [r3, #112]	; 0x70
 8006744:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006746:	f042 0201 	orr.w	r2, r2, #1
 800674a:	671a      	str	r2, [r3, #112]	; 0x70
 800674c:	e7d6      	b.n	80066fc <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 800674e:	f7fc ffcf 	bl	80036f0 <HAL_GetTick>
 8006752:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006754:	4b06      	ldr	r3, [pc, #24]	; (8006770 <HAL_RCC_OscConfig+0x4f8>)
 8006756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006758:	f013 0f02 	tst.w	r3, #2
 800675c:	d085      	beq.n	800666a <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800675e:	f7fc ffc7 	bl	80036f0 <HAL_GetTick>
 8006762:	1b40      	subs	r0, r0, r5
 8006764:	f241 3388 	movw	r3, #5000	; 0x1388
 8006768:	4298      	cmp	r0, r3
 800676a:	d9f3      	bls.n	8006754 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 800676c:	2003      	movs	r0, #3
 800676e:	e0c8      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006770:	58024400 	.word	0x58024400
 8006774:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8006778:	4a69      	ldr	r2, [pc, #420]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 800677a:	6813      	ldr	r3, [r2, #0]
 800677c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006780:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006782:	f7fc ffb5 	bl	80036f0 <HAL_GetTick>
 8006786:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006788:	4b65      	ldr	r3, [pc, #404]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006790:	d006      	beq.n	80067a0 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006792:	f7fc ffad 	bl	80036f0 <HAL_GetTick>
 8006796:	1b40      	subs	r0, r0, r5
 8006798:	2802      	cmp	r0, #2
 800679a:	d9f5      	bls.n	8006788 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 800679c:	2003      	movs	r0, #3
 800679e:	e0b0      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067a0:	4b5f      	ldr	r3, [pc, #380]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 80067a2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80067a4:	4a5f      	ldr	r2, [pc, #380]	; (8006924 <HAL_RCC_OscConfig+0x6ac>)
 80067a6:	400a      	ands	r2, r1
 80067a8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80067aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80067ac:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 80067b0:	430a      	orrs	r2, r1
 80067b2:	629a      	str	r2, [r3, #40]	; 0x28
 80067b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80067b6:	3a01      	subs	r2, #1
 80067b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067be:	3901      	subs	r1, #1
 80067c0:	0249      	lsls	r1, r1, #9
 80067c2:	b289      	uxth	r1, r1
 80067c4:	430a      	orrs	r2, r1
 80067c6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80067c8:	3901      	subs	r1, #1
 80067ca:	0409      	lsls	r1, r1, #16
 80067cc:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 80067d0:	430a      	orrs	r2, r1
 80067d2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80067d4:	3901      	subs	r1, #1
 80067d6:	0609      	lsls	r1, r1, #24
 80067d8:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 80067dc:	430a      	orrs	r2, r1
 80067de:	631a      	str	r2, [r3, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80067e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067e2:	f022 0201 	bic.w	r2, r2, #1
 80067e6:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80067e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80067ea:	4a4f      	ldr	r2, [pc, #316]	; (8006928 <HAL_RCC_OscConfig+0x6b0>)
 80067ec:	400a      	ands	r2, r1
 80067ee:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80067f0:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80067f4:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80067f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067f8:	f022 020c 	bic.w	r2, r2, #12
 80067fc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80067fe:	430a      	orrs	r2, r1
 8006800:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006804:	f022 0202 	bic.w	r2, r2, #2
 8006808:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800680a:	430a      	orrs	r2, r1
 800680c:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800680e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006810:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006814:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006818:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800681c:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800681e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006820:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006824:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8006826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006828:	f042 0201 	orr.w	r2, r2, #1
 800682c:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006834:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006836:	f7fc ff5b 	bl	80036f0 <HAL_GetTick>
 800683a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800683c:	4b38      	ldr	r3, [pc, #224]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8006844:	d106      	bne.n	8006854 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006846:	f7fc ff53 	bl	80036f0 <HAL_GetTick>
 800684a:	1b00      	subs	r0, r0, r4
 800684c:	2802      	cmp	r0, #2
 800684e:	d9f5      	bls.n	800683c <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8006850:	2003      	movs	r0, #3
 8006852:	e056      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8006854:	2000      	movs	r0, #0
 8006856:	e054      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006858:	2000      	movs	r0, #0
 800685a:	e052      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 800685c:	4a30      	ldr	r2, [pc, #192]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 800685e:	6a91      	ldr	r1, [r2, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006860:	6b10      	ldr	r0, [r2, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006862:	2b01      	cmp	r3, #1
 8006864:	d04e      	beq.n	8006904 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006866:	f001 0303 	and.w	r3, r1, #3
 800686a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800686c:	4293      	cmp	r3, r2
 800686e:	d14b      	bne.n	8006908 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006870:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8006874:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006876:	4299      	cmp	r1, r3
 8006878:	d148      	bne.n	800690c <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800687a:	f3c0 0208 	ubfx	r2, r0, #0, #9
 800687e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006880:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006882:	429a      	cmp	r2, r3
 8006884:	d144      	bne.n	8006910 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006886:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800688a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800688c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800688e:	429a      	cmp	r2, r3
 8006890:	d140      	bne.n	8006914 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006892:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8006896:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006898:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800689a:	429a      	cmp	r2, r3
 800689c:	d13c      	bne.n	8006918 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800689e:	f3c0 6006 	ubfx	r0, r0, #24, #7
 80068a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80068a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80068a6:	4298      	cmp	r0, r3
 80068a8:	d138      	bne.n	800691c <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80068aa:	4b1d      	ldr	r3, [pc, #116]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 80068ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ae:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80068b2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d101      	bne.n	80068bc <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 80068b8:	2000      	movs	r0, #0
 80068ba:	e022      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 80068bc:	4a18      	ldr	r2, [pc, #96]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 80068be:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80068c0:	f023 0301 	bic.w	r3, r3, #1
 80068c4:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 80068c6:	f7fc ff13 	bl	80036f0 <HAL_GetTick>
 80068ca:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80068cc:	f7fc ff10 	bl	80036f0 <HAL_GetTick>
 80068d0:	42a8      	cmp	r0, r5
 80068d2:	d0fb      	beq.n	80068cc <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068d4:	4a12      	ldr	r2, [pc, #72]	; (8006920 <HAL_RCC_OscConfig+0x6a8>)
 80068d6:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80068d8:	4b13      	ldr	r3, [pc, #76]	; (8006928 <HAL_RCC_OscConfig+0x6b0>)
 80068da:	400b      	ands	r3, r1
 80068dc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80068de:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80068e2:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80068e4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80068e6:	f043 0301 	orr.w	r3, r3, #1
 80068ea:	62d3      	str	r3, [r2, #44]	; 0x2c
  return HAL_OK;
 80068ec:	2000      	movs	r0, #0
 80068ee:	e008      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 80068f0:	2001      	movs	r0, #1
}
 80068f2:	4770      	bx	lr
        return HAL_ERROR;
 80068f4:	2001      	movs	r0, #1
 80068f6:	e004      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 80068f8:	2001      	movs	r0, #1
 80068fa:	e002      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 80068fc:	2001      	movs	r0, #1
 80068fe:	e000      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8006900:	2000      	movs	r0, #0
}
 8006902:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8006904:	2001      	movs	r0, #1
 8006906:	e7fc      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006908:	2001      	movs	r0, #1
 800690a:	e7fa      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 800690c:	2001      	movs	r0, #1
 800690e:	e7f8      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006910:	2001      	movs	r0, #1
 8006912:	e7f6      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006914:	2001      	movs	r0, #1
 8006916:	e7f4      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006918:	2001      	movs	r0, #1
 800691a:	e7f2      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 800691c:	2001      	movs	r0, #1
 800691e:	e7f0      	b.n	8006902 <HAL_RCC_OscConfig+0x68a>
 8006920:	58024400 	.word	0x58024400
 8006924:	fffffc0c 	.word	0xfffffc0c
 8006928:	ffff0007 	.word	0xffff0007

0800692c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800692c:	b570      	push	{r4, r5, r6, lr}
 800692e:	b088      	sub	sp, #32
 8006930:	460c      	mov	r4, r1
 8006932:	4615      	mov	r5, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8006934:	bb10      	cbnz	r0, 800697c <HAL_RCC_MCOConfig+0x50>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8006936:	4e23      	ldr	r6, [pc, #140]	; (80069c4 <HAL_RCC_MCOConfig+0x98>)
 8006938:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800693c:	f043 0301 	orr.w	r3, r3, #1
 8006940:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8006944:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	9301      	str	r3, [sp, #4]
 800694e:	9b01      	ldr	r3, [sp, #4]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8006950:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006954:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006956:	2302      	movs	r3, #2
 8006958:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800695a:	2303      	movs	r3, #3
 800695c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800695e:	2300      	movs	r3, #0
 8006960:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006962:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006964:	a903      	add	r1, sp, #12
 8006966:	4818      	ldr	r0, [pc, #96]	; (80069c8 <HAL_RCC_MCOConfig+0x9c>)
 8006968:	f7fe fd3e 	bl	80053e8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800696c:	6933      	ldr	r3, [r6, #16]
 800696e:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8006972:	4325      	orrs	r5, r4
 8006974:	431d      	orrs	r5, r3
 8006976:	6135      	str	r5, [r6, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8006978:	b008      	add	sp, #32
 800697a:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800697c:	4e11      	ldr	r6, [pc, #68]	; (80069c4 <HAL_RCC_MCOConfig+0x98>)
 800697e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8006982:	f043 0304 	orr.w	r3, r3, #4
 8006986:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800698a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800698e:	f003 0304 	and.w	r3, r3, #4
 8006992:	9302      	str	r3, [sp, #8]
 8006994:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8006996:	f44f 7300 	mov.w	r3, #512	; 0x200
 800699a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800699c:	2302      	movs	r3, #2
 800699e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069a0:	2303      	movs	r3, #3
 80069a2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a4:	2300      	movs	r3, #0
 80069a6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80069a8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80069aa:	a903      	add	r1, sp, #12
 80069ac:	4807      	ldr	r0, [pc, #28]	; (80069cc <HAL_RCC_MCOConfig+0xa0>)
 80069ae:	f7fe fd1b 	bl	80053e8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 80069b2:	6933      	ldr	r3, [r6, #16]
 80069b4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80069b8:	ea44 14c5 	orr.w	r4, r4, r5, lsl #7
 80069bc:	431c      	orrs	r4, r3
 80069be:	6134      	str	r4, [r6, #16]
}
 80069c0:	e7da      	b.n	8006978 <HAL_RCC_MCOConfig+0x4c>
 80069c2:	bf00      	nop
 80069c4:	58024400 	.word	0x58024400
 80069c8:	58020000 	.word	0x58020000
 80069cc:	58020800 	.word	0x58020800

080069d0 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069d0:	4b74      	ldr	r3, [pc, #464]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80069d8:	2b10      	cmp	r3, #16
 80069da:	f000 80de 	beq.w	8006b9a <HAL_RCC_GetSysClockFreq+0x1ca>
 80069de:	2b18      	cmp	r3, #24
 80069e0:	d00f      	beq.n	8006a02 <HAL_RCC_GetSysClockFreq+0x32>
 80069e2:	b10b      	cbz	r3, 80069e8 <HAL_RCC_GetSysClockFreq+0x18>
 80069e4:	4870      	ldr	r0, [pc, #448]	; (8006ba8 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80069e6:	4770      	bx	lr
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069e8:	4b6e      	ldr	r3, [pc, #440]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f013 0f20 	tst.w	r3, #32
 80069f0:	f000 80d5 	beq.w	8006b9e <HAL_RCC_GetSysClockFreq+0x1ce>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069f4:	4b6b      	ldr	r3, [pc, #428]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80069fc:	486b      	ldr	r0, [pc, #428]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1dc>)
 80069fe:	40d8      	lsrs	r0, r3
 8006a00:	4770      	bx	lr
{
 8006a02:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a04:	4b67      	ldr	r3, [pc, #412]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006a06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a08:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006a0c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8006a0e:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006a12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006a14:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a1a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8006a1e:	fb01 f303 	mul.w	r3, r1, r3
 8006a22:	ee07 3a90 	vmov	s15, r3
 8006a26:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8006a2a:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
 8006a2e:	f000 8094 	beq.w	8006b5a <HAL_RCC_GetSysClockFreq+0x18a>
      {
        switch (pllsource)
 8006a32:	2a01      	cmp	r2, #1
 8006a34:	d066      	beq.n	8006b04 <HAL_RCC_GetSysClockFreq+0x134>
 8006a36:	2a02      	cmp	r2, #2
 8006a38:	f000 8092 	beq.w	8006b60 <HAL_RCC_GetSysClockFreq+0x190>
 8006a3c:	b1e2      	cbz	r2, 8006a78 <HAL_RCC_GetSysClockFreq+0xa8>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a3e:	ee07 0a10 	vmov	s14, r0
 8006a42:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006a46:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8006bb0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006a4a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006a4e:	4b55      	ldr	r3, [pc, #340]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a56:	ee06 3a90 	vmov	s13, r3
 8006a5a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006a5e:	ed9f 6a55 	vldr	s12, [pc, #340]	; 8006bb4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8006a62:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006a66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a72:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8006a76:	e061      	b.n	8006b3c <HAL_RCC_GetSysClockFreq+0x16c>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a78:	4b4a      	ldr	r3, [pc, #296]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f013 0f20 	tst.w	r3, #32
 8006a80:	d023      	beq.n	8006aca <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a82:	4948      	ldr	r1, [pc, #288]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006a84:	680a      	ldr	r2, [r1, #0]
 8006a86:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006a8a:	4b48      	ldr	r3, [pc, #288]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1dc>)
 8006a8c:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a8e:	ee07 3a10 	vmov	s14, r3
 8006a92:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006a96:	ee07 0a10 	vmov	s14, r0
 8006a9a:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8006a9e:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8006aa2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8006aa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aa8:	ee06 3a90 	vmov	s13, r3
 8006aac:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006ab0:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8006bb4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8006ab4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006ab8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006abc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ac0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ac4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ac8:	e038      	b.n	8006b3c <HAL_RCC_GetSysClockFreq+0x16c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006aca:	ee07 0a10 	vmov	s14, r0
 8006ace:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006ad2:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8006bb8 <HAL_RCC_GetSysClockFreq+0x1e8>
 8006ad6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006ada:	4b32      	ldr	r3, [pc, #200]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ae2:	ee06 3a90 	vmov	s13, r3
 8006ae6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006aea:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8006bb4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8006aee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006af6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b02:	e01b      	b.n	8006b3c <HAL_RCC_GetSysClockFreq+0x16c>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b04:	ee07 0a10 	vmov	s14, r0
 8006b08:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006b0c:	ed9f 6a28 	vldr	s12, [pc, #160]	; 8006bb0 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006b10:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006b14:	4b23      	ldr	r3, [pc, #140]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1c:	ee06 3a90 	vmov	s13, r3
 8006b20:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006b24:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8006bb4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8006b28:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b38:	ee27 7a27 	vmul.f32	s14, s14, s15
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006b3c:	4b19      	ldr	r3, [pc, #100]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b40:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006b44:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006b46:	ee07 3a90 	vmov	s15, r3
 8006b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b4e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006b52:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8006b56:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8006b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b5e:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b60:	ee07 0a10 	vmov	s14, r0
 8006b64:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006b68:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8006bbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b6c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006b70:	4b0c      	ldr	r3, [pc, #48]	; (8006ba4 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8006b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b78:	ee06 3a90 	vmov	s13, r3
 8006b7c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006b80:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 8006bb4 <HAL_RCC_GetSysClockFreq+0x1e4>
 8006b84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b8c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b94:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8006b98:	e7d0      	b.n	8006b3c <HAL_RCC_GetSysClockFreq+0x16c>
      sysclockfreq = HSE_VALUE;
 8006b9a:	4809      	ldr	r0, [pc, #36]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b9c:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006b9e:	4803      	ldr	r0, [pc, #12]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	58024400 	.word	0x58024400
 8006ba8:	003d0900 	.word	0x003d0900
 8006bac:	03d09000 	.word	0x03d09000
 8006bb0:	4a742400 	.word	0x4a742400
 8006bb4:	39000000 	.word	0x39000000
 8006bb8:	4c742400 	.word	0x4c742400
 8006bbc:	4bbebc20 	.word	0x4bbebc20
 8006bc0:	017d7840 	.word	0x017d7840

08006bc4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	f000 8132 	beq.w	8006e2e <HAL_RCC_ClockConfig+0x26a>
{
 8006bca:	b570      	push	{r4, r5, r6, lr}
 8006bcc:	460d      	mov	r5, r1
 8006bce:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bd0:	4b9b      	ldr	r3, [pc, #620]	; (8006e40 <HAL_RCC_ClockConfig+0x27c>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 030f 	and.w	r3, r3, #15
 8006bd8:	428b      	cmp	r3, r1
 8006bda:	d20b      	bcs.n	8006bf4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bdc:	4a98      	ldr	r2, [pc, #608]	; (8006e40 <HAL_RCC_ClockConfig+0x27c>)
 8006bde:	6813      	ldr	r3, [r2, #0]
 8006be0:	f023 030f 	bic.w	r3, r3, #15
 8006be4:	430b      	orrs	r3, r1
 8006be6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006be8:	6813      	ldr	r3, [r2, #0]
 8006bea:	f003 030f 	and.w	r3, r3, #15
 8006bee:	428b      	cmp	r3, r1
 8006bf0:	f040 811f 	bne.w	8006e32 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	f013 0f04 	tst.w	r3, #4
 8006bfa:	d00c      	beq.n	8006c16 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006bfc:	6922      	ldr	r2, [r4, #16]
 8006bfe:	4b91      	ldr	r3, [pc, #580]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d905      	bls.n	8006c16 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006c0a:	498e      	ldr	r1, [pc, #568]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c0c:	698b      	ldr	r3, [r1, #24]
 8006c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c12:	431a      	orrs	r2, r3
 8006c14:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	f013 0f08 	tst.w	r3, #8
 8006c1c:	d00c      	beq.n	8006c38 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006c1e:	6962      	ldr	r2, [r4, #20]
 8006c20:	4b88      	ldr	r3, [pc, #544]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c22:	69db      	ldr	r3, [r3, #28]
 8006c24:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d905      	bls.n	8006c38 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c2c:	4985      	ldr	r1, [pc, #532]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c2e:	69cb      	ldr	r3, [r1, #28]
 8006c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c34:	431a      	orrs	r2, r3
 8006c36:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c38:	6823      	ldr	r3, [r4, #0]
 8006c3a:	f013 0f10 	tst.w	r3, #16
 8006c3e:	d00c      	beq.n	8006c5a <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c40:	69a2      	ldr	r2, [r4, #24]
 8006c42:	4b80      	ldr	r3, [pc, #512]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d905      	bls.n	8006c5a <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c4e:	497d      	ldr	r1, [pc, #500]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c50:	69cb      	ldr	r3, [r1, #28]
 8006c52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006c56:	431a      	orrs	r2, r3
 8006c58:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	f013 0f20 	tst.w	r3, #32
 8006c60:	d00c      	beq.n	8006c7c <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c62:	69e2      	ldr	r2, [r4, #28]
 8006c64:	4b77      	ldr	r3, [pc, #476]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c66:	6a1b      	ldr	r3, [r3, #32]
 8006c68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d905      	bls.n	8006c7c <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006c70:	4974      	ldr	r1, [pc, #464]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c72:	6a0b      	ldr	r3, [r1, #32]
 8006c74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	f013 0f02 	tst.w	r3, #2
 8006c82:	d00c      	beq.n	8006c9e <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c84:	68e2      	ldr	r2, [r4, #12]
 8006c86:	4b6f      	ldr	r3, [pc, #444]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	f003 030f 	and.w	r3, r3, #15
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d905      	bls.n	8006c9e <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c92:	496c      	ldr	r1, [pc, #432]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006c94:	698b      	ldr	r3, [r1, #24]
 8006c96:	f023 030f 	bic.w	r3, r3, #15
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	f013 0f01 	tst.w	r3, #1
 8006ca4:	d041      	beq.n	8006d2a <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006ca6:	4a67      	ldr	r2, [pc, #412]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006ca8:	6993      	ldr	r3, [r2, #24]
 8006caa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006cae:	68a1      	ldr	r1, [r4, #8]
 8006cb0:	430b      	orrs	r3, r1
 8006cb2:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cb4:	6863      	ldr	r3, [r4, #4]
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d00a      	beq.n	8006cd0 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cba:	2b03      	cmp	r3, #3
 8006cbc:	d027      	beq.n	8006d0e <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d02c      	beq.n	8006d1c <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006cc2:	4a60      	ldr	r2, [pc, #384]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006cc4:	6812      	ldr	r2, [r2, #0]
 8006cc6:	f012 0f04 	tst.w	r2, #4
 8006cca:	d106      	bne.n	8006cda <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006ccc:	2001      	movs	r0, #1
 8006cce:	e0ad      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006cd0:	6812      	ldr	r2, [r2, #0]
 8006cd2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8006cd6:	f000 80ae 	beq.w	8006e36 <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006cda:	495a      	ldr	r1, [pc, #360]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006cdc:	690a      	ldr	r2, [r1, #16]
 8006cde:	f022 0207 	bic.w	r2, r2, #7
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 8006ce6:	f7fc fd03 	bl	80036f0 <HAL_GetTick>
 8006cea:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cec:	4b55      	ldr	r3, [pc, #340]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006cf4:	6862      	ldr	r2, [r4, #4]
 8006cf6:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8006cfa:	d016      	beq.n	8006d2a <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cfc:	f7fc fcf8 	bl	80036f0 <HAL_GetTick>
 8006d00:	1b80      	subs	r0, r0, r6
 8006d02:	f241 3388 	movw	r3, #5000	; 0x1388
 8006d06:	4298      	cmp	r0, r3
 8006d08:	d9f0      	bls.n	8006cec <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8006d0a:	2003      	movs	r0, #3
 8006d0c:	e08e      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d0e:	4a4d      	ldr	r2, [pc, #308]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d10:	6812      	ldr	r2, [r2, #0]
 8006d12:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8006d16:	d1e0      	bne.n	8006cda <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006d18:	2001      	movs	r0, #1
 8006d1a:	e087      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006d1c:	4a49      	ldr	r2, [pc, #292]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d1e:	6812      	ldr	r2, [r2, #0]
 8006d20:	f412 7f80 	tst.w	r2, #256	; 0x100
 8006d24:	d1d9      	bne.n	8006cda <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006d26:	2001      	movs	r0, #1
 8006d28:	e080      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	f013 0f02 	tst.w	r3, #2
 8006d30:	d00c      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006d32:	68e2      	ldr	r2, [r4, #12]
 8006d34:	4b43      	ldr	r3, [pc, #268]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	f003 030f 	and.w	r3, r3, #15
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d205      	bcs.n	8006d4c <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d40:	4940      	ldr	r1, [pc, #256]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d42:	698b      	ldr	r3, [r1, #24]
 8006d44:	f023 030f 	bic.w	r3, r3, #15
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d4c:	4b3c      	ldr	r3, [pc, #240]	; (8006e40 <HAL_RCC_ClockConfig+0x27c>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 030f 	and.w	r3, r3, #15
 8006d54:	42ab      	cmp	r3, r5
 8006d56:	d90a      	bls.n	8006d6e <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d58:	4a39      	ldr	r2, [pc, #228]	; (8006e40 <HAL_RCC_ClockConfig+0x27c>)
 8006d5a:	6813      	ldr	r3, [r2, #0]
 8006d5c:	f023 030f 	bic.w	r3, r3, #15
 8006d60:	432b      	orrs	r3, r5
 8006d62:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d64:	6813      	ldr	r3, [r2, #0]
 8006d66:	f003 030f 	and.w	r3, r3, #15
 8006d6a:	42ab      	cmp	r3, r5
 8006d6c:	d165      	bne.n	8006e3a <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d6e:	6823      	ldr	r3, [r4, #0]
 8006d70:	f013 0f04 	tst.w	r3, #4
 8006d74:	d00c      	beq.n	8006d90 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006d76:	6922      	ldr	r2, [r4, #16]
 8006d78:	4b32      	ldr	r3, [pc, #200]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d205      	bcs.n	8006d90 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d84:	492f      	ldr	r1, [pc, #188]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d86:	698b      	ldr	r3, [r1, #24]
 8006d88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	f013 0f08 	tst.w	r3, #8
 8006d96:	d00c      	beq.n	8006db2 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d98:	6962      	ldr	r2, [r4, #20]
 8006d9a:	4b2a      	ldr	r3, [pc, #168]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006d9c:	69db      	ldr	r3, [r3, #28]
 8006d9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d205      	bcs.n	8006db2 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006da6:	4927      	ldr	r1, [pc, #156]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006da8:	69cb      	ldr	r3, [r1, #28]
 8006daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dae:	431a      	orrs	r2, r3
 8006db0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	f013 0f10 	tst.w	r3, #16
 8006db8:	d00c      	beq.n	8006dd4 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006dba:	69a2      	ldr	r2, [r4, #24]
 8006dbc:	4b21      	ldr	r3, [pc, #132]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006dbe:	69db      	ldr	r3, [r3, #28]
 8006dc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d205      	bcs.n	8006dd4 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006dc8:	491e      	ldr	r1, [pc, #120]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006dca:	69cb      	ldr	r3, [r1, #28]
 8006dcc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006dd0:	431a      	orrs	r2, r3
 8006dd2:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006dd4:	6823      	ldr	r3, [r4, #0]
 8006dd6:	f013 0f20 	tst.w	r3, #32
 8006dda:	d00c      	beq.n	8006df6 <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006ddc:	69e2      	ldr	r2, [r4, #28]
 8006dde:	4b19      	ldr	r3, [pc, #100]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d205      	bcs.n	8006df6 <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006dea:	4916      	ldr	r1, [pc, #88]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006dec:	6a0b      	ldr	r3, [r1, #32]
 8006dee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006df2:	431a      	orrs	r2, r3
 8006df4:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006df6:	f7ff fdeb 	bl	80069d0 <HAL_RCC_GetSysClockFreq>
 8006dfa:	4912      	ldr	r1, [pc, #72]	; (8006e44 <HAL_RCC_ClockConfig+0x280>)
 8006dfc:	698b      	ldr	r3, [r1, #24]
 8006dfe:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8006e02:	4a11      	ldr	r2, [pc, #68]	; (8006e48 <HAL_RCC_ClockConfig+0x284>)
 8006e04:	5cd3      	ldrb	r3, [r2, r3]
 8006e06:	f003 031f 	and.w	r3, r3, #31
 8006e0a:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e0c:	698b      	ldr	r3, [r1, #24]
 8006e0e:	f003 030f 	and.w	r3, r3, #15
 8006e12:	5cd3      	ldrb	r3, [r2, r3]
 8006e14:	f003 031f 	and.w	r3, r3, #31
 8006e18:	fa20 f303 	lsr.w	r3, r0, r3
 8006e1c:	4a0b      	ldr	r2, [pc, #44]	; (8006e4c <HAL_RCC_ClockConfig+0x288>)
 8006e1e:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8006e20:	4b0b      	ldr	r3, [pc, #44]	; (8006e50 <HAL_RCC_ClockConfig+0x28c>)
 8006e22:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8006e24:	4b0b      	ldr	r3, [pc, #44]	; (8006e54 <HAL_RCC_ClockConfig+0x290>)
 8006e26:	6818      	ldr	r0, [r3, #0]
 8006e28:	f7fc fc00 	bl	800362c <HAL_InitTick>
}
 8006e2c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006e2e:	2001      	movs	r0, #1
}
 8006e30:	4770      	bx	lr
      return HAL_ERROR;
 8006e32:	2001      	movs	r0, #1
 8006e34:	e7fa      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 8006e36:	2001      	movs	r0, #1
 8006e38:	e7f8      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 8006e3a:	2001      	movs	r0, #1
 8006e3c:	e7f6      	b.n	8006e2c <HAL_RCC_ClockConfig+0x268>
 8006e3e:	bf00      	nop
 8006e40:	52002000 	.word	0x52002000
 8006e44:	58024400 	.word	0x58024400
 8006e48:	08010d60 	.word	0x08010d60
 8006e4c:	24000078 	.word	0x24000078
 8006e50:	24000074 	.word	0x24000074
 8006e54:	24000080 	.word	0x24000080

08006e58 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006e58:	4b40      	ldr	r3, [pc, #256]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e5c:	f003 0303 	and.w	r3, r3, #3
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	d079      	beq.n	8006f58 <RCCEx_PLL2_Config+0x100>
{
 8006e64:	b570      	push	{r4, r5, r6, lr}
 8006e66:	4605      	mov	r5, r0
 8006e68:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006e6a:	4a3c      	ldr	r2, [pc, #240]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006e6c:	6813      	ldr	r3, [r2, #0]
 8006e6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006e72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e74:	f7fc fc3c 	bl	80036f0 <HAL_GetTick>
 8006e78:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006e7a:	4b38      	ldr	r3, [pc, #224]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006e82:	d006      	beq.n	8006e92 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006e84:	f7fc fc34 	bl	80036f0 <HAL_GetTick>
 8006e88:	1b03      	subs	r3, r0, r4
 8006e8a:	2b02      	cmp	r3, #2
 8006e8c:	d9f5      	bls.n	8006e7a <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8006e8e:	2003      	movs	r0, #3

  }


  return status;
}
 8006e90:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006e92:	4b32      	ldr	r3, [pc, #200]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006e94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e96:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8006e9a:	6829      	ldr	r1, [r5, #0]
 8006e9c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8006ea0:	629a      	str	r2, [r3, #40]	; 0x28
 8006ea2:	686a      	ldr	r2, [r5, #4]
 8006ea4:	3a01      	subs	r2, #1
 8006ea6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eaa:	68a9      	ldr	r1, [r5, #8]
 8006eac:	3901      	subs	r1, #1
 8006eae:	0249      	lsls	r1, r1, #9
 8006eb0:	b289      	uxth	r1, r1
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	68e9      	ldr	r1, [r5, #12]
 8006eb6:	3901      	subs	r1, #1
 8006eb8:	0409      	lsls	r1, r1, #16
 8006eba:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8006ebe:	430a      	orrs	r2, r1
 8006ec0:	6929      	ldr	r1, [r5, #16]
 8006ec2:	3901      	subs	r1, #1
 8006ec4:	0609      	lsls	r1, r1, #24
 8006ec6:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ed0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006ed4:	6969      	ldr	r1, [r5, #20]
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006edc:	f022 0220 	bic.w	r2, r2, #32
 8006ee0:	69a9      	ldr	r1, [r5, #24]
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee8:	f022 0210 	bic.w	r2, r2, #16
 8006eec:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006eee:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8006ef0:	4a1b      	ldr	r2, [pc, #108]	; (8006f60 <RCCEx_PLL2_Config+0x108>)
 8006ef2:	400a      	ands	r2, r1
 8006ef4:	69e9      	ldr	r1, [r5, #28]
 8006ef6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8006efa:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006efe:	f042 0210 	orr.w	r2, r2, #16
 8006f02:	62da      	str	r2, [r3, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8006f04:	b9c6      	cbnz	r6, 8006f38 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006f06:	461a      	mov	r2, r3
 8006f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f0a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f0e:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8006f10:	4a12      	ldr	r2, [pc, #72]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006f12:	6813      	ldr	r3, [r2, #0]
 8006f14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f18:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006f1a:	f7fc fbe9 	bl	80036f0 <HAL_GetTick>
 8006f1e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006f20:	4b0e      	ldr	r3, [pc, #56]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8006f28:	d114      	bne.n	8006f54 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f2a:	f7fc fbe1 	bl	80036f0 <HAL_GetTick>
 8006f2e:	1b00      	subs	r0, r0, r4
 8006f30:	2802      	cmp	r0, #2
 8006f32:	d9f5      	bls.n	8006f20 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8006f34:	2003      	movs	r0, #3
 8006f36:	e7ab      	b.n	8006e90 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8006f38:	2e01      	cmp	r6, #1
 8006f3a:	d005      	beq.n	8006f48 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006f3c:	4a07      	ldr	r2, [pc, #28]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006f3e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8006f40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f44:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006f46:	e7e3      	b.n	8006f10 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006f48:	4a04      	ldr	r2, [pc, #16]	; (8006f5c <RCCEx_PLL2_Config+0x104>)
 8006f4a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8006f4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f50:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006f52:	e7dd      	b.n	8006f10 <RCCEx_PLL2_Config+0xb8>
  return status;
 8006f54:	2000      	movs	r0, #0
 8006f56:	e79b      	b.n	8006e90 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8006f58:	2001      	movs	r0, #1
}
 8006f5a:	4770      	bx	lr
 8006f5c:	58024400 	.word	0x58024400
 8006f60:	ffff0007 	.word	0xffff0007

08006f64 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006f64:	4b40      	ldr	r3, [pc, #256]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 8006f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f68:	f003 0303 	and.w	r3, r3, #3
 8006f6c:	2b03      	cmp	r3, #3
 8006f6e:	d079      	beq.n	8007064 <RCCEx_PLL3_Config+0x100>
{
 8006f70:	b570      	push	{r4, r5, r6, lr}
 8006f72:	4605      	mov	r5, r0
 8006f74:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006f76:	4a3c      	ldr	r2, [pc, #240]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 8006f78:	6813      	ldr	r3, [r2, #0]
 8006f7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006f7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f80:	f7fc fbb6 	bl	80036f0 <HAL_GetTick>
 8006f84:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006f86:	4b38      	ldr	r3, [pc, #224]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8006f8e:	d006      	beq.n	8006f9e <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006f90:	f7fc fbae 	bl	80036f0 <HAL_GetTick>
 8006f94:	1b03      	subs	r3, r0, r4
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	d9f5      	bls.n	8006f86 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8006f9a:	2003      	movs	r0, #3

  }


  return status;
}
 8006f9c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006f9e:	4b32      	ldr	r3, [pc, #200]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 8006fa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006fa2:	f022 727c 	bic.w	r2, r2, #66060288	; 0x3f00000
 8006fa6:	6829      	ldr	r1, [r5, #0]
 8006fa8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8006fac:	629a      	str	r2, [r3, #40]	; 0x28
 8006fae:	686a      	ldr	r2, [r5, #4]
 8006fb0:	3a01      	subs	r2, #1
 8006fb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fb6:	68a9      	ldr	r1, [r5, #8]
 8006fb8:	3901      	subs	r1, #1
 8006fba:	0249      	lsls	r1, r1, #9
 8006fbc:	b289      	uxth	r1, r1
 8006fbe:	430a      	orrs	r2, r1
 8006fc0:	68e9      	ldr	r1, [r5, #12]
 8006fc2:	3901      	subs	r1, #1
 8006fc4:	0409      	lsls	r1, r1, #16
 8006fc6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8006fca:	430a      	orrs	r2, r1
 8006fcc:	6929      	ldr	r1, [r5, #16]
 8006fce:	3901      	subs	r1, #1
 8006fd0:	0609      	lsls	r1, r1, #24
 8006fd2:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fdc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006fe0:	6969      	ldr	r1, [r5, #20]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fe8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006fec:	69a9      	ldr	r1, [r5, #24]
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ff8:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006ffa:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8006ffc:	4a1b      	ldr	r2, [pc, #108]	; (800706c <RCCEx_PLL3_Config+0x108>)
 8006ffe:	400a      	ands	r2, r1
 8007000:	69e9      	ldr	r1, [r5, #28]
 8007002:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8007006:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800700a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800700e:	62da      	str	r2, [r3, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8007010:	b9c6      	cbnz	r6, 8007044 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007012:	461a      	mov	r2, r3
 8007014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007016:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800701a:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL3_ENABLE();
 800701c:	4a12      	ldr	r2, [pc, #72]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 800701e:	6813      	ldr	r3, [r2, #0]
 8007020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007024:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007026:	f7fc fb63 	bl	80036f0 <HAL_GetTick>
 800702a:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800702c:	4b0e      	ldr	r3, [pc, #56]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8007034:	d114      	bne.n	8007060 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007036:	f7fc fb5b 	bl	80036f0 <HAL_GetTick>
 800703a:	1b00      	subs	r0, r0, r4
 800703c:	2802      	cmp	r0, #2
 800703e:	d9f5      	bls.n	800702c <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 8007040:	2003      	movs	r0, #3
 8007042:	e7ab      	b.n	8006f9c <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8007044:	2e01      	cmp	r6, #1
 8007046:	d005      	beq.n	8007054 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007048:	4a07      	ldr	r2, [pc, #28]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 800704a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800704c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007050:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007052:	e7e3      	b.n	800701c <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007054:	4a04      	ldr	r2, [pc, #16]	; (8007068 <RCCEx_PLL3_Config+0x104>)
 8007056:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007058:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800705c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800705e:	e7dd      	b.n	800701c <RCCEx_PLL3_Config+0xb8>
  return status;
 8007060:	2000      	movs	r0, #0
 8007062:	e79b      	b.n	8006f9c <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8007064:	2001      	movs	r0, #1
}
 8007066:	4770      	bx	lr
 8007068:	58024400 	.word	0x58024400
 800706c:	ffff0007 	.word	0xffff0007

08007070 <HAL_RCCEx_PeriphCLKConfig>:
{
 8007070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007072:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007074:	6803      	ldr	r3, [r0, #0]
 8007076:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800707a:	d030      	beq.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800707c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800707e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007082:	d026      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007084:	d80e      	bhi.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8007086:	b1eb      	cbz	r3, 80070c4 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8007088:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800708c:	d107      	bne.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800708e:	2102      	movs	r1, #2
 8007090:	3008      	adds	r0, #8
 8007092:	f7ff fee1 	bl	8006e58 <RCCEx_PLL2_Config>
 8007096:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007098:	b145      	cbz	r5, 80070ac <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800709a:	462e      	mov	r6, r5
 800709c:	e021      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800709e:	2601      	movs	r6, #1
 80070a0:	4635      	mov	r5, r6
 80070a2:	e01e      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80070a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80070a8:	d109      	bne.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80070aa:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80070ac:	4a98      	ldr	r2, [pc, #608]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80070ae:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80070b0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80070b4:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80070b6:	430b      	orrs	r3, r1
 80070b8:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80070ba:	2600      	movs	r6, #0
 80070bc:	e011      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80070be:	2601      	movs	r6, #1
 80070c0:	4635      	mov	r5, r6
 80070c2:	e00e      	b.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070c4:	4a92      	ldr	r2, [pc, #584]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80070c6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80070c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070cc:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80070ce:	2500      	movs	r5, #0
 80070d0:	e7ec      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070d2:	2102      	movs	r1, #2
 80070d4:	3028      	adds	r0, #40	; 0x28
 80070d6:	f7ff ff45 	bl	8006f64 <RCCEx_PLL3_Config>
 80070da:	4605      	mov	r5, r0
        break;
 80070dc:	e7dc      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80070de:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80070e0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80070e8:	d014      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 80070ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070ec:	2b04      	cmp	r3, #4
 80070ee:	d832      	bhi.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xe6>
 80070f0:	e8df f003 	tbb	[pc, r3]
 80070f4:	082a2303 	.word	0x082a2303
 80070f8:	08          	.byte	0x08
 80070f9:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070fa:	4a85      	ldr	r2, [pc, #532]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80070fc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80070fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007102:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8007104:	bb55      	cbnz	r5, 800715c <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007106:	4a82      	ldr	r2, [pc, #520]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007108:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800710a:	f023 0307 	bic.w	r3, r3, #7
 800710e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007110:	430b      	orrs	r3, r1
 8007112:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007114:	6823      	ldr	r3, [r4, #0]
 8007116:	f413 7f00 	tst.w	r3, #512	; 0x200
 800711a:	d031      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x110>
    switch (PeriphClkInit->Sai23ClockSelection)
 800711c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800711e:	2b80      	cmp	r3, #128	; 0x80
 8007120:	d04c      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007122:	d820      	bhi.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8007124:	2b00      	cmp	r3, #0
 8007126:	d043      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8007128:	2b40      	cmp	r3, #64	; 0x40
 800712a:	d119      	bne.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800712c:	2100      	movs	r1, #0
 800712e:	f104 0008 	add.w	r0, r4, #8
 8007132:	f7ff fe91 	bl	8006e58 <RCCEx_PLL2_Config>
 8007136:	4605      	mov	r5, r0
        break;
 8007138:	e01a      	b.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x100>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800713a:	2100      	movs	r1, #0
 800713c:	f104 0008 	add.w	r0, r4, #8
 8007140:	f7ff fe8a 	bl	8006e58 <RCCEx_PLL2_Config>
 8007144:	4605      	mov	r5, r0
        break;
 8007146:	e7dd      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007148:	2100      	movs	r1, #0
 800714a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800714e:	f7ff ff09 	bl	8006f64 <RCCEx_PLL3_Config>
 8007152:	4605      	mov	r5, r0
        break;
 8007154:	e7d6      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 8007156:	2601      	movs	r6, #1
 8007158:	4635      	mov	r5, r6
 800715a:	e7db      	b.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800715c:	462e      	mov	r6, r5
 800715e:	e7d9      	b.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 8007160:	2601      	movs	r6, #1
 8007162:	4635      	mov	r5, r6
 8007164:	e00c      	b.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8007166:	2bc0      	cmp	r3, #192	; 0xc0
 8007168:	d002      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x100>
 800716a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800716e:	d11c      	bne.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x13a>
    if (ret == HAL_OK)
 8007170:	bb5d      	cbnz	r5, 80071ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007172:	4a67      	ldr	r2, [pc, #412]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007174:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007176:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 800717a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800717c:	430b      	orrs	r3, r1
 800717e:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007186:	d046      	beq.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    switch (PeriphClkInit->Sai4AClockSelection)
 8007188:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 800718c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007190:	d039      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007192:	d81f      	bhi.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8007194:	b38b      	cbz	r3, 80071fa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007196:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800719a:	d118      	bne.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800719c:	2100      	movs	r1, #0
 800719e:	f104 0008 	add.w	r0, r4, #8
 80071a2:	f7ff fe59 	bl	8006e58 <RCCEx_PLL2_Config>
 80071a6:	4605      	mov	r5, r0
        break;
 80071a8:	e01a      	b.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
    switch (PeriphClkInit->Sai23ClockSelection)
 80071aa:	2601      	movs	r6, #1
 80071ac:	4635      	mov	r5, r6
 80071ae:	e7e7      	b.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x110>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071b0:	4a57      	ldr	r2, [pc, #348]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80071b2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80071b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071b8:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 80071ba:	e7d9      	b.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x100>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071bc:	2100      	movs	r1, #0
 80071be:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80071c2:	f7ff fecf 	bl	8006f64 <RCCEx_PLL3_Config>
 80071c6:	4605      	mov	r5, r0
        break;
 80071c8:	e7d2      	b.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80071ca:	462e      	mov	r6, r5
 80071cc:	e7d8      	b.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x110>
    switch (PeriphClkInit->Sai4AClockSelection)
 80071ce:	2601      	movs	r6, #1
 80071d0:	4635      	mov	r5, r6
 80071d2:	e020      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80071d4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80071d8:	d002      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
 80071da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80071de:	d109      	bne.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x184>
    if (ret == HAL_OK)
 80071e0:	b9c5      	cbnz	r5, 8007214 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80071e2:	4a4b      	ldr	r2, [pc, #300]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80071e4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80071e6:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80071ea:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 80071ee:	430b      	orrs	r3, r1
 80071f0:	6593      	str	r3, [r2, #88]	; 0x58
 80071f2:	e010      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    switch (PeriphClkInit->Sai4AClockSelection)
 80071f4:	2601      	movs	r6, #1
 80071f6:	4635      	mov	r5, r6
 80071f8:	e00d      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071fa:	4a45      	ldr	r2, [pc, #276]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80071fc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80071fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007202:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8007204:	e7ec      	b.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007206:	2100      	movs	r1, #0
 8007208:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800720c:	f7ff feaa 	bl	8006f64 <RCCEx_PLL3_Config>
 8007210:	4605      	mov	r5, r0
        break;
 8007212:	e7e5      	b.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8007214:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007216:	6823      	ldr	r3, [r4, #0]
 8007218:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800721c:	d024      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch (PeriphClkInit->Sai4BClockSelection)
 800721e:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8007222:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007226:	d042      	beq.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8007228:	d80e      	bhi.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800722a:	2b00      	cmp	r3, #0
 800722c:	d039      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x232>
 800722e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007232:	d106      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007234:	2100      	movs	r1, #0
 8007236:	f104 0008 	add.w	r0, r4, #8
 800723a:	f7ff fe0d 	bl	8006e58 <RCCEx_PLL2_Config>
 800723e:	4605      	mov	r5, r0
        break;
 8007240:	e008      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch (PeriphClkInit->Sai4BClockSelection)
 8007242:	2601      	movs	r6, #1
 8007244:	4635      	mov	r5, r6
 8007246:	e00f      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007248:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800724c:	d002      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800724e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007252:	d123      	bne.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    if (ret == HAL_OK)
 8007254:	2d00      	cmp	r5, #0
 8007256:	d131      	bne.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007258:	4a2d      	ldr	r2, [pc, #180]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800725a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800725c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8007260:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8007264:	430b      	orrs	r3, r1
 8007266:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007268:	6823      	ldr	r3, [r4, #0]
 800726a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800726e:	d02e      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
    switch (PeriphClkInit->QspiClockSelection)
 8007270:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8007272:	2b20      	cmp	r3, #32
 8007274:	d040      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8007276:	d826      	bhi.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8007278:	b133      	cbz	r3, 8007288 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800727a:	2b10      	cmp	r3, #16
 800727c:	d120      	bne.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x250>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800727e:	4a24      	ldr	r2, [pc, #144]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007280:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007286:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8007288:	2d00      	cmp	r5, #0
 800728a:	d13c      	bne.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800728c:	4a20      	ldr	r2, [pc, #128]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800728e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8007290:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007294:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007296:	430b      	orrs	r3, r1
 8007298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800729a:	e018      	b.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
    switch (PeriphClkInit->Sai4BClockSelection)
 800729c:	2601      	movs	r6, #1
 800729e:	4635      	mov	r5, r6
 80072a0:	e7e2      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072a2:	4a1b      	ldr	r2, [pc, #108]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80072a4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80072a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072aa:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 80072ac:	e7d2      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072ae:	2100      	movs	r1, #0
 80072b0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80072b4:	f7ff fe56 	bl	8006f64 <RCCEx_PLL3_Config>
 80072b8:	4605      	mov	r5, r0
        break;
 80072ba:	e7cb      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80072bc:	462e      	mov	r6, r5
 80072be:	e7d3      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch (PeriphClkInit->QspiClockSelection)
 80072c0:	2601      	movs	r6, #1
 80072c2:	4635      	mov	r5, r6
 80072c4:	e003      	b.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80072c6:	2b30      	cmp	r3, #48	; 0x30
 80072c8:	d0de      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80072ca:	2601      	movs	r6, #1
 80072cc:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80072ce:	6823      	ldr	r3, [r4, #0]
 80072d0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80072d4:	d02d      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    switch (PeriphClkInit->Spi123ClockSelection)
 80072d6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80072d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072dc:	d04f      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x30e>
 80072de:	d819      	bhi.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d046      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x302>
 80072e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072e8:	d10f      	bne.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x29a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072ea:	2100      	movs	r1, #0
 80072ec:	f104 0008 	add.w	r0, r4, #8
 80072f0:	f7ff fdb2 	bl	8006e58 <RCCEx_PLL2_Config>
 80072f4:	4605      	mov	r5, r0
        break;
 80072f6:	e013      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072f8:	2102      	movs	r1, #2
 80072fa:	f104 0008 	add.w	r0, r4, #8
 80072fe:	f7ff fdab 	bl	8006e58 <RCCEx_PLL2_Config>
 8007302:	4605      	mov	r5, r0
        break;
 8007304:	e7c0      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8007306:	462e      	mov	r6, r5
 8007308:	e7e1      	b.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x25e>
    switch (PeriphClkInit->Spi123ClockSelection)
 800730a:	2601      	movs	r6, #1
 800730c:	4635      	mov	r5, r6
 800730e:	e010      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8007310:	58024400 	.word	0x58024400
 8007314:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007318:	d002      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800731a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800731e:	d125      	bne.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    if (ret == HAL_OK)
 8007320:	2d00      	cmp	r5, #0
 8007322:	d133      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x31c>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007324:	4a77      	ldr	r2, [pc, #476]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8007326:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007328:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800732c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800732e:	430b      	orrs	r3, r1
 8007330:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8007338:	d038      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
    switch (PeriphClkInit->Spi45ClockSelection)
 800733a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800733c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007340:	d053      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007342:	d828      	bhi.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8007344:	b143      	cbz	r3, 8007358 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8007346:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800734a:	d121      	bne.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x320>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800734c:	2101      	movs	r1, #1
 800734e:	f104 0008 	add.w	r0, r4, #8
 8007352:	f7ff fd81 	bl	8006e58 <RCCEx_PLL2_Config>
 8007356:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007358:	2d00      	cmp	r5, #0
 800735a:	d14d      	bne.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x388>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800735c:	4a69      	ldr	r2, [pc, #420]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800735e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007360:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8007364:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8007366:	430b      	orrs	r3, r1
 8007368:	6513      	str	r3, [r2, #80]	; 0x50
 800736a:	e01f      	b.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800736c:	2601      	movs	r6, #1
 800736e:	4635      	mov	r5, r6
 8007370:	e7df      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007372:	4a64      	ldr	r2, [pc, #400]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8007374:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007376:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800737a:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 800737c:	e7d0      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800737e:	2100      	movs	r1, #0
 8007380:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007384:	f7ff fdee 	bl	8006f64 <RCCEx_PLL3_Config>
 8007388:	4605      	mov	r5, r0
        break;
 800738a:	e7c9      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800738c:	462e      	mov	r6, r5
 800738e:	e7d0      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    switch (PeriphClkInit->Spi45ClockSelection)
 8007390:	2601      	movs	r6, #1
 8007392:	4635      	mov	r5, r6
 8007394:	e00a      	b.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007396:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800739a:	d0dd      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 800739c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073a0:	d0da      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80073a2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80073a6:	d0d7      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80073a8:	2601      	movs	r6, #1
 80073aa:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80073b2:	d031      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    switch (PeriphClkInit->Spi6ClockSelection)
 80073b4:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80073b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073bc:	d045      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x3da>
 80073be:	d820      	bhi.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x392>
 80073c0:	b143      	cbz	r3, 80073d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
 80073c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073c6:	d119      	bne.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x38c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073c8:	2101      	movs	r1, #1
 80073ca:	f104 0008 	add.w	r0, r4, #8
 80073ce:	f7ff fd43 	bl	8006e58 <RCCEx_PLL2_Config>
 80073d2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80073d4:	2d00      	cmp	r5, #0
 80073d6:	d13f      	bne.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80073d8:	4a4a      	ldr	r2, [pc, #296]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80073da:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80073dc:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80073e0:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 80073e4:	430b      	orrs	r3, r1
 80073e6:	6593      	str	r3, [r2, #88]	; 0x58
 80073e8:	e016      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073ea:	2101      	movs	r1, #1
 80073ec:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80073f0:	f7ff fdb8 	bl	8006f64 <RCCEx_PLL3_Config>
 80073f4:	4605      	mov	r5, r0
        break;
 80073f6:	e7af      	b.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80073f8:	462e      	mov	r6, r5
 80073fa:	e7d7      	b.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
    switch (PeriphClkInit->Spi6ClockSelection)
 80073fc:	2601      	movs	r6, #1
 80073fe:	4635      	mov	r5, r6
 8007400:	e00a      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8007402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007406:	d0e5      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8007408:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800740c:	d0e2      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
 800740e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007412:	d0df      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8007414:	2601      	movs	r6, #1
 8007416:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800741e:	d009      	beq.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    switch (PeriphClkInit->FdcanClockSelection)
 8007420:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007422:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007426:	d019      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8007428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800742c:	d024      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800742e:	b1d3      	cbz	r3, 8007466 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8007430:	2601      	movs	r6, #1
 8007432:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007434:	6823      	ldr	r3, [r4, #0]
 8007436:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800743a:	d033      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x434>
    switch (PeriphClkInit->FmcClockSelection)
 800743c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800743e:	2b03      	cmp	r3, #3
 8007440:	d85b      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007442:	e8df f003 	tbb	[pc, r3]
 8007446:	2227      	.short	0x2227
 8007448:	2753      	.short	0x2753
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800744a:	2101      	movs	r1, #1
 800744c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007450:	f7ff fd88 	bl	8006f64 <RCCEx_PLL3_Config>
 8007454:	4605      	mov	r5, r0
        break;
 8007456:	e7bd      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8007458:	462e      	mov	r6, r5
 800745a:	e7dd      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800745c:	4a29      	ldr	r2, [pc, #164]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800745e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007464:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8007466:	b975      	cbnz	r5, 8007486 <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007468:	4a26      	ldr	r2, [pc, #152]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800746a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800746c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007470:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8007472:	430b      	orrs	r3, r1
 8007474:	6513      	str	r3, [r2, #80]	; 0x50
 8007476:	e7dd      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007478:	2101      	movs	r1, #1
 800747a:	f104 0008 	add.w	r0, r4, #8
 800747e:	f7ff fceb 	bl	8006e58 <RCCEx_PLL2_Config>
 8007482:	4605      	mov	r5, r0
        break;
 8007484:	e7ef      	b.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8007486:	462e      	mov	r6, r5
 8007488:	e7d4      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800748a:	4a1e      	ldr	r2, [pc, #120]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800748c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800748e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007492:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8007494:	bba5      	cbnz	r5, 8007500 <HAL_RCCEx_PeriphCLKConfig+0x490>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007496:	4a1b      	ldr	r2, [pc, #108]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8007498:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800749a:	f023 0303 	bic.w	r3, r3, #3
 800749e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80074a0:	430b      	orrs	r3, r1
 80074a2:	64d3      	str	r3, [r2, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80074aa:	d12d      	bne.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x498>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	f013 0f01 	tst.w	r3, #1
 80074b2:	f000 80a5 	beq.w	8007600 <HAL_RCCEx_PeriphCLKConfig+0x590>
    switch (PeriphClkInit->Usart16ClockSelection)
 80074b6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80074b8:	2b28      	cmp	r3, #40	; 0x28
 80074ba:	f200 809f 	bhi.w	80075fc <HAL_RCCEx_PeriphCLKConfig+0x58c>
 80074be:	e8df f003 	tbb	[pc, r3]
 80074c2:	9d8d      	.short	0x9d8d
 80074c4:	9d9d9d9d 	.word	0x9d9d9d9d
 80074c8:	9d879d9d 	.word	0x9d879d9d
 80074cc:	9d9d9d9d 	.word	0x9d9d9d9d
 80074d0:	9d969d9d 	.word	0x9d969d9d
 80074d4:	9d9d9d9d 	.word	0x9d9d9d9d
 80074d8:	9d8d9d9d 	.word	0x9d8d9d9d
 80074dc:	9d9d9d9d 	.word	0x9d9d9d9d
 80074e0:	9d8d9d9d 	.word	0x9d8d9d9d
 80074e4:	9d9d9d9d 	.word	0x9d9d9d9d
 80074e8:	9d9d      	.short	0x9d9d
 80074ea:	8d          	.byte	0x8d
 80074eb:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074ec:	2102      	movs	r1, #2
 80074ee:	f104 0008 	add.w	r0, r4, #8
 80074f2:	f7ff fcb1 	bl	8006e58 <RCCEx_PLL2_Config>
 80074f6:	4605      	mov	r5, r0
        break;
 80074f8:	e7cc      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch (PeriphClkInit->FmcClockSelection)
 80074fa:	2601      	movs	r6, #1
 80074fc:	4635      	mov	r5, r6
 80074fe:	e7d1      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007500:	462e      	mov	r6, r5
 8007502:	e7cf      	b.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8007504:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007508:	4a91      	ldr	r2, [pc, #580]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x6e0>)
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007510:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007512:	f7fc f8ed 	bl	80036f0 <HAL_GetTick>
 8007516:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007518:	4b8d      	ldr	r3, [pc, #564]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x6e0>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007520:	d105      	bne.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x4be>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007522:	f7fc f8e5 	bl	80036f0 <HAL_GetTick>
 8007526:	1bc0      	subs	r0, r0, r7
 8007528:	2864      	cmp	r0, #100	; 0x64
 800752a:	d9f5      	bls.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        ret = HAL_TIMEOUT;
 800752c:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 800752e:	2d00      	cmp	r5, #0
 8007530:	d14a      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x558>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007532:	4b88      	ldr	r3, [pc, #544]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 8007534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007536:	f8d4 20b4 	ldr.w	r2, [r4, #180]	; 0xb4
 800753a:	4053      	eors	r3, r2
 800753c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8007540:	d00c      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007542:	4b84      	ldr	r3, [pc, #528]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 8007544:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007546:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800754a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800754c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8007550:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007552:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007554:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007558:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800755a:	671a      	str	r2, [r3, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800755c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8007560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007564:	d015      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x522>
      if (ret == HAL_OK)
 8007566:	bb8d      	cbnz	r5, 80075cc <HAL_RCCEx_PeriphCLKConfig+0x55c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007568:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800756c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007570:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007574:	d01e      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x544>
 8007576:	4a77      	ldr	r2, [pc, #476]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 8007578:	6913      	ldr	r3, [r2, #16]
 800757a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800757e:	6113      	str	r3, [r2, #16]
 8007580:	4974      	ldr	r1, [pc, #464]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 8007582:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8007584:	f8d4 20b4 	ldr.w	r2, [r4, #180]	; 0xb4
 8007588:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800758c:	4313      	orrs	r3, r2
 800758e:	670b      	str	r3, [r1, #112]	; 0x70
 8007590:	e78c      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x43c>
        tickstart = HAL_GetTick();
 8007592:	f7fc f8ad 	bl	80036f0 <HAL_GetTick>
 8007596:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007598:	4b6e      	ldr	r3, [pc, #440]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 800759a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800759c:	f013 0f02 	tst.w	r3, #2
 80075a0:	d1e1      	bne.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075a2:	f7fc f8a5 	bl	80036f0 <HAL_GetTick>
 80075a6:	1bc0      	subs	r0, r0, r7
 80075a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80075ac:	4298      	cmp	r0, r3
 80075ae:	d9f3      	bls.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x528>
            ret = HAL_TIMEOUT;
 80075b0:	2503      	movs	r5, #3
 80075b2:	e7d8      	b.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075b4:	4867      	ldr	r0, [pc, #412]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 80075b6:	6902      	ldr	r2, [r0, #16]
 80075b8:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80075bc:	4966      	ldr	r1, [pc, #408]	; (8007758 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80075be:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 80075c2:	4313      	orrs	r3, r2
 80075c4:	6103      	str	r3, [r0, #16]
 80075c6:	e7db      	b.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x510>
      status = ret;
 80075c8:	462e      	mov	r6, r5
 80075ca:	e76f      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x43c>
        status = ret;
 80075cc:	462e      	mov	r6, r5
 80075ce:	e76d      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x43c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075d0:	2101      	movs	r1, #1
 80075d2:	f104 0008 	add.w	r0, r4, #8
 80075d6:	f7ff fc3f 	bl	8006e58 <RCCEx_PLL2_Config>
 80075da:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80075dc:	b9e5      	cbnz	r5, 8007618 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80075de:	4a5d      	ldr	r2, [pc, #372]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 80075e0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80075e2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80075e6:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80075e8:	430b      	orrs	r3, r1
 80075ea:	6553      	str	r3, [r2, #84]	; 0x54
 80075ec:	e008      	b.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x590>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075ee:	2101      	movs	r1, #1
 80075f0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80075f4:	f7ff fcb6 	bl	8006f64 <RCCEx_PLL3_Config>
 80075f8:	4605      	mov	r5, r0
        break;
 80075fa:	e7ef      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x56c>
    switch (PeriphClkInit->Usart16ClockSelection)
 80075fc:	2601      	movs	r6, #1
 80075fe:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007600:	6823      	ldr	r3, [r4, #0]
 8007602:	f013 0f02 	tst.w	r3, #2
 8007606:	d017      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007608:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800760a:	2b05      	cmp	r3, #5
 800760c:	d828      	bhi.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
 800760e:	e8df f003 	tbb	[pc, r3]
 8007612:	050b      	.short	0x050b
 8007614:	0b0b0b20 	.word	0x0b0b0b20
 8007618:	462e      	mov	r6, r5
 800761a:	e7f1      	b.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x590>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800761c:	2101      	movs	r1, #1
 800761e:	f104 0008 	add.w	r0, r4, #8
 8007622:	f7ff fc19 	bl	8006e58 <RCCEx_PLL2_Config>
 8007626:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007628:	b9ed      	cbnz	r5, 8007666 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800762a:	4a4a      	ldr	r2, [pc, #296]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 800762c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800762e:	f023 0307 	bic.w	r3, r3, #7
 8007632:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8007634:	430b      	orrs	r3, r1
 8007636:	6553      	str	r3, [r2, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007638:	6823      	ldr	r3, [r4, #0]
 800763a:	f013 0f04 	tst.w	r3, #4
 800763e:	d023      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x618>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007640:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8007644:	2b05      	cmp	r3, #5
 8007646:	d845      	bhi.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007648:	e8df f003 	tbb	[pc, r3]
 800764c:	153d0f15 	.word	0x153d0f15
 8007650:	1515      	.short	0x1515
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007652:	2101      	movs	r1, #1
 8007654:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007658:	f7ff fc84 	bl	8006f64 <RCCEx_PLL3_Config>
 800765c:	4605      	mov	r5, r0
        break;
 800765e:	e7e3      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007660:	2601      	movs	r6, #1
 8007662:	4635      	mov	r5, r6
 8007664:	e7e8      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007666:	462e      	mov	r6, r5
 8007668:	e7e6      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800766a:	2101      	movs	r1, #1
 800766c:	f104 0008 	add.w	r0, r4, #8
 8007670:	f7ff fbf2 	bl	8006e58 <RCCEx_PLL2_Config>
 8007674:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007676:	bb85      	cbnz	r5, 80076da <HAL_RCCEx_PeriphCLKConfig+0x66a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007678:	4a36      	ldr	r2, [pc, #216]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 800767a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800767c:	f023 0307 	bic.w	r3, r3, #7
 8007680:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8007684:	430b      	orrs	r3, r1
 8007686:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007688:	6823      	ldr	r3, [r4, #0]
 800768a:	f013 0f20 	tst.w	r3, #32
 800768e:	d034      	beq.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x68a>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007690:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8007694:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007698:	d04e      	beq.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 800769a:	d823      	bhi.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x674>
 800769c:	b143      	cbz	r3, 80076b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 800769e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076a2:	d11c      	bne.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x66e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076a4:	2100      	movs	r1, #0
 80076a6:	f104 0008 	add.w	r0, r4, #8
 80076aa:	f7ff fbd5 	bl	8006e58 <RCCEx_PLL2_Config>
 80076ae:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80076b0:	2d00      	cmp	r5, #0
 80076b2:	d148      	bne.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80076b4:	4a27      	ldr	r2, [pc, #156]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 80076b6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80076b8:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80076bc:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80076c0:	430b      	orrs	r3, r1
 80076c2:	6553      	str	r3, [r2, #84]	; 0x54
 80076c4:	e019      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076c6:	2101      	movs	r1, #1
 80076c8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80076cc:	f7ff fc4a 	bl	8006f64 <RCCEx_PLL3_Config>
 80076d0:	4605      	mov	r5, r0
        break;
 80076d2:	e7d0      	b.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0x606>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80076d4:	2601      	movs	r6, #1
 80076d6:	4635      	mov	r5, r6
 80076d8:	e7d6      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80076da:	462e      	mov	r6, r5
 80076dc:	e7d4      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x618>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80076de:	2601      	movs	r6, #1
 80076e0:	4635      	mov	r5, r6
 80076e2:	e00a      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x68a>
 80076e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e8:	d0e2      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80076ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076ee:	d0df      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80076f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80076f4:	d0dc      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80076f6:	2601      	movs	r6, #1
 80076f8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007700:	d037      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x702>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007702:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 8007706:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800770a:	d053      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x744>
 800770c:	d826      	bhi.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 800770e:	b143      	cbz	r3, 8007722 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8007710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007714:	d119      	bne.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x6da>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007716:	2100      	movs	r1, #0
 8007718:	f104 0008 	add.w	r0, r4, #8
 800771c:	f7ff fb9c 	bl	8006e58 <RCCEx_PLL2_Config>
 8007720:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007722:	2d00      	cmp	r5, #0
 8007724:	d14d      	bne.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x752>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007726:	4a0b      	ldr	r2, [pc, #44]	; (8007754 <HAL_RCCEx_PeriphCLKConfig+0x6e4>)
 8007728:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800772a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800772e:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8007732:	430b      	orrs	r3, r1
 8007734:	6593      	str	r3, [r2, #88]	; 0x58
 8007736:	e01c      	b.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x702>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007738:	2102      	movs	r1, #2
 800773a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800773e:	f7ff fc11 	bl	8006f64 <RCCEx_PLL3_Config>
 8007742:	4605      	mov	r5, r0
        break;
 8007744:	e7b4      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8007746:	462e      	mov	r6, r5
 8007748:	e7d7      	b.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x68a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800774a:	2601      	movs	r6, #1
 800774c:	4635      	mov	r5, r6
 800774e:	e010      	b.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x702>
 8007750:	58024800 	.word	0x58024800
 8007754:	58024400 	.word	0x58024400
 8007758:	00ffffcf 	.word	0x00ffffcf
 800775c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007760:	d0df      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8007762:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007766:	d0dc      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8007768:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800776c:	d0d9      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 800776e:	2601      	movs	r6, #1
 8007770:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007778:	d033      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x772>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800777a:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 800777e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007782:	f000 80a3 	beq.w	80078cc <HAL_RCCEx_PeriphCLKConfig+0x85c>
 8007786:	d821      	bhi.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8007788:	b143      	cbz	r3, 800779c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800778a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800778e:	d11a      	bne.n	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007790:	2100      	movs	r1, #0
 8007792:	f104 0008 	add.w	r0, r4, #8
 8007796:	f7ff fb5f 	bl	8006e58 <RCCEx_PLL2_Config>
 800779a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800779c:	2d00      	cmp	r5, #0
 800779e:	f040 809c 	bne.w	80078da <HAL_RCCEx_PeriphCLKConfig+0x86a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80077a2:	4a81      	ldr	r2, [pc, #516]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 80077a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80077a6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80077aa:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80077ae:	430b      	orrs	r3, r1
 80077b0:	6593      	str	r3, [r2, #88]	; 0x58
 80077b2:	e016      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x772>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077b4:	2102      	movs	r1, #2
 80077b6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80077ba:	f7ff fbd3 	bl	8006f64 <RCCEx_PLL3_Config>
 80077be:	4605      	mov	r5, r0
        break;
 80077c0:	e7af      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80077c2:	462e      	mov	r6, r5
 80077c4:	e7d5      	b.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x702>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80077c6:	2601      	movs	r6, #1
 80077c8:	4635      	mov	r5, r6
 80077ca:	e00a      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x772>
 80077cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077d0:	d0e4      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80077d2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80077d6:	d0e1      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80077d8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80077dc:	d0de      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80077de:	2601      	movs	r6, #1
 80077e0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	f013 0f08 	tst.w	r3, #8
 80077e8:	d00c      	beq.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0x794>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80077ea:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80077ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077f2:	d074      	beq.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x86e>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80077f4:	4a6c      	ldr	r2, [pc, #432]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 80077f6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80077f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80077fc:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8007800:	430b      	orrs	r3, r1
 8007802:	6553      	str	r3, [r2, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	f013 0f10 	tst.w	r3, #16
 800780a:	d00c      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800780c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8007810:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007814:	d06c      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x880>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007816:	4a64      	ldr	r2, [pc, #400]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 8007818:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800781a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800781e:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8007822:	430b      	orrs	r3, r1
 8007824:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007826:	6823      	ldr	r3, [r4, #0]
 8007828:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800782c:	d00b      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
    switch (PeriphClkInit->AdcClockSelection)
 800782e:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8007832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007836:	d074      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 8007838:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800783c:	d067      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x89e>
 800783e:	2b00      	cmp	r3, #0
 8007840:	d05f      	beq.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x892>
 8007842:	2601      	movs	r6, #1
 8007844:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007846:	6823      	ldr	r3, [r4, #0]
 8007848:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800784c:	d00c      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
    switch (PeriphClkInit->UsbClockSelection)
 800784e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8007852:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007856:	d07c      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007858:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800785c:	d06f      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 800785e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007862:	d067      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8007864:	2601      	movs	r6, #1
 8007866:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800786e:	d008      	beq.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x812>
    switch (PeriphClkInit->SdmmcClockSelection)
 8007870:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007872:	2b00      	cmp	r3, #0
 8007874:	d076      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8007876:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800787a:	f000 8081 	beq.w	8007980 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800787e:	2601      	movs	r6, #1
 8007880:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007882:	6823      	ldr	r3, [r4, #0]
 8007884:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8007888:	f040 8083 	bne.w	8007992 <HAL_RCCEx_PeriphCLKConfig+0x922>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007892:	f000 808e 	beq.w	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x942>
    switch (PeriphClkInit->RngClockSelection)
 8007896:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800789a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800789e:	f000 80ec 	beq.w	8007a7a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80078a2:	f240 8083 	bls.w	80079ac <HAL_RCCEx_PeriphCLKConfig+0x93c>
 80078a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078aa:	d003      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80078ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078b0:	f040 80e1 	bne.w	8007a76 <HAL_RCCEx_PeriphCLKConfig+0xa06>
    if (ret == HAL_OK)
 80078b4:	2d00      	cmp	r5, #0
 80078b6:	f040 80e6 	bne.w	8007a86 <HAL_RCCEx_PeriphCLKConfig+0xa16>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80078ba:	4a3b      	ldr	r2, [pc, #236]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 80078bc:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80078be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078c2:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80078c6:	430b      	orrs	r3, r1
 80078c8:	6553      	str	r3, [r2, #84]	; 0x54
 80078ca:	e072      	b.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x942>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078cc:	2102      	movs	r1, #2
 80078ce:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80078d2:	f7ff fb47 	bl	8006f64 <RCCEx_PLL3_Config>
 80078d6:	4605      	mov	r5, r0
        break;
 80078d8:	e760      	b.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80078da:	462e      	mov	r6, r5
 80078dc:	e781      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x772>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80078de:	2102      	movs	r1, #2
 80078e0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80078e4:	f7ff fb3e 	bl	8006f64 <RCCEx_PLL3_Config>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	d083      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x784>
        status = HAL_ERROR;
 80078ec:	2601      	movs	r6, #1
 80078ee:	e781      	b.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x784>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80078f0:	2102      	movs	r1, #2
 80078f2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80078f6:	f7ff fb35 	bl	8006f64 <RCCEx_PLL3_Config>
 80078fa:	2800      	cmp	r0, #0
 80078fc:	d08b      	beq.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
        status = HAL_ERROR;
 80078fe:	2601      	movs	r6, #1
 8007900:	e789      	b.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007902:	2100      	movs	r1, #0
 8007904:	f104 0008 	add.w	r0, r4, #8
 8007908:	f7ff faa6 	bl	8006e58 <RCCEx_PLL2_Config>
 800790c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800790e:	b97d      	cbnz	r5, 8007930 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007910:	4a25      	ldr	r2, [pc, #148]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 8007912:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007914:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007918:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800791c:	430b      	orrs	r3, r1
 800791e:	6593      	str	r3, [r2, #88]	; 0x58
 8007920:	e791      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007922:	2102      	movs	r1, #2
 8007924:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007928:	f7ff fb1c 	bl	8006f64 <RCCEx_PLL3_Config>
 800792c:	4605      	mov	r5, r0
        break;
 800792e:	e7ee      	b.n	800790e <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8007930:	462e      	mov	r6, r5
 8007932:	e788      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007934:	4a1c      	ldr	r2, [pc, #112]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 8007936:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800793c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 800793e:	b97d      	cbnz	r5, 8007960 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007940:	4a19      	ldr	r2, [pc, #100]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 8007942:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007944:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007948:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800794c:	430b      	orrs	r3, r1
 800794e:	6553      	str	r3, [r2, #84]	; 0x54
 8007950:	e78a      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007952:	2101      	movs	r1, #1
 8007954:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007958:	f7ff fb04 	bl	8006f64 <RCCEx_PLL3_Config>
 800795c:	4605      	mov	r5, r0
        break;
 800795e:	e7ee      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 8007960:	462e      	mov	r6, r5
 8007962:	e781      	b.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007964:	4a10      	ldr	r2, [pc, #64]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 8007966:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007968:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800796c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 800796e:	b975      	cbnz	r5, 800798e <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007970:	4a0d      	ldr	r2, [pc, #52]	; (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x938>)
 8007972:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8007974:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007978:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800797a:	430b      	orrs	r3, r1
 800797c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800797e:	e780      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x812>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007980:	2102      	movs	r1, #2
 8007982:	f104 0008 	add.w	r0, r4, #8
 8007986:	f7ff fa67 	bl	8006e58 <RCCEx_PLL2_Config>
 800798a:	4605      	mov	r5, r0
        break;
 800798c:	e7ef      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 800798e:	462e      	mov	r6, r5
 8007990:	e777      	b.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x812>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007992:	2102      	movs	r1, #2
 8007994:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007998:	f7ff fae4 	bl	8006f64 <RCCEx_PLL3_Config>
 800799c:	2800      	cmp	r0, #0
 800799e:	f43f af75 	beq.w	800788c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      status = HAL_ERROR;
 80079a2:	2601      	movs	r6, #1
 80079a4:	e772      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x81c>
 80079a6:	bf00      	nop
 80079a8:	58024400 	.word	0x58024400
    switch (PeriphClkInit->RngClockSelection)
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d081      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 80079b0:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80079b8:	d006      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x958>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079ba:	4a4f      	ldr	r2, [pc, #316]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80079bc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80079be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079c2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80079c4:	430b      	orrs	r3, r1
 80079c6:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80079c8:	6823      	ldr	r3, [r4, #0]
 80079ca:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80079ce:	d007      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x970>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80079d0:	4a49      	ldr	r2, [pc, #292]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80079d2:	6913      	ldr	r3, [r2, #16]
 80079d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079d8:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 80079dc:	430b      	orrs	r3, r1
 80079de:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079e0:	6823      	ldr	r3, [r4, #0]
 80079e2:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80079e6:	d006      	beq.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x986>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079e8:	4a43      	ldr	r2, [pc, #268]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80079ea:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80079ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079f0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80079f2:	430b      	orrs	r3, r1
 80079f4:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80079f6:	6823      	ldr	r3, [r4, #0]
 80079f8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80079fc:	d009      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x9a2>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80079fe:	4b3e      	ldr	r3, [pc, #248]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007a00:	691a      	ldr	r2, [r3, #16]
 8007a02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a06:	611a      	str	r2, [r3, #16]
 8007a08:	691a      	ldr	r2, [r3, #16]
 8007a0a:	f8d4 10bc 	ldr.w	r1, [r4, #188]	; 0xbc
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a12:	6823      	ldr	r3, [r4, #0]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	da06      	bge.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a18:	4a37      	ldr	r2, [pc, #220]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007a1a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8007a1c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007a20:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007a22:	430b      	orrs	r3, r1
 8007a24:	64d3      	str	r3, [r2, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8007a2c:	d007      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x9ce>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a2e:	4a32      	ldr	r2, [pc, #200]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007a30:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007a32:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8007a36:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8007a3a:	430b      	orrs	r3, r1
 8007a3c:	6553      	str	r3, [r2, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007a3e:	6863      	ldr	r3, [r4, #4]
 8007a40:	f013 0f01 	tst.w	r3, #1
 8007a44:	d121      	bne.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0xa1a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007a46:	6863      	ldr	r3, [r4, #4]
 8007a48:	f013 0f02 	tst.w	r3, #2
 8007a4c:	d126      	bne.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007a4e:	6863      	ldr	r3, [r4, #4]
 8007a50:	f013 0f04 	tst.w	r3, #4
 8007a54:	d12b      	bne.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007a56:	6863      	ldr	r3, [r4, #4]
 8007a58:	f013 0f08 	tst.w	r3, #8
 8007a5c:	d130      	bne.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007a5e:	6863      	ldr	r3, [r4, #4]
 8007a60:	f013 0f10 	tst.w	r3, #16
 8007a64:	d135      	bne.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0xa62>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007a66:	6863      	ldr	r3, [r4, #4]
 8007a68:	f013 0f20 	tst.w	r3, #32
 8007a6c:	d13a      	bne.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
  if (status == HAL_OK)
 8007a6e:	b106      	cbz	r6, 8007a72 <HAL_RCCEx_PeriphCLKConfig+0xa02>
  return HAL_ERROR;
 8007a70:	2601      	movs	r6, #1
}
 8007a72:	4630      	mov	r0, r6
 8007a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (PeriphClkInit->RngClockSelection)
 8007a76:	2601      	movs	r6, #1
 8007a78:	e79b      	b.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x942>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a7a:	4a1f      	ldr	r2, [pc, #124]	; (8007af8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007a7c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a82:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8007a84:	e716      	b.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8007a86:	462e      	mov	r6, r5
 8007a88:	e793      	b.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x942>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	f104 0008 	add.w	r0, r4, #8
 8007a90:	f7ff f9e2 	bl	8006e58 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007a94:	2800      	cmp	r0, #0
 8007a96:	d0d6      	beq.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
      status = ret;
 8007a98:	4606      	mov	r6, r0
 8007a9a:	e7d4      	b.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	f104 0008 	add.w	r0, r4, #8
 8007aa2:	f7ff f9d9 	bl	8006e58 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d0d1      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x9de>
      status = ret;
 8007aaa:	4606      	mov	r6, r0
 8007aac:	e7cf      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x9de>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007aae:	2102      	movs	r1, #2
 8007ab0:	f104 0008 	add.w	r0, r4, #8
 8007ab4:	f7ff f9d0 	bl	8006e58 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d0cc      	beq.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
      status = ret;
 8007abc:	4606      	mov	r6, r0
 8007abe:	e7ca      	b.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007ac6:	f7ff fa4d 	bl	8006f64 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8007aca:	2800      	cmp	r0, #0
 8007acc:	d0c7      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
      status = ret;
 8007ace:	4606      	mov	r6, r0
 8007ad0:	e7c5      	b.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ad2:	2101      	movs	r1, #1
 8007ad4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007ad8:	f7ff fa44 	bl	8006f64 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d0c2      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
      status = ret;
 8007ae0:	4606      	mov	r6, r0
 8007ae2:	e7c0      	b.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ae4:	2102      	movs	r1, #2
 8007ae6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8007aea:	f7ff fa3b 	bl	8006f64 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8007aee:	2800      	cmp	r0, #0
 8007af0:	d0bd      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x9fe>
      status = ret;
 8007af2:	4606      	mov	r6, r0
 8007af4:	e7bb      	b.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 8007af6:	bf00      	nop
 8007af8:	58024400 	.word	0x58024400

08007afc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007afc:	b410      	push	{r4}
  uint32_t itflag = hspi->Instance->SR;
 8007afe:	6802      	ldr	r2, [r0, #0]
 8007b00:	6953      	ldr	r3, [r2, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007b02:	6991      	ldr	r1, [r2, #24]
 8007b04:	f041 0108 	orr.w	r1, r1, #8
 8007b08:	6191      	str	r1, [r2, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007b0a:	6801      	ldr	r1, [r0, #0]
 8007b0c:	698a      	ldr	r2, [r1, #24]
 8007b0e:	f042 0210 	orr.w	r2, r2, #16
 8007b12:	618a      	str	r2, [r1, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b14:	6801      	ldr	r1, [r0, #0]
 8007b16:	680a      	ldr	r2, [r1, #0]
 8007b18:	f022 0201 	bic.w	r2, r2, #1
 8007b1c:	600a      	str	r2, [r1, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007b1e:	6801      	ldr	r1, [r0, #0]
 8007b20:	690c      	ldr	r4, [r1, #16]
 8007b22:	4a29      	ldr	r2, [pc, #164]	; (8007bc8 <SPI_CloseTransfer+0xcc>)
 8007b24:	4022      	ands	r2, r4
 8007b26:	610a      	str	r2, [r1, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007b28:	6801      	ldr	r1, [r0, #0]
 8007b2a:	688a      	ldr	r2, [r1, #8]
 8007b2c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007b30:	608a      	str	r2, [r1, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b32:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8007b36:	b2d2      	uxtb	r2, r2
 8007b38:	2a04      	cmp	r2, #4
 8007b3a:	d00d      	beq.n	8007b58 <SPI_CloseTransfer+0x5c>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007b3c:	f013 0f20 	tst.w	r3, #32
 8007b40:	d00a      	beq.n	8007b58 <SPI_CloseTransfer+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007b42:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8007b46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007b4a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007b4e:	6801      	ldr	r1, [r0, #0]
 8007b50:	698a      	ldr	r2, [r1, #24]
 8007b52:	f042 0220 	orr.w	r2, r2, #32
 8007b56:	618a      	str	r2, [r1, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007b58:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8007b5c:	b2d2      	uxtb	r2, r2
 8007b5e:	2a03      	cmp	r2, #3
 8007b60:	d00d      	beq.n	8007b7e <SPI_CloseTransfer+0x82>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007b62:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007b66:	d00a      	beq.n	8007b7e <SPI_CloseTransfer+0x82>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007b68:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8007b6c:	f042 0204 	orr.w	r2, r2, #4
 8007b70:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b74:	6801      	ldr	r1, [r0, #0]
 8007b76:	698a      	ldr	r2, [r1, #24]
 8007b78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b7c:	618a      	str	r2, [r1, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007b7e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007b82:	d00a      	beq.n	8007b9a <SPI_CloseTransfer+0x9e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007b84:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8007b88:	f042 0201 	orr.w	r2, r2, #1
 8007b8c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007b90:	6801      	ldr	r1, [r0, #0]
 8007b92:	698a      	ldr	r2, [r1, #24]
 8007b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b98:	618a      	str	r2, [r1, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007b9a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007b9e:	d00a      	beq.n	8007bb6 <SPI_CloseTransfer+0xba>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007ba0:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007ba4:	f043 0308 	orr.w	r3, r3, #8
 8007ba8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007bac:	6802      	ldr	r2, [r0, #0]
 8007bae:	6993      	ldr	r3, [r2, #24]
 8007bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bb4:	6193      	str	r3, [r2, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007bbc:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 8007bc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	fffffc90 	.word	0xfffffc90

08007bcc <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007bcc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007bce:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007bd0:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007bd2:	3008      	adds	r0, #8
 8007bd4:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 8007bd6:	fb03 0000 	mla	r0, r3, r0, r0
 8007bda:	4770      	bx	lr

08007bdc <SPI_WaitOnFlagUntilTimeout>:
{
 8007bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007be0:	4680      	mov	r8, r0
 8007be2:	460f      	mov	r7, r1
 8007be4:	4616      	mov	r6, r2
 8007be6:	461d      	mov	r5, r3
 8007be8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007bec:	e000      	b.n	8007bf0 <SPI_WaitOnFlagUntilTimeout+0x14>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bee:	b1bd      	cbz	r5, 8007c20 <SPI_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007bf0:	f8d8 3000 	ldr.w	r3, [r8]
 8007bf4:	695c      	ldr	r4, [r3, #20]
 8007bf6:	ea37 0404 	bics.w	r4, r7, r4
 8007bfa:	bf0c      	ite	eq
 8007bfc:	2301      	moveq	r3, #1
 8007bfe:	2300      	movne	r3, #0
 8007c00:	42b3      	cmp	r3, r6
 8007c02:	d10a      	bne.n	8007c1a <SPI_WaitOnFlagUntilTimeout+0x3e>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c04:	f7fb fd74 	bl	80036f0 <HAL_GetTick>
 8007c08:	eba0 0009 	sub.w	r0, r0, r9
 8007c0c:	42a8      	cmp	r0, r5
 8007c0e:	d3ee      	bcc.n	8007bee <SPI_WaitOnFlagUntilTimeout+0x12>
 8007c10:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007c14:	d0eb      	beq.n	8007bee <SPI_WaitOnFlagUntilTimeout+0x12>
      return HAL_TIMEOUT;
 8007c16:	2003      	movs	r0, #3
 8007c18:	e000      	b.n	8007c1c <SPI_WaitOnFlagUntilTimeout+0x40>
  return HAL_OK;
 8007c1a:	2000      	movs	r0, #0
}
 8007c1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8007c20:	2003      	movs	r0, #3
 8007c22:	e7fb      	b.n	8007c1c <SPI_WaitOnFlagUntilTimeout+0x40>

08007c24 <HAL_SPI_Init>:
  if (hspi == NULL)
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f000 80b7 	beq.w	8007d98 <HAL_SPI_Init+0x174>
{
 8007c2a:	b570      	push	{r4, r5, r6, lr}
 8007c2c:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007c32:	6805      	ldr	r5, [r0, #0]
 8007c34:	4b5c      	ldr	r3, [pc, #368]	; (8007da8 <HAL_SPI_Init+0x184>)
 8007c36:	4e5d      	ldr	r6, [pc, #372]	; (8007dac <HAL_SPI_Init+0x188>)
 8007c38:	429d      	cmp	r5, r3
 8007c3a:	bf18      	it	ne
 8007c3c:	42b5      	cmpne	r5, r6
 8007c3e:	bf14      	ite	ne
 8007c40:	2601      	movne	r6, #1
 8007c42:	2600      	moveq	r6, #0
 8007c44:	d007      	beq.n	8007c56 <HAL_SPI_Init+0x32>
 8007c46:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 8007c4a:	429d      	cmp	r5, r3
 8007c4c:	d003      	beq.n	8007c56 <HAL_SPI_Init+0x32>
 8007c4e:	68c3      	ldr	r3, [r0, #12]
 8007c50:	2b0f      	cmp	r3, #15
 8007c52:	f200 80a3 	bhi.w	8007d9c <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 8007c56:	4620      	mov	r0, r4
 8007c58:	f7ff ffb8 	bl	8007bcc <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c5c:	b12e      	cbz	r6, 8007c6a <HAL_SPI_Init+0x46>
 8007c5e:	4b54      	ldr	r3, [pc, #336]	; (8007db0 <HAL_SPI_Init+0x18c>)
 8007c60:	429d      	cmp	r5, r3
 8007c62:	d002      	beq.n	8007c6a <HAL_SPI_Init+0x46>
 8007c64:	2808      	cmp	r0, #8
 8007c66:	f200 809b 	bhi.w	8007da0 <HAL_SPI_Init+0x17c>
 8007c6a:	4a4f      	ldr	r2, [pc, #316]	; (8007da8 <HAL_SPI_Init+0x184>)
 8007c6c:	4b4f      	ldr	r3, [pc, #316]	; (8007dac <HAL_SPI_Init+0x188>)
 8007c6e:	429d      	cmp	r5, r3
 8007c70:	bf18      	it	ne
 8007c72:	4295      	cmpne	r5, r2
 8007c74:	d003      	beq.n	8007c7e <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007c76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c7a:	429d      	cmp	r5, r3
 8007c7c:	d102      	bne.n	8007c84 <HAL_SPI_Init+0x60>
 8007c7e:	2810      	cmp	r0, #16
 8007c80:	f200 8090 	bhi.w	8007da4 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c84:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8007c88:	b1f3      	cbz	r3, 8007cc8 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8007c8a:	2302      	movs	r3, #2
 8007c8c:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 8007c90:	6822      	ldr	r2, [r4, #0]
 8007c92:	6813      	ldr	r3, [r2, #0]
 8007c94:	f023 0301 	bic.w	r3, r3, #1
 8007c98:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	689a      	ldr	r2, [r3, #8]
 8007c9e:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007ca2:	69a1      	ldr	r1, [r4, #24]
 8007ca4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8007ca8:	d014      	beq.n	8007cd4 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007caa:	6863      	ldr	r3, [r4, #4]
 8007cac:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007cb0:	d023      	beq.n	8007cfa <HAL_SPI_Init+0xd6>
 8007cb2:	68e3      	ldr	r3, [r4, #12]
 8007cb4:	2b06      	cmp	r3, #6
 8007cb6:	d920      	bls.n	8007cfa <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007cb8:	6821      	ldr	r1, [r4, #0]
 8007cba:	680b      	ldr	r3, [r1, #0]
 8007cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007cc0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007cc2:	4303      	orrs	r3, r0
 8007cc4:	600b      	str	r3, [r1, #0]
 8007cc6:	e01d      	b.n	8007d04 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8007cc8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f7fb fac7 	bl	8003260 <HAL_SPI_MspInit>
 8007cd2:	e7da      	b.n	8007c8a <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007cd4:	6861      	ldr	r1, [r4, #4]
 8007cd6:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8007cda:	d006      	beq.n	8007cea <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007cdc:	2900      	cmp	r1, #0
 8007cde:	d1e4      	bne.n	8007caa <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007ce0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007ce2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8007ce6:	d1e0      	bne.n	8007caa <HAL_SPI_Init+0x86>
 8007ce8:	e002      	b.n	8007cf0 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007cea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007cec:	2800      	cmp	r0, #0
 8007cee:	d1f5      	bne.n	8007cdc <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007cf0:	6819      	ldr	r1, [r3, #0]
 8007cf2:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8007cf6:	6019      	str	r1, [r3, #0]
 8007cf8:	e7d7      	b.n	8007caa <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007cfa:	6821      	ldr	r1, [r4, #0]
 8007cfc:	680b      	ldr	r3, [r1, #0]
 8007cfe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d02:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007d04:	69e3      	ldr	r3, [r4, #28]
 8007d06:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007d08:	430b      	orrs	r3, r1
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	68e1      	ldr	r1, [r4, #12]
 8007d12:	6822      	ldr	r2, [r4, #0]
 8007d14:	430b      	orrs	r3, r1
 8007d16:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007d18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d1a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007d20:	4313      	orrs	r3, r2
 8007d22:	69a2      	ldr	r2, [r4, #24]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	6922      	ldr	r2, [r4, #16]
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	6962      	ldr	r2, [r4, #20]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	6a22      	ldr	r2, [r4, #32]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	6862      	ldr	r2, [r4, #4]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	68a2      	ldr	r2, [r4, #8]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8007d40:	4313      	orrs	r3, r2
 8007d42:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007d44:	6822      	ldr	r2, [r4, #0]
 8007d46:	430b      	orrs	r3, r1
 8007d48:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007d4a:	6863      	ldr	r3, [r4, #4]
 8007d4c:	b96b      	cbnz	r3, 8007d6a <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007d4e:	6822      	ldr	r2, [r4, #0]
 8007d50:	6893      	ldr	r3, [r2, #8]
 8007d52:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8007d56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007d5a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007d5c:	6822      	ldr	r2, [r4, #0]
 8007d5e:	6893      	ldr	r3, [r2, #8]
 8007d60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d68:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d6a:	6822      	ldr	r2, [r4, #0]
 8007d6c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007d6e:	f023 0301 	bic.w	r3, r3, #1
 8007d72:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007d74:	6863      	ldr	r3, [r4, #4]
 8007d76:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8007d7a:	d006      	beq.n	8007d8a <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007d7c:	6822      	ldr	r2, [r4, #0]
 8007d7e:	68d3      	ldr	r3, [r2, #12]
 8007d80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d84:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007d86:	430b      	orrs	r3, r1
 8007d88:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d8a:	2000      	movs	r0, #0
 8007d8c:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007d90:	2301      	movs	r3, #1
 8007d92:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8007d96:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8007d98:	2001      	movs	r0, #1
}
 8007d9a:	4770      	bx	lr
    return HAL_ERROR;
 8007d9c:	2001      	movs	r0, #1
 8007d9e:	e7fa      	b.n	8007d96 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8007da0:	2001      	movs	r0, #1
 8007da2:	e7f8      	b.n	8007d96 <HAL_SPI_Init+0x172>
 8007da4:	2001      	movs	r0, #1
 8007da6:	e7f6      	b.n	8007d96 <HAL_SPI_Init+0x172>
 8007da8:	40013000 	.word	0x40013000
 8007dac:	40003800 	.word	0x40003800
 8007db0:	40003c00 	.word	0x40003c00

08007db4 <HAL_SPI_Transmit>:
{
 8007db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007db8:	b082      	sub	sp, #8
 8007dba:	461d      	mov	r5, r3
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007dbc:	f8d0 8000 	ldr.w	r8, [r0]
  __HAL_LOCK(hspi);
 8007dc0:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	f000 815a 	beq.w	800807e <HAL_SPI_Transmit+0x2ca>
 8007dca:	4604      	mov	r4, r0
 8007dcc:	468a      	mov	sl, r1
 8007dce:	4691      	mov	r9, r2
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8007dd6:	f7fb fc8b 	bl	80036f0 <HAL_GetTick>
 8007dda:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8007ddc:	f894 6081 	ldrb.w	r6, [r4, #129]	; 0x81
 8007de0:	b2f6      	uxtb	r6, r6
 8007de2:	2e01      	cmp	r6, #1
 8007de4:	d139      	bne.n	8007e5a <HAL_SPI_Transmit+0xa6>
  if ((pData == NULL) || (Size == 0UL))
 8007de6:	f1b9 0f00 	cmp.w	r9, #0
 8007dea:	bf18      	it	ne
 8007dec:	f1ba 0f00 	cmpne.w	sl, #0
 8007df0:	d03b      	beq.n	8007e6a <HAL_SPI_Transmit+0xb6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007df2:	2303      	movs	r3, #3
 8007df4:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007dfe:	f8c4 a05c 	str.w	sl, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8007e02:	f8a4 9060 	strh.w	r9, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 8007e06:	f8a4 9062 	strh.w	r9, [r4, #98]	; 0x62
  hspi->pRxBuffPtr  = NULL;
 8007e0a:	6663      	str	r3, [r4, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8007e0c:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8007e10:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8007e14:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxISR       = NULL;
 8007e16:	6723      	str	r3, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e18:	68a3      	ldr	r3, [r4, #8]
 8007e1a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8007e1e:	d028      	beq.n	8007e72 <HAL_SPI_Transmit+0xbe>
    SPI_2LINES_TX(hspi);
 8007e20:	6822      	ldr	r2, [r4, #0]
 8007e22:	68d3      	ldr	r3, [r2, #12]
 8007e24:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8007e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e2c:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007e2e:	6822      	ldr	r2, [r4, #0]
 8007e30:	6851      	ldr	r1, [r2, #4]
 8007e32:	4b94      	ldr	r3, [pc, #592]	; (8008084 <HAL_SPI_Transmit+0x2d0>)
 8007e34:	400b      	ands	r3, r1
 8007e36:	ea49 0303 	orr.w	r3, r9, r3
 8007e3a:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 8007e3c:	6822      	ldr	r2, [r4, #0]
 8007e3e:	6813      	ldr	r3, [r2, #0]
 8007e40:	f043 0301 	orr.w	r3, r3, #1
 8007e44:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e46:	6863      	ldr	r3, [r4, #4]
 8007e48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e4c:	d017      	beq.n	8007e7e <HAL_SPI_Transmit+0xca>
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007e4e:	68e3      	ldr	r3, [r4, #12]
 8007e50:	2b0f      	cmp	r3, #15
 8007e52:	d823      	bhi.n	8007e9c <HAL_SPI_Transmit+0xe8>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e54:	2b07      	cmp	r3, #7
 8007e56:	d859      	bhi.n	8007f0c <HAL_SPI_Transmit+0x158>
 8007e58:	e0b8      	b.n	8007fcc <HAL_SPI_Transmit+0x218>
    __HAL_UNLOCK(hspi);
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8007e60:	2602      	movs	r6, #2
}
 8007e62:	4630      	mov	r0, r6
 8007e64:	b002      	add	sp, #8
 8007e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8007e70:	e7f7      	b.n	8007e62 <HAL_SPI_Transmit+0xae>
    SPI_1LINE_TX(hspi);
 8007e72:	6822      	ldr	r2, [r4, #0]
 8007e74:	6813      	ldr	r3, [r2, #0]
 8007e76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007e7a:	6013      	str	r3, [r2, #0]
 8007e7c:	e7d7      	b.n	8007e2e <HAL_SPI_Transmit+0x7a>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007e7e:	6822      	ldr	r2, [r4, #0]
 8007e80:	6813      	ldr	r3, [r2, #0]
 8007e82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	e7e1      	b.n	8007e4e <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e8a:	f7fb fc31 	bl	80036f0 <HAL_GetTick>
 8007e8e:	1bc0      	subs	r0, r0, r7
 8007e90:	42a8      	cmp	r0, r5
 8007e92:	d302      	bcc.n	8007e9a <HAL_SPI_Transmit+0xe6>
 8007e94:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007e98:	d119      	bne.n	8007ece <HAL_SPI_Transmit+0x11a>
 8007e9a:	b1c5      	cbz	r5, 8007ece <HAL_SPI_Transmit+0x11a>
    while (hspi->TxXferCount > 0UL)
 8007e9c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f000 80cd 	beq.w	8008042 <HAL_SPI_Transmit+0x28e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007ea8:	6823      	ldr	r3, [r4, #0]
 8007eaa:	695a      	ldr	r2, [r3, #20]
 8007eac:	f012 0f02 	tst.w	r2, #2
 8007eb0:	d0eb      	beq.n	8007e8a <HAL_SPI_Transmit+0xd6>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007eb2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007eb4:	6812      	ldr	r2, [r2, #0]
 8007eb6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007eb8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007eba:	3304      	adds	r3, #4
 8007ebc:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount--;
 8007ebe:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 8007ec2:	b292      	uxth	r2, r2
 8007ec4:	3a01      	subs	r2, #1
 8007ec6:	b292      	uxth	r2, r2
 8007ec8:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62
 8007ecc:	e7e6      	b.n	8007e9c <HAL_SPI_Transmit+0xe8>
          SPI_CloseTransfer(hspi);
 8007ece:	4620      	mov	r0, r4
 8007ed0:	f7ff fe14 	bl	8007afc <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007eda:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8007ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ee2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
          return HAL_TIMEOUT;
 8007eec:	2603      	movs	r6, #3
 8007eee:	e7b8      	b.n	8007e62 <HAL_SPI_Transmit+0xae>
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ef0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007ef2:	881b      	ldrh	r3, [r3, #0]
 8007ef4:	f8a8 3020 	strh.w	r3, [r8, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ef8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007efa:	3302      	adds	r3, #2
 8007efc:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8007efe:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	3b01      	subs	r3, #1
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0UL)
 8007f0c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 8095 	beq.w	8008042 <HAL_SPI_Transmit+0x28e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007f18:	6822      	ldr	r2, [r4, #0]
 8007f1a:	6953      	ldr	r3, [r2, #20]
 8007f1c:	f013 0f02 	tst.w	r3, #2
 8007f20:	d015      	beq.n	8007f4e <HAL_SPI_Transmit+0x19a>
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007f22:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d9e1      	bls.n	8007ef0 <HAL_SPI_Transmit+0x13c>
 8007f2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d0de      	beq.n	8007ef0 <HAL_SPI_Transmit+0x13c>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007f32:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6213      	str	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007f38:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007f3a:	3304      	adds	r3, #4
 8007f3c:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007f3e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	3b02      	subs	r3, #2
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 8007f4c:	e7de      	b.n	8007f0c <HAL_SPI_Transmit+0x158>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f4e:	f7fb fbcf 	bl	80036f0 <HAL_GetTick>
 8007f52:	1bc0      	subs	r0, r0, r7
 8007f54:	42a8      	cmp	r0, r5
 8007f56:	d302      	bcc.n	8007f5e <HAL_SPI_Transmit+0x1aa>
 8007f58:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007f5c:	d101      	bne.n	8007f62 <HAL_SPI_Transmit+0x1ae>
 8007f5e:	2d00      	cmp	r5, #0
 8007f60:	d1d4      	bne.n	8007f0c <HAL_SPI_Transmit+0x158>
          SPI_CloseTransfer(hspi);
 8007f62:	4620      	mov	r0, r4
 8007f64:	f7ff fdca 	bl	8007afc <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007f6e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8007f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f76:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
          return HAL_TIMEOUT;
 8007f80:	2603      	movs	r6, #3
 8007f82:	e76e      	b.n	8007e62 <HAL_SPI_Transmit+0xae>
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007f84:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d910      	bls.n	8007fb0 <HAL_SPI_Transmit+0x1fc>
 8007f8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007f90:	b173      	cbz	r3, 8007fb0 <HAL_SPI_Transmit+0x1fc>
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f92:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007f94:	881b      	ldrh	r3, [r3, #0]
 8007f96:	f8a8 3020 	strh.w	r3, [r8, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007f9c:	3302      	adds	r3, #2
 8007f9e:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007fa0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	3b02      	subs	r3, #2
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 8007fae:	e00d      	b.n	8007fcc <HAL_SPI_Transmit+0x218>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fb0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fb8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007fba:	3301      	adds	r3, #1
 8007fbc:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8007fbe:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0UL)
 8007fcc:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d035      	beq.n	8008042 <HAL_SPI_Transmit+0x28e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007fd6:	6822      	ldr	r2, [r4, #0]
 8007fd8:	6953      	ldr	r3, [r2, #20]
 8007fda:	f013 0f02 	tst.w	r3, #2
 8007fde:	d015      	beq.n	800800c <HAL_SPI_Transmit+0x258>
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007fe0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	2b03      	cmp	r3, #3
 8007fe8:	d9cc      	bls.n	8007f84 <HAL_SPI_Transmit+0x1d0>
 8007fea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007fec:	2b40      	cmp	r3, #64	; 0x40
 8007fee:	d9c9      	bls.n	8007f84 <HAL_SPI_Transmit+0x1d0>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007ff0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	6213      	str	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007ff6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007ff8:	3304      	adds	r3, #4
 8007ffa:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8007ffc:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8008000:	b29b      	uxth	r3, r3
 8008002:	3b04      	subs	r3, #4
 8008004:	b29b      	uxth	r3, r3
 8008006:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 800800a:	e7df      	b.n	8007fcc <HAL_SPI_Transmit+0x218>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800800c:	f7fb fb70 	bl	80036f0 <HAL_GetTick>
 8008010:	1bc0      	subs	r0, r0, r7
 8008012:	42a8      	cmp	r0, r5
 8008014:	d302      	bcc.n	800801c <HAL_SPI_Transmit+0x268>
 8008016:	f1b5 3fff 	cmp.w	r5, #4294967295
 800801a:	d101      	bne.n	8008020 <HAL_SPI_Transmit+0x26c>
 800801c:	2d00      	cmp	r5, #0
 800801e:	d1d5      	bne.n	8007fcc <HAL_SPI_Transmit+0x218>
          SPI_CloseTransfer(hspi);
 8008020:	4620      	mov	r0, r4
 8008022:	f7ff fd6b 	bl	8007afc <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8008026:	2300      	movs	r3, #0
 8008028:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800802c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8008030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008034:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008038:	2301      	movs	r3, #1
 800803a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
          return HAL_TIMEOUT;
 800803e:	2603      	movs	r6, #3
 8008040:	e70f      	b.n	8007e62 <HAL_SPI_Transmit+0xae>
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008042:	9700      	str	r7, [sp, #0]
 8008044:	462b      	mov	r3, r5
 8008046:	2200      	movs	r2, #0
 8008048:	2108      	movs	r1, #8
 800804a:	4620      	mov	r0, r4
 800804c:	f7ff fdc6 	bl	8007bdc <SPI_WaitOnFlagUntilTimeout>
 8008050:	b128      	cbz	r0, 800805e <HAL_SPI_Transmit+0x2aa>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008052:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8008056:	f043 0320 	orr.w	r3, r3, #32
 800805a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  SPI_CloseTransfer(hspi);
 800805e:	4620      	mov	r0, r4
 8008060:	f7ff fd4c 	bl	8007afc <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8008064:	2300      	movs	r3, #0
 8008066:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 800806a:	2301      	movs	r3, #1
 800806c:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008070:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8008074:	2b00      	cmp	r3, #0
 8008076:	f47f aef4 	bne.w	8007e62 <HAL_SPI_Transmit+0xae>
  return errorcode;
 800807a:	2600      	movs	r6, #0
 800807c:	e6f1      	b.n	8007e62 <HAL_SPI_Transmit+0xae>
  __HAL_LOCK(hspi);
 800807e:	2602      	movs	r6, #2
 8008080:	e6ef      	b.n	8007e62 <HAL_SPI_Transmit+0xae>
 8008082:	bf00      	nop
 8008084:	ffff0000 	.word	0xffff0000

08008088 <HAL_SPI_Receive>:
{
 8008088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800808c:	461d      	mov	r5, r3
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800808e:	f8d0 8000 	ldr.w	r8, [r0]
  __HAL_LOCK(hspi);
 8008092:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8008096:	2b01      	cmp	r3, #1
 8008098:	f000 8108 	beq.w	80082ac <HAL_SPI_Receive+0x224>
 800809c:	4604      	mov	r4, r0
 800809e:	468a      	mov	sl, r1
 80080a0:	4691      	mov	r9, r2
 80080a2:	2301      	movs	r3, #1
 80080a4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 80080a8:	f7fb fb22 	bl	80036f0 <HAL_GetTick>
 80080ac:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80080ae:	f894 6081 	ldrb.w	r6, [r4, #129]	; 0x81
 80080b2:	b2f6      	uxtb	r6, r6
 80080b4:	2e01      	cmp	r6, #1
 80080b6:	d139      	bne.n	800812c <HAL_SPI_Receive+0xa4>
  if ((pData == NULL) || (Size == 0UL))
 80080b8:	f1b9 0f00 	cmp.w	r9, #0
 80080bc:	bf18      	it	ne
 80080be:	f1ba 0f00 	cmpne.w	sl, #0
 80080c2:	d03a      	beq.n	800813a <HAL_SPI_Receive+0xb2>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80080c4:	2304      	movs	r3, #4
 80080c6:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080ca:	2300      	movs	r3, #0
 80080cc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80080d0:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80080d4:	f8a4 9068 	strh.w	r9, [r4, #104]	; 0x68
  hspi->RxXferCount = Size;
 80080d8:	f8a4 906a 	strh.w	r9, [r4, #106]	; 0x6a
  hspi->pTxBuffPtr  = NULL;
 80080dc:	65e3      	str	r3, [r4, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80080de:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80080e2:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxISR       = NULL;
 80080e6:	6723      	str	r3, [r4, #112]	; 0x70
  hspi->TxISR       = NULL;
 80080e8:	6763      	str	r3, [r4, #116]	; 0x74
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080ea:	68a3      	ldr	r3, [r4, #8]
 80080ec:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80080f0:	d027      	beq.n	8008142 <HAL_SPI_Receive+0xba>
    SPI_2LINES_RX(hspi);
 80080f2:	6822      	ldr	r2, [r4, #0]
 80080f4:	68d3      	ldr	r3, [r2, #12]
 80080f6:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80080fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80080fe:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008100:	6822      	ldr	r2, [r4, #0]
 8008102:	6851      	ldr	r1, [r2, #4]
 8008104:	4b6a      	ldr	r3, [pc, #424]	; (80082b0 <HAL_SPI_Receive+0x228>)
 8008106:	400b      	ands	r3, r1
 8008108:	ea49 0303 	orr.w	r3, r9, r3
 800810c:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 800810e:	6822      	ldr	r2, [r4, #0]
 8008110:	6813      	ldr	r3, [r2, #0]
 8008112:	f043 0301 	orr.w	r3, r3, #1
 8008116:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008118:	6863      	ldr	r3, [r4, #4]
 800811a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800811e:	d016      	beq.n	800814e <HAL_SPI_Receive+0xc6>
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008120:	68e3      	ldr	r3, [r4, #12]
 8008122:	2b0f      	cmp	r3, #15
 8008124:	d822      	bhi.n	800816c <HAL_SPI_Receive+0xe4>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008126:	2b07      	cmp	r3, #7
 8008128:	d854      	bhi.n	80081d4 <HAL_SPI_Receive+0x14c>
 800812a:	e086      	b.n	800823a <HAL_SPI_Receive+0x1b2>
    __HAL_UNLOCK(hspi);
 800812c:	2300      	movs	r3, #0
 800812e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8008132:	2602      	movs	r6, #2
}
 8008134:	4630      	mov	r0, r6
 8008136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 800813a:	2300      	movs	r3, #0
 800813c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8008140:	e7f8      	b.n	8008134 <HAL_SPI_Receive+0xac>
    SPI_1LINE_RX(hspi);
 8008142:	6822      	ldr	r2, [r4, #0]
 8008144:	6813      	ldr	r3, [r2, #0]
 8008146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	e7d8      	b.n	8008100 <HAL_SPI_Receive+0x78>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800814e:	6822      	ldr	r2, [r4, #0]
 8008150:	6813      	ldr	r3, [r2, #0]
 8008152:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008156:	6013      	str	r3, [r2, #0]
 8008158:	e7e2      	b.n	8008120 <HAL_SPI_Receive+0x98>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800815a:	f7fb fac9 	bl	80036f0 <HAL_GetTick>
 800815e:	1bc0      	subs	r0, r0, r7
 8008160:	42a8      	cmp	r0, r5
 8008162:	d302      	bcc.n	800816a <HAL_SPI_Receive+0xe2>
 8008164:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008168:	d11a      	bne.n	80081a0 <HAL_SPI_Receive+0x118>
 800816a:	b1cd      	cbz	r5, 80081a0 <HAL_SPI_Receive+0x118>
    while (hspi->RxXferCount > 0UL)
 800816c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8008170:	b29b      	uxth	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	f000 808a 	beq.w	800828c <HAL_SPI_Receive+0x204>
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008178:	6823      	ldr	r3, [r4, #0]
 800817a:	6959      	ldr	r1, [r3, #20]
 800817c:	f248 0208 	movw	r2, #32776	; 0x8008
 8008180:	4211      	tst	r1, r2
 8008182:	d0ea      	beq.n	800815a <HAL_SPI_Receive+0xd2>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008184:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008188:	6013      	str	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800818a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800818c:	3304      	adds	r3, #4
 800818e:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 8008190:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8008194:	b292      	uxth	r2, r2
 8008196:	3a01      	subs	r2, #1
 8008198:	b292      	uxth	r2, r2
 800819a:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
 800819e:	e7e5      	b.n	800816c <HAL_SPI_Receive+0xe4>
          SPI_CloseTransfer(hspi);
 80081a0:	4620      	mov	r0, r4
 80081a2:	f7ff fcab 	bl	8007afc <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 80081a6:	2300      	movs	r3, #0
 80081a8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80081ac:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80081b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081b4:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80081b8:	2301      	movs	r3, #1
 80081ba:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
          return HAL_TIMEOUT;
 80081be:	2603      	movs	r6, #3
 80081c0:	e7b8      	b.n	8008134 <HAL_SPI_Receive+0xac>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081c2:	f7fb fa95 	bl	80036f0 <HAL_GetTick>
 80081c6:	1bc0      	subs	r0, r0, r7
 80081c8:	42a8      	cmp	r0, r5
 80081ca:	d302      	bcc.n	80081d2 <HAL_SPI_Receive+0x14a>
 80081cc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80081d0:	d119      	bne.n	8008206 <HAL_SPI_Receive+0x17e>
 80081d2:	b1c5      	cbz	r5, 8008206 <HAL_SPI_Receive+0x17e>
    while (hspi->RxXferCount > 0UL)
 80081d4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80081d8:	b29b      	uxth	r3, r3
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d056      	beq.n	800828c <HAL_SPI_Receive+0x204>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80081de:	6823      	ldr	r3, [r4, #0]
 80081e0:	695b      	ldr	r3, [r3, #20]
 80081e2:	f013 0f01 	tst.w	r3, #1
 80081e6:	d0ec      	beq.n	80081c2 <HAL_SPI_Receive+0x13a>
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80081e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081ea:	f8b8 2030 	ldrh.w	r2, [r8, #48]	; 0x30
 80081ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80081f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081f2:	3302      	adds	r3, #2
 80081f4:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 80081f6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	3b01      	subs	r3, #1
 80081fe:	b29b      	uxth	r3, r3
 8008200:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8008204:	e7e6      	b.n	80081d4 <HAL_SPI_Receive+0x14c>
          SPI_CloseTransfer(hspi);
 8008206:	4620      	mov	r0, r4
 8008208:	f7ff fc78 	bl	8007afc <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 800820c:	2300      	movs	r3, #0
 800820e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008212:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8008216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800821a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800821e:	2301      	movs	r3, #1
 8008220:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
          return HAL_TIMEOUT;
 8008224:	2603      	movs	r6, #3
 8008226:	e785      	b.n	8008134 <HAL_SPI_Receive+0xac>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008228:	f7fb fa62 	bl	80036f0 <HAL_GetTick>
 800822c:	1bc0      	subs	r0, r0, r7
 800822e:	42a8      	cmp	r0, r5
 8008230:	d302      	bcc.n	8008238 <HAL_SPI_Receive+0x1b0>
 8008232:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008236:	d118      	bne.n	800826a <HAL_SPI_Receive+0x1e2>
 8008238:	b1bd      	cbz	r5, 800826a <HAL_SPI_Receive+0x1e2>
    while (hspi->RxXferCount > 0UL)
 800823a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800823e:	b29b      	uxth	r3, r3
 8008240:	b323      	cbz	r3, 800828c <HAL_SPI_Receive+0x204>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	695a      	ldr	r2, [r3, #20]
 8008246:	f012 0f01 	tst.w	r2, #1
 800824a:	d0ed      	beq.n	8008228 <HAL_SPI_Receive+0x1a0>
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800824c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800824e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008252:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008256:	3301      	adds	r3, #1
 8008258:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 800825a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800825e:	b29b      	uxth	r3, r3
 8008260:	3b01      	subs	r3, #1
 8008262:	b29b      	uxth	r3, r3
 8008264:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8008268:	e7e7      	b.n	800823a <HAL_SPI_Receive+0x1b2>
          SPI_CloseTransfer(hspi);
 800826a:	4620      	mov	r0, r4
 800826c:	f7ff fc46 	bl	8007afc <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8008270:	2300      	movs	r3, #0
 8008272:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008276:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800827a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800827e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008282:	2301      	movs	r3, #1
 8008284:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
          return HAL_TIMEOUT;
 8008288:	2603      	movs	r6, #3
 800828a:	e753      	b.n	8008134 <HAL_SPI_Receive+0xac>
  SPI_CloseTransfer(hspi);
 800828c:	4620      	mov	r0, r4
 800828e:	f7ff fc35 	bl	8007afc <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8008292:	2300      	movs	r3, #0
 8008294:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8008298:	2301      	movs	r3, #1
 800829a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800829e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f47f af46 	bne.w	8008134 <HAL_SPI_Receive+0xac>
  return errorcode;
 80082a8:	2600      	movs	r6, #0
 80082aa:	e743      	b.n	8008134 <HAL_SPI_Receive+0xac>
  __HAL_LOCK(hspi);
 80082ac:	2602      	movs	r6, #2
 80082ae:	e741      	b.n	8008134 <HAL_SPI_Receive+0xac>
 80082b0:	ffff0000 	.word	0xffff0000

080082b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082b4:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082b6:	6a03      	ldr	r3, [r0, #32]
 80082b8:	f023 0301 	bic.w	r3, r3, #1
 80082bc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082be:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c0:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082c2:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80082c4:	4b1e      	ldr	r3, [pc, #120]	; (8008340 <TIM_OC1_SetConfig+0x8c>)
 80082c6:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082c8:	680d      	ldr	r5, [r1, #0]
 80082ca:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80082cc:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80082d0:	688b      	ldr	r3, [r1, #8]
 80082d2:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80082d4:	4a1b      	ldr	r2, [pc, #108]	; (8008344 <TIM_OC1_SetConfig+0x90>)
 80082d6:	4c1c      	ldr	r4, [pc, #112]	; (8008348 <TIM_OC1_SetConfig+0x94>)
 80082d8:	42a0      	cmp	r0, r4
 80082da:	bf18      	it	ne
 80082dc:	4290      	cmpne	r0, r2
 80082de:	bf0c      	ite	eq
 80082e0:	2201      	moveq	r2, #1
 80082e2:	2200      	movne	r2, #0
 80082e4:	d00c      	beq.n	8008300 <TIM_OC1_SetConfig+0x4c>
 80082e6:	f504 4480 	add.w	r4, r4, #16384	; 0x4000
 80082ea:	42a0      	cmp	r0, r4
 80082ec:	bf14      	ite	ne
 80082ee:	2400      	movne	r4, #0
 80082f0:	2401      	moveq	r4, #1
 80082f2:	4f16      	ldr	r7, [pc, #88]	; (800834c <TIM_OC1_SetConfig+0x98>)
 80082f4:	42b8      	cmp	r0, r7
 80082f6:	d003      	beq.n	8008300 <TIM_OC1_SetConfig+0x4c>
 80082f8:	b914      	cbnz	r4, 8008300 <TIM_OC1_SetConfig+0x4c>
 80082fa:	4c15      	ldr	r4, [pc, #84]	; (8008350 <TIM_OC1_SetConfig+0x9c>)
 80082fc:	42a0      	cmp	r0, r4
 80082fe:	d105      	bne.n	800830c <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008300:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008304:	68cc      	ldr	r4, [r1, #12]
 8008306:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008308:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800830c:	b95a      	cbnz	r2, 8008326 <TIM_OC1_SetConfig+0x72>
 800830e:	4a11      	ldr	r2, [pc, #68]	; (8008354 <TIM_OC1_SetConfig+0xa0>)
 8008310:	4290      	cmp	r0, r2
 8008312:	bf14      	ite	ne
 8008314:	2200      	movne	r2, #0
 8008316:	2201      	moveq	r2, #1
 8008318:	4c0c      	ldr	r4, [pc, #48]	; (800834c <TIM_OC1_SetConfig+0x98>)
 800831a:	42a0      	cmp	r0, r4
 800831c:	d003      	beq.n	8008326 <TIM_OC1_SetConfig+0x72>
 800831e:	b912      	cbnz	r2, 8008326 <TIM_OC1_SetConfig+0x72>
 8008320:	4a0b      	ldr	r2, [pc, #44]	; (8008350 <TIM_OC1_SetConfig+0x9c>)
 8008322:	4290      	cmp	r0, r2
 8008324:	d105      	bne.n	8008332 <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008326:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800832a:	694a      	ldr	r2, [r1, #20]
 800832c:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800832e:	698e      	ldr	r6, [r1, #24]
 8008330:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008332:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008334:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008336:	684a      	ldr	r2, [r1, #4]
 8008338:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800833a:	6203      	str	r3, [r0, #32]
}
 800833c:	bcf0      	pop	{r4, r5, r6, r7}
 800833e:	4770      	bx	lr
 8008340:	fffeff8c 	.word	0xfffeff8c
 8008344:	40010000 	.word	0x40010000
 8008348:	40010400 	.word	0x40010400
 800834c:	40014000 	.word	0x40014000
 8008350:	40014800 	.word	0x40014800
 8008354:	40014400 	.word	0x40014400

08008358 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008358:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800835a:	6a03      	ldr	r3, [r0, #32]
 800835c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008360:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008362:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008364:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008366:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008368:	4a1a      	ldr	r2, [pc, #104]	; (80083d4 <TIM_OC3_SetConfig+0x7c>)
 800836a:	4022      	ands	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800836c:	680e      	ldr	r6, [r1, #0]
 800836e:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008370:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008374:	688a      	ldr	r2, [r1, #8]
 8008376:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800837a:	4a17      	ldr	r2, [pc, #92]	; (80083d8 <TIM_OC3_SetConfig+0x80>)
 800837c:	4c17      	ldr	r4, [pc, #92]	; (80083dc <TIM_OC3_SetConfig+0x84>)
 800837e:	42a0      	cmp	r0, r4
 8008380:	bf18      	it	ne
 8008382:	4290      	cmpne	r0, r2
 8008384:	bf0c      	ite	eq
 8008386:	2201      	moveq	r2, #1
 8008388:	2200      	movne	r2, #0
 800838a:	d106      	bne.n	800839a <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800838c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008390:	68cc      	ldr	r4, [r1, #12]
 8008392:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800839a:	b95a      	cbnz	r2, 80083b4 <TIM_OC3_SetConfig+0x5c>
 800839c:	4a10      	ldr	r2, [pc, #64]	; (80083e0 <TIM_OC3_SetConfig+0x88>)
 800839e:	4290      	cmp	r0, r2
 80083a0:	bf14      	ite	ne
 80083a2:	2200      	movne	r2, #0
 80083a4:	2201      	moveq	r2, #1
 80083a6:	4c0f      	ldr	r4, [pc, #60]	; (80083e4 <TIM_OC3_SetConfig+0x8c>)
 80083a8:	42a0      	cmp	r0, r4
 80083aa:	d003      	beq.n	80083b4 <TIM_OC3_SetConfig+0x5c>
 80083ac:	b912      	cbnz	r2, 80083b4 <TIM_OC3_SetConfig+0x5c>
 80083ae:	4a0e      	ldr	r2, [pc, #56]	; (80083e8 <TIM_OC3_SetConfig+0x90>)
 80083b0:	4290      	cmp	r0, r2
 80083b2:	d107      	bne.n	80083c4 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083b4:	f425 5240 	bic.w	r2, r5, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80083b8:	694c      	ldr	r4, [r1, #20]
 80083ba:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80083be:	698c      	ldr	r4, [r1, #24]
 80083c0:	ea42 1504 	orr.w	r5, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c4:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083c6:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80083c8:	684a      	ldr	r2, [r1, #4]
 80083ca:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083cc:	6203      	str	r3, [r0, #32]
}
 80083ce:	bc70      	pop	{r4, r5, r6}
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	fffeff8c 	.word	0xfffeff8c
 80083d8:	40010000 	.word	0x40010000
 80083dc:	40010400 	.word	0x40010400
 80083e0:	40014400 	.word	0x40014400
 80083e4:	40014000 	.word	0x40014000
 80083e8:	40014800 	.word	0x40014800

080083ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083ec:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083ee:	6a03      	ldr	r3, [r0, #32]
 80083f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083f4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083f6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083f8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083fa:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083fc:	4a14      	ldr	r2, [pc, #80]	; (8008450 <TIM_OC4_SetConfig+0x64>)
 80083fe:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008400:	680d      	ldr	r5, [r1, #0]
 8008402:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008406:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800840a:	688d      	ldr	r5, [r1, #8]
 800840c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008410:	4e10      	ldr	r6, [pc, #64]	; (8008454 <TIM_OC4_SetConfig+0x68>)
 8008412:	4d11      	ldr	r5, [pc, #68]	; (8008458 <TIM_OC4_SetConfig+0x6c>)
 8008414:	42a8      	cmp	r0, r5
 8008416:	bf18      	it	ne
 8008418:	42b0      	cmpne	r0, r6
 800841a:	d00d      	beq.n	8008438 <TIM_OC4_SetConfig+0x4c>
 800841c:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 8008420:	42a8      	cmp	r0, r5
 8008422:	bf14      	ite	ne
 8008424:	2500      	movne	r5, #0
 8008426:	2501      	moveq	r5, #1
 8008428:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 800842c:	42b0      	cmp	r0, r6
 800842e:	d003      	beq.n	8008438 <TIM_OC4_SetConfig+0x4c>
 8008430:	b915      	cbnz	r5, 8008438 <TIM_OC4_SetConfig+0x4c>
 8008432:	4d0a      	ldr	r5, [pc, #40]	; (800845c <TIM_OC4_SetConfig+0x70>)
 8008434:	42a8      	cmp	r0, r5
 8008436:	d104      	bne.n	8008442 <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008438:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800843c:	694d      	ldr	r5, [r1, #20]
 800843e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008442:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008444:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008446:	684a      	ldr	r2, [r1, #4]
 8008448:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800844a:	6203      	str	r3, [r0, #32]
}
 800844c:	bc70      	pop	{r4, r5, r6}
 800844e:	4770      	bx	lr
 8008450:	feff8cff 	.word	0xfeff8cff
 8008454:	40010000 	.word	0x40010000
 8008458:	40010400 	.word	0x40010400
 800845c:	40014800 	.word	0x40014800

08008460 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008460:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008462:	6a03      	ldr	r3, [r0, #32]
 8008464:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008468:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800846a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800846c:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800846e:	6d45      	ldr	r5, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008470:	4e14      	ldr	r6, [pc, #80]	; (80084c4 <TIM_OC5_SetConfig+0x64>)
 8008472:	402e      	ands	r6, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008474:	680d      	ldr	r5, [r1, #0]
 8008476:	432e      	orrs	r6, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008478:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800847c:	688c      	ldr	r4, [r1, #8]
 800847e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008482:	4d11      	ldr	r5, [pc, #68]	; (80084c8 <TIM_OC5_SetConfig+0x68>)
 8008484:	4c11      	ldr	r4, [pc, #68]	; (80084cc <TIM_OC5_SetConfig+0x6c>)
 8008486:	42a0      	cmp	r0, r4
 8008488:	bf18      	it	ne
 800848a:	42a8      	cmpne	r0, r5
 800848c:	d00d      	beq.n	80084aa <TIM_OC5_SetConfig+0x4a>
 800848e:	f504 4480 	add.w	r4, r4, #16384	; 0x4000
 8008492:	42a0      	cmp	r0, r4
 8008494:	bf14      	ite	ne
 8008496:	2400      	movne	r4, #0
 8008498:	2401      	moveq	r4, #1
 800849a:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 800849e:	42a8      	cmp	r0, r5
 80084a0:	d003      	beq.n	80084aa <TIM_OC5_SetConfig+0x4a>
 80084a2:	b914      	cbnz	r4, 80084aa <TIM_OC5_SetConfig+0x4a>
 80084a4:	4c0a      	ldr	r4, [pc, #40]	; (80084d0 <TIM_OC5_SetConfig+0x70>)
 80084a6:	42a0      	cmp	r0, r4
 80084a8:	d104      	bne.n	80084b4 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80084aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80084ae:	694c      	ldr	r4, [r1, #20]
 80084b0:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80084b6:	6546      	str	r6, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80084b8:	684a      	ldr	r2, [r1, #4]
 80084ba:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084bc:	6203      	str	r3, [r0, #32]
}
 80084be:	bc70      	pop	{r4, r5, r6}
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	fffeff8f 	.word	0xfffeff8f
 80084c8:	40010000 	.word	0x40010000
 80084cc:	40010400 	.word	0x40010400
 80084d0:	40014800 	.word	0x40014800

080084d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80084d4:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80084d6:	6a03      	ldr	r3, [r0, #32]
 80084d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80084dc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084de:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084e0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80084e2:	6d45      	ldr	r5, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80084e4:	4a14      	ldr	r2, [pc, #80]	; (8008538 <TIM_OC6_SetConfig+0x64>)
 80084e6:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084e8:	680d      	ldr	r5, [r1, #0]
 80084ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80084ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80084f2:	688d      	ldr	r5, [r1, #8]
 80084f4:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084f8:	4e10      	ldr	r6, [pc, #64]	; (800853c <TIM_OC6_SetConfig+0x68>)
 80084fa:	4d11      	ldr	r5, [pc, #68]	; (8008540 <TIM_OC6_SetConfig+0x6c>)
 80084fc:	42a8      	cmp	r0, r5
 80084fe:	bf18      	it	ne
 8008500:	42b0      	cmpne	r0, r6
 8008502:	d00d      	beq.n	8008520 <TIM_OC6_SetConfig+0x4c>
 8008504:	f505 4580 	add.w	r5, r5, #16384	; 0x4000
 8008508:	42a8      	cmp	r0, r5
 800850a:	bf14      	ite	ne
 800850c:	2500      	movne	r5, #0
 800850e:	2501      	moveq	r5, #1
 8008510:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
 8008514:	42b0      	cmp	r0, r6
 8008516:	d003      	beq.n	8008520 <TIM_OC6_SetConfig+0x4c>
 8008518:	b915      	cbnz	r5, 8008520 <TIM_OC6_SetConfig+0x4c>
 800851a:	4d0a      	ldr	r5, [pc, #40]	; (8008544 <TIM_OC6_SetConfig+0x70>)
 800851c:	42a8      	cmp	r0, r5
 800851e:	d104      	bne.n	800852a <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008520:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008524:	694d      	ldr	r5, [r1, #20]
 8008526:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800852a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800852c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800852e:	684a      	ldr	r2, [r1, #4]
 8008530:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008532:	6203      	str	r3, [r0, #32]
}
 8008534:	bc70      	pop	{r4, r5, r6}
 8008536:	4770      	bx	lr
 8008538:	feff8fff 	.word	0xfeff8fff
 800853c:	40010000 	.word	0x40010000
 8008540:	40010400 	.word	0x40010400
 8008544:	40014800 	.word	0x40014800

08008548 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8008548:	4770      	bx	lr

0800854a <HAL_TIM_IC_CaptureCallback>:
}
 800854a:	4770      	bx	lr

0800854c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800854c:	4770      	bx	lr

0800854e <HAL_TIM_TriggerCallback>:
}
 800854e:	4770      	bx	lr

08008550 <HAL_TIM_IRQHandler>:
{
 8008550:	b510      	push	{r4, lr}
 8008552:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008554:	6803      	ldr	r3, [r0, #0]
 8008556:	691a      	ldr	r2, [r3, #16]
 8008558:	f012 0f02 	tst.w	r2, #2
 800855c:	d011      	beq.n	8008582 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800855e:	68da      	ldr	r2, [r3, #12]
 8008560:	f012 0f02 	tst.w	r2, #2
 8008564:	d00d      	beq.n	8008582 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008566:	f06f 0202 	mvn.w	r2, #2
 800856a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800856c:	2301      	movs	r3, #1
 800856e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008570:	6803      	ldr	r3, [r0, #0]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	f013 0f03 	tst.w	r3, #3
 8008578:	d079      	beq.n	800866e <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800857a:	f7ff ffe6 	bl	800854a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800857e:	2300      	movs	r3, #0
 8008580:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	691a      	ldr	r2, [r3, #16]
 8008586:	f012 0f04 	tst.w	r2, #4
 800858a:	d012      	beq.n	80085b2 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800858c:	68da      	ldr	r2, [r3, #12]
 800858e:	f012 0f04 	tst.w	r2, #4
 8008592:	d00e      	beq.n	80085b2 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008594:	f06f 0204 	mvn.w	r2, #4
 8008598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800859a:	2302      	movs	r3, #2
 800859c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80085a6:	d068      	beq.n	800867a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80085a8:	4620      	mov	r0, r4
 80085aa:	f7ff ffce 	bl	800854a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ae:	2300      	movs	r3, #0
 80085b0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80085b2:	6823      	ldr	r3, [r4, #0]
 80085b4:	691a      	ldr	r2, [r3, #16]
 80085b6:	f012 0f08 	tst.w	r2, #8
 80085ba:	d012      	beq.n	80085e2 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80085bc:	68da      	ldr	r2, [r3, #12]
 80085be:	f012 0f08 	tst.w	r2, #8
 80085c2:	d00e      	beq.n	80085e2 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085c4:	f06f 0208 	mvn.w	r2, #8
 80085c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085ca:	2304      	movs	r3, #4
 80085cc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085ce:	6823      	ldr	r3, [r4, #0]
 80085d0:	69db      	ldr	r3, [r3, #28]
 80085d2:	f013 0f03 	tst.w	r3, #3
 80085d6:	d057      	beq.n	8008688 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 80085d8:	4620      	mov	r0, r4
 80085da:	f7ff ffb6 	bl	800854a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085de:	2300      	movs	r3, #0
 80085e0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80085e2:	6823      	ldr	r3, [r4, #0]
 80085e4:	691a      	ldr	r2, [r3, #16]
 80085e6:	f012 0f10 	tst.w	r2, #16
 80085ea:	d012      	beq.n	8008612 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80085ec:	68da      	ldr	r2, [r3, #12]
 80085ee:	f012 0f10 	tst.w	r2, #16
 80085f2:	d00e      	beq.n	8008612 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80085f4:	f06f 0210 	mvn.w	r2, #16
 80085f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085fa:	2308      	movs	r3, #8
 80085fc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008606:	d046      	beq.n	8008696 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8008608:	4620      	mov	r0, r4
 800860a:	f7ff ff9e 	bl	800854a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800860e:	2300      	movs	r3, #0
 8008610:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	691a      	ldr	r2, [r3, #16]
 8008616:	f012 0f01 	tst.w	r2, #1
 800861a:	d003      	beq.n	8008624 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800861c:	68da      	ldr	r2, [r3, #12]
 800861e:	f012 0f01 	tst.w	r2, #1
 8008622:	d13f      	bne.n	80086a4 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008624:	6823      	ldr	r3, [r4, #0]
 8008626:	691a      	ldr	r2, [r3, #16]
 8008628:	f012 0f80 	tst.w	r2, #128	; 0x80
 800862c:	d003      	beq.n	8008636 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800862e:	68da      	ldr	r2, [r3, #12]
 8008630:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008634:	d13d      	bne.n	80086b2 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008636:	6823      	ldr	r3, [r4, #0]
 8008638:	691a      	ldr	r2, [r3, #16]
 800863a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800863e:	d003      	beq.n	8008648 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008640:	68da      	ldr	r2, [r3, #12]
 8008642:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008646:	d13b      	bne.n	80086c0 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008648:	6823      	ldr	r3, [r4, #0]
 800864a:	691a      	ldr	r2, [r3, #16]
 800864c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008650:	d003      	beq.n	800865a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008652:	68da      	ldr	r2, [r3, #12]
 8008654:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008658:	d139      	bne.n	80086ce <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	691a      	ldr	r2, [r3, #16]
 800865e:	f012 0f20 	tst.w	r2, #32
 8008662:	d003      	beq.n	800866c <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008664:	68da      	ldr	r2, [r3, #12]
 8008666:	f012 0f20 	tst.w	r2, #32
 800866a:	d137      	bne.n	80086dc <HAL_TIM_IRQHandler+0x18c>
}
 800866c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800866e:	f7ff ff6b 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008672:	4620      	mov	r0, r4
 8008674:	f7ff ff6a 	bl	800854c <HAL_TIM_PWM_PulseFinishedCallback>
 8008678:	e781      	b.n	800857e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800867a:	4620      	mov	r0, r4
 800867c:	f7ff ff64 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008680:	4620      	mov	r0, r4
 8008682:	f7ff ff63 	bl	800854c <HAL_TIM_PWM_PulseFinishedCallback>
 8008686:	e792      	b.n	80085ae <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008688:	4620      	mov	r0, r4
 800868a:	f7ff ff5d 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800868e:	4620      	mov	r0, r4
 8008690:	f7ff ff5c 	bl	800854c <HAL_TIM_PWM_PulseFinishedCallback>
 8008694:	e7a3      	b.n	80085de <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008696:	4620      	mov	r0, r4
 8008698:	f7ff ff56 	bl	8008548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800869c:	4620      	mov	r0, r4
 800869e:	f7ff ff55 	bl	800854c <HAL_TIM_PWM_PulseFinishedCallback>
 80086a2:	e7b4      	b.n	800860e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80086a4:	f06f 0201 	mvn.w	r2, #1
 80086a8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80086aa:	4620      	mov	r0, r4
 80086ac:	f7f9 f8c4 	bl	8001838 <HAL_TIM_PeriodElapsedCallback>
 80086b0:	e7b8      	b.n	8008624 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80086b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80086b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 fad8 	bl	8008c6e <HAL_TIMEx_BreakCallback>
 80086be:	e7ba      	b.n	8008636 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086c0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80086c4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80086c6:	4620      	mov	r0, r4
 80086c8:	f000 fad2 	bl	8008c70 <HAL_TIMEx_Break2Callback>
 80086cc:	e7bc      	b.n	8008648 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80086d4:	4620      	mov	r0, r4
 80086d6:	f7ff ff3a 	bl	800854e <HAL_TIM_TriggerCallback>
 80086da:	e7be      	b.n	800865a <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80086dc:	f06f 0220 	mvn.w	r2, #32
 80086e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80086e2:	4620      	mov	r0, r4
 80086e4:	f000 fac2 	bl	8008c6c <HAL_TIMEx_CommutCallback>
}
 80086e8:	e7c0      	b.n	800866c <HAL_TIM_IRQHandler+0x11c>
	...

080086ec <TIM_Base_SetConfig>:
{
 80086ec:	b530      	push	{r4, r5, lr}
  tmpcr1 = TIMx->CR1;
 80086ee:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086f0:	4a39      	ldr	r2, [pc, #228]	; (80087d8 <TIM_Base_SetConfig+0xec>)
 80086f2:	4290      	cmp	r0, r2
 80086f4:	bf14      	ite	ne
 80086f6:	f04f 0e00 	movne.w	lr, #0
 80086fa:	f04f 0e01 	moveq.w	lr, #1
 80086fe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008702:	bf14      	ite	ne
 8008704:	4672      	movne	r2, lr
 8008706:	f04e 0201 	orreq.w	r2, lr, #1
 800870a:	b9aa      	cbnz	r2, 8008738 <TIM_Base_SetConfig+0x4c>
 800870c:	4c33      	ldr	r4, [pc, #204]	; (80087dc <TIM_Base_SetConfig+0xf0>)
 800870e:	42a0      	cmp	r0, r4
 8008710:	bf14      	ite	ne
 8008712:	2400      	movne	r4, #0
 8008714:	2401      	moveq	r4, #1
 8008716:	4d32      	ldr	r5, [pc, #200]	; (80087e0 <TIM_Base_SetConfig+0xf4>)
 8008718:	42a8      	cmp	r0, r5
 800871a:	d00d      	beq.n	8008738 <TIM_Base_SetConfig+0x4c>
 800871c:	b964      	cbnz	r4, 8008738 <TIM_Base_SetConfig+0x4c>
 800871e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8008722:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 8008726:	42a0      	cmp	r0, r4
 8008728:	bf14      	ite	ne
 800872a:	2400      	movne	r4, #0
 800872c:	2401      	moveq	r4, #1
 800872e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008732:	42a8      	cmp	r0, r5
 8008734:	d000      	beq.n	8008738 <TIM_Base_SetConfig+0x4c>
 8008736:	b11c      	cbz	r4, 8008740 <TIM_Base_SetConfig+0x54>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008738:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800873c:	684c      	ldr	r4, [r1, #4]
 800873e:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008740:	bb12      	cbnz	r2, 8008788 <TIM_Base_SetConfig+0x9c>
 8008742:	4a26      	ldr	r2, [pc, #152]	; (80087dc <TIM_Base_SetConfig+0xf0>)
 8008744:	4290      	cmp	r0, r2
 8008746:	bf14      	ite	ne
 8008748:	2200      	movne	r2, #0
 800874a:	2201      	moveq	r2, #1
 800874c:	4c24      	ldr	r4, [pc, #144]	; (80087e0 <TIM_Base_SetConfig+0xf4>)
 800874e:	42a0      	cmp	r0, r4
 8008750:	d01a      	beq.n	8008788 <TIM_Base_SetConfig+0x9c>
 8008752:	b9ca      	cbnz	r2, 8008788 <TIM_Base_SetConfig+0x9c>
 8008754:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8008758:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800875c:	4290      	cmp	r0, r2
 800875e:	bf14      	ite	ne
 8008760:	2200      	movne	r2, #0
 8008762:	2201      	moveq	r2, #1
 8008764:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008768:	42a0      	cmp	r0, r4
 800876a:	d00d      	beq.n	8008788 <TIM_Base_SetConfig+0x9c>
 800876c:	b962      	cbnz	r2, 8008788 <TIM_Base_SetConfig+0x9c>
 800876e:	4a1d      	ldr	r2, [pc, #116]	; (80087e4 <TIM_Base_SetConfig+0xf8>)
 8008770:	4290      	cmp	r0, r2
 8008772:	bf14      	ite	ne
 8008774:	2200      	movne	r2, #0
 8008776:	2201      	moveq	r2, #1
 8008778:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 800877c:	42a0      	cmp	r0, r4
 800877e:	d003      	beq.n	8008788 <TIM_Base_SetConfig+0x9c>
 8008780:	b912      	cbnz	r2, 8008788 <TIM_Base_SetConfig+0x9c>
 8008782:	4a19      	ldr	r2, [pc, #100]	; (80087e8 <TIM_Base_SetConfig+0xfc>)
 8008784:	4290      	cmp	r0, r2
 8008786:	d104      	bne.n	8008792 <TIM_Base_SetConfig+0xa6>
    tmpcr1 &= ~TIM_CR1_CKD;
 8008788:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800878c:	68cb      	ldr	r3, [r1, #12]
 800878e:	ea43 030c 	orr.w	r3, r3, ip
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008796:	694a      	ldr	r2, [r1, #20]
 8008798:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800879a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800879c:	688a      	ldr	r2, [r1, #8]
 800879e:	62c2      	str	r2, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80087a0:	680a      	ldr	r2, [r1, #0]
 80087a2:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087a4:	4a11      	ldr	r2, [pc, #68]	; (80087ec <TIM_Base_SetConfig+0x100>)
 80087a6:	4290      	cmp	r0, r2
 80087a8:	bf14      	ite	ne
 80087aa:	4673      	movne	r3, lr
 80087ac:	f04e 0301 	orreq.w	r3, lr, #1
 80087b0:	b963      	cbnz	r3, 80087cc <TIM_Base_SetConfig+0xe0>
 80087b2:	4b0c      	ldr	r3, [pc, #48]	; (80087e4 <TIM_Base_SetConfig+0xf8>)
 80087b4:	4298      	cmp	r0, r3
 80087b6:	bf14      	ite	ne
 80087b8:	2300      	movne	r3, #0
 80087ba:	2301      	moveq	r3, #1
 80087bc:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80087c0:	4290      	cmp	r0, r2
 80087c2:	d003      	beq.n	80087cc <TIM_Base_SetConfig+0xe0>
 80087c4:	b913      	cbnz	r3, 80087cc <TIM_Base_SetConfig+0xe0>
 80087c6:	4b08      	ldr	r3, [pc, #32]	; (80087e8 <TIM_Base_SetConfig+0xfc>)
 80087c8:	4298      	cmp	r0, r3
 80087ca:	d101      	bne.n	80087d0 <TIM_Base_SetConfig+0xe4>
    TIMx->RCR = Structure->RepetitionCounter;
 80087cc:	690b      	ldr	r3, [r1, #16]
 80087ce:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80087d0:	2301      	movs	r3, #1
 80087d2:	6143      	str	r3, [r0, #20]
}
 80087d4:	bd30      	pop	{r4, r5, pc}
 80087d6:	bf00      	nop
 80087d8:	40010000 	.word	0x40010000
 80087dc:	40000800 	.word	0x40000800
 80087e0:	40000400 	.word	0x40000400
 80087e4:	40014400 	.word	0x40014400
 80087e8:	40014800 	.word	0x40014800
 80087ec:	40010400 	.word	0x40010400

080087f0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80087f0:	b360      	cbz	r0, 800884c <HAL_TIM_PWM_Init+0x5c>
{
 80087f2:	b510      	push	{r4, lr}
 80087f4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80087f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80087fa:	b313      	cbz	r3, 8008842 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80087fc:	2302      	movs	r3, #2
 80087fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008802:	4621      	mov	r1, r4
 8008804:	f851 0b04 	ldr.w	r0, [r1], #4
 8008808:	f7ff ff70 	bl	80086ec <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800880c:	2301      	movs	r3, #1
 800880e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008812:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008816:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800881a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800881e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008822:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008826:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800882a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800882e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008832:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008836:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800883a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800883e:	2000      	movs	r0, #0
}
 8008840:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008842:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008846:	f7fa fe19 	bl	800347c <HAL_TIM_PWM_MspInit>
 800884a:	e7d7      	b.n	80087fc <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800884c:	2001      	movs	r0, #1
}
 800884e:	4770      	bx	lr

08008850 <TIM_OC2_SetConfig>:
{
 8008850:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008852:	6a03      	ldr	r3, [r0, #32]
 8008854:	f023 0310 	bic.w	r3, r3, #16
 8008858:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800885a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800885c:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800885e:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008860:	4e1a      	ldr	r6, [pc, #104]	; (80088cc <TIM_OC2_SetConfig+0x7c>)
 8008862:	4026      	ands	r6, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008864:	680c      	ldr	r4, [r1, #0]
 8008866:	ea46 2604 	orr.w	r6, r6, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800886a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800886e:	688a      	ldr	r2, [r1, #8]
 8008870:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008874:	4a16      	ldr	r2, [pc, #88]	; (80088d0 <TIM_OC2_SetConfig+0x80>)
 8008876:	4c17      	ldr	r4, [pc, #92]	; (80088d4 <TIM_OC2_SetConfig+0x84>)
 8008878:	42a0      	cmp	r0, r4
 800887a:	bf18      	it	ne
 800887c:	4290      	cmpne	r0, r2
 800887e:	bf0c      	ite	eq
 8008880:	2201      	moveq	r2, #1
 8008882:	2200      	movne	r2, #0
 8008884:	d106      	bne.n	8008894 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008886:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800888a:	68cc      	ldr	r4, [r1, #12]
 800888c:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008890:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008894:	b95a      	cbnz	r2, 80088ae <TIM_OC2_SetConfig+0x5e>
 8008896:	4a10      	ldr	r2, [pc, #64]	; (80088d8 <TIM_OC2_SetConfig+0x88>)
 8008898:	4290      	cmp	r0, r2
 800889a:	bf14      	ite	ne
 800889c:	2200      	movne	r2, #0
 800889e:	2201      	moveq	r2, #1
 80088a0:	4c0e      	ldr	r4, [pc, #56]	; (80088dc <TIM_OC2_SetConfig+0x8c>)
 80088a2:	42a0      	cmp	r0, r4
 80088a4:	d003      	beq.n	80088ae <TIM_OC2_SetConfig+0x5e>
 80088a6:	b912      	cbnz	r2, 80088ae <TIM_OC2_SetConfig+0x5e>
 80088a8:	4a0d      	ldr	r2, [pc, #52]	; (80088e0 <TIM_OC2_SetConfig+0x90>)
 80088aa:	4290      	cmp	r0, r2
 80088ac:	d107      	bne.n	80088be <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088ae:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80088b2:	694a      	ldr	r2, [r1, #20]
 80088b4:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088b8:	698a      	ldr	r2, [r1, #24]
 80088ba:	ea4c 0582 	orr.w	r5, ip, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 80088be:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80088c0:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80088c2:	684a      	ldr	r2, [r1, #4]
 80088c4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80088c6:	6203      	str	r3, [r0, #32]
}
 80088c8:	bc70      	pop	{r4, r5, r6}
 80088ca:	4770      	bx	lr
 80088cc:	feff8cff 	.word	0xfeff8cff
 80088d0:	40010000 	.word	0x40010000
 80088d4:	40010400 	.word	0x40010400
 80088d8:	40014400 	.word	0x40014400
 80088dc:	40014000 	.word	0x40014000
 80088e0:	40014800 	.word	0x40014800

080088e4 <HAL_TIM_PWM_ConfigChannel>:
{
 80088e4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80088e6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80088ea:	2b01      	cmp	r3, #1
 80088ec:	f000 8095 	beq.w	8008a1a <HAL_TIM_PWM_ConfigChannel+0x136>
 80088f0:	4604      	mov	r4, r0
 80088f2:	460d      	mov	r5, r1
 80088f4:	2301      	movs	r3, #1
 80088f6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80088fa:	2a14      	cmp	r2, #20
 80088fc:	f200 8088 	bhi.w	8008a10 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8008900:	e8df f002 	tbb	[pc, r2]
 8008904:	8686860b 	.word	0x8686860b
 8008908:	8686861f 	.word	0x8686861f
 800890c:	86868634 	.word	0x86868634
 8008910:	86868648 	.word	0x86868648
 8008914:	8686865d 	.word	0x8686865d
 8008918:	71          	.byte	0x71
 8008919:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800891a:	6800      	ldr	r0, [r0, #0]
 800891c:	f7ff fcca 	bl	80082b4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008920:	6822      	ldr	r2, [r4, #0]
 8008922:	6993      	ldr	r3, [r2, #24]
 8008924:	f043 0308 	orr.w	r3, r3, #8
 8008928:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800892a:	6822      	ldr	r2, [r4, #0]
 800892c:	6993      	ldr	r3, [r2, #24]
 800892e:	f023 0304 	bic.w	r3, r3, #4
 8008932:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008934:	6822      	ldr	r2, [r4, #0]
 8008936:	6993      	ldr	r3, [r2, #24]
 8008938:	6929      	ldr	r1, [r5, #16]
 800893a:	430b      	orrs	r3, r1
 800893c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800893e:	2000      	movs	r0, #0
      break;
 8008940:	e067      	b.n	8008a12 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008942:	6800      	ldr	r0, [r0, #0]
 8008944:	f7ff ff84 	bl	8008850 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008948:	6822      	ldr	r2, [r4, #0]
 800894a:	6993      	ldr	r3, [r2, #24]
 800894c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008950:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008952:	6822      	ldr	r2, [r4, #0]
 8008954:	6993      	ldr	r3, [r2, #24]
 8008956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800895a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800895c:	6822      	ldr	r2, [r4, #0]
 800895e:	6993      	ldr	r3, [r2, #24]
 8008960:	6929      	ldr	r1, [r5, #16]
 8008962:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008966:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8008968:	2000      	movs	r0, #0
      break;
 800896a:	e052      	b.n	8008a12 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800896c:	6800      	ldr	r0, [r0, #0]
 800896e:	f7ff fcf3 	bl	8008358 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008972:	6822      	ldr	r2, [r4, #0]
 8008974:	69d3      	ldr	r3, [r2, #28]
 8008976:	f043 0308 	orr.w	r3, r3, #8
 800897a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800897c:	6822      	ldr	r2, [r4, #0]
 800897e:	69d3      	ldr	r3, [r2, #28]
 8008980:	f023 0304 	bic.w	r3, r3, #4
 8008984:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008986:	6822      	ldr	r2, [r4, #0]
 8008988:	69d3      	ldr	r3, [r2, #28]
 800898a:	6929      	ldr	r1, [r5, #16]
 800898c:	430b      	orrs	r3, r1
 800898e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008990:	2000      	movs	r0, #0
      break;
 8008992:	e03e      	b.n	8008a12 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008994:	6800      	ldr	r0, [r0, #0]
 8008996:	f7ff fd29 	bl	80083ec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800899a:	6822      	ldr	r2, [r4, #0]
 800899c:	69d3      	ldr	r3, [r2, #28]
 800899e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089a2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089a4:	6822      	ldr	r2, [r4, #0]
 80089a6:	69d3      	ldr	r3, [r2, #28]
 80089a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089ac:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089ae:	6822      	ldr	r2, [r4, #0]
 80089b0:	69d3      	ldr	r3, [r2, #28]
 80089b2:	6929      	ldr	r1, [r5, #16]
 80089b4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80089b8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80089ba:	2000      	movs	r0, #0
      break;
 80089bc:	e029      	b.n	8008a12 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80089be:	6800      	ldr	r0, [r0, #0]
 80089c0:	f7ff fd4e 	bl	8008460 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80089c4:	6822      	ldr	r2, [r4, #0]
 80089c6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80089c8:	f043 0308 	orr.w	r3, r3, #8
 80089cc:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80089ce:	6822      	ldr	r2, [r4, #0]
 80089d0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80089d2:	f023 0304 	bic.w	r3, r3, #4
 80089d6:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80089d8:	6822      	ldr	r2, [r4, #0]
 80089da:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80089dc:	6929      	ldr	r1, [r5, #16]
 80089de:	430b      	orrs	r3, r1
 80089e0:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80089e2:	2000      	movs	r0, #0
      break;
 80089e4:	e015      	b.n	8008a12 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80089e6:	6800      	ldr	r0, [r0, #0]
 80089e8:	f7ff fd74 	bl	80084d4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80089ec:	6822      	ldr	r2, [r4, #0]
 80089ee:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80089f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089f4:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80089f6:	6822      	ldr	r2, [r4, #0]
 80089f8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80089fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089fe:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008a00:	6822      	ldr	r2, [r4, #0]
 8008a02:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008a04:	6929      	ldr	r1, [r5, #16]
 8008a06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008a0a:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8008a0c:	2000      	movs	r0, #0
      break;
 8008a0e:	e000      	b.n	8008a12 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8008a10:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8008a12:	2300      	movs	r3, #0
 8008a14:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008a18:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8008a1a:	2002      	movs	r0, #2
 8008a1c:	e7fc      	b.n	8008a18 <HAL_TIM_PWM_ConfigChannel+0x134>

08008a1e <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a1e:	f001 011f 	and.w	r1, r1, #31
 8008a22:	f04f 0c04 	mov.w	ip, #4
 8008a26:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008a2a:	6a03      	ldr	r3, [r0, #32]
 8008a2c:	ea23 030c 	bic.w	r3, r3, ip
 8008a30:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a32:	6a03      	ldr	r3, [r0, #32]
 8008a34:	408a      	lsls	r2, r1
 8008a36:	4313      	orrs	r3, r2
 8008a38:	6203      	str	r3, [r0, #32]
}
 8008a3a:	4770      	bx	lr

08008a3c <HAL_TIMEx_PWMN_Start>:
{
 8008a3c:	b510      	push	{r4, lr}
 8008a3e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a40:	4608      	mov	r0, r1
 8008a42:	2900      	cmp	r1, #0
 8008a44:	d13b      	bne.n	8008abe <HAL_TIMEx_PWMN_Start+0x82>
 8008a46:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	bf18      	it	ne
 8008a50:	2301      	movne	r3, #1
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d16a      	bne.n	8008b2c <HAL_TIMEx_PWMN_Start+0xf0>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a56:	2800      	cmp	r0, #0
 8008a58:	d14a      	bne.n	8008af0 <HAL_TIMEx_PWMN_Start+0xb4>
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008a60:	2204      	movs	r2, #4
 8008a62:	4601      	mov	r1, r0
 8008a64:	6820      	ldr	r0, [r4, #0]
 8008a66:	f7ff ffda 	bl	8008a1e <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8008a6a:	6822      	ldr	r2, [r4, #0]
 8008a6c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8008a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a72:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a74:	6823      	ldr	r3, [r4, #0]
 8008a76:	4a2f      	ldr	r2, [pc, #188]	; (8008b34 <HAL_TIMEx_PWMN_Start+0xf8>)
 8008a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a7c:	bf18      	it	ne
 8008a7e:	4293      	cmpne	r3, r2
 8008a80:	d046      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
 8008a82:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d042      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
 8008a8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d03e      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
 8008a92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d03a      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
 8008a9a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d036      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
 8008aa2:	f5a2 426c 	sub.w	r2, r2, #60416	; 0xec00
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d032      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
 8008aaa:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d02e      	beq.n	8008b10 <HAL_TIMEx_PWMN_Start+0xd4>
    __HAL_TIM_ENABLE(htim);
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	f042 0201 	orr.w	r2, r2, #1
 8008ab8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008aba:	2000      	movs	r0, #0
 8008abc:	e037      	b.n	8008b2e <HAL_TIMEx_PWMN_Start+0xf2>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008abe:	2904      	cmp	r1, #4
 8008ac0:	d008      	beq.n	8008ad4 <HAL_TIMEx_PWMN_Start+0x98>
 8008ac2:	2908      	cmp	r1, #8
 8008ac4:	d00d      	beq.n	8008ae2 <HAL_TIMEx_PWMN_Start+0xa6>
 8008ac6:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	3b01      	subs	r3, #1
 8008ace:	bf18      	it	ne
 8008ad0:	2301      	movne	r3, #1
 8008ad2:	e7be      	b.n	8008a52 <HAL_TIMEx_PWMN_Start+0x16>
 8008ad4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	3b01      	subs	r3, #1
 8008adc:	bf18      	it	ne
 8008ade:	2301      	movne	r3, #1
 8008ae0:	e7b7      	b.n	8008a52 <HAL_TIMEx_PWMN_Start+0x16>
 8008ae2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	bf18      	it	ne
 8008aec:	2301      	movne	r3, #1
 8008aee:	e7b0      	b.n	8008a52 <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008af0:	2804      	cmp	r0, #4
 8008af2:	d005      	beq.n	8008b00 <HAL_TIMEx_PWMN_Start+0xc4>
 8008af4:	2808      	cmp	r0, #8
 8008af6:	d007      	beq.n	8008b08 <HAL_TIMEx_PWMN_Start+0xcc>
 8008af8:	2302      	movs	r3, #2
 8008afa:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 8008afe:	e7af      	b.n	8008a60 <HAL_TIMEx_PWMN_Start+0x24>
 8008b00:	2302      	movs	r3, #2
 8008b02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b06:	e7ab      	b.n	8008a60 <HAL_TIMEx_PWMN_Start+0x24>
 8008b08:	2302      	movs	r3, #2
 8008b0a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008b0e:	e7a7      	b.n	8008a60 <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b10:	6899      	ldr	r1, [r3, #8]
 8008b12:	4a09      	ldr	r2, [pc, #36]	; (8008b38 <HAL_TIMEx_PWMN_Start+0xfc>)
 8008b14:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b16:	2a06      	cmp	r2, #6
 8008b18:	bf18      	it	ne
 8008b1a:	f5b2 3f80 	cmpne.w	r2, #65536	; 0x10000
 8008b1e:	d007      	beq.n	8008b30 <HAL_TIMEx_PWMN_Start+0xf4>
      __HAL_TIM_ENABLE(htim);
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	f042 0201 	orr.w	r2, r2, #1
 8008b26:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008b28:	2000      	movs	r0, #0
 8008b2a:	e000      	b.n	8008b2e <HAL_TIMEx_PWMN_Start+0xf2>
    return HAL_ERROR;
 8008b2c:	2001      	movs	r0, #1
}
 8008b2e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8008b30:	2000      	movs	r0, #0
 8008b32:	e7fc      	b.n	8008b2e <HAL_TIMEx_PWMN_Start+0xf2>
 8008b34:	40010000 	.word	0x40010000
 8008b38:	00010007 	.word	0x00010007

08008b3c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8008b3c:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8008b40:	2a01      	cmp	r2, #1
 8008b42:	d045      	beq.n	8008bd0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8008b44:	b470      	push	{r4, r5, r6}
 8008b46:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8008b48:	2201      	movs	r2, #1
 8008b4a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008b4e:	2202      	movs	r2, #2
 8008b50:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8008b54:	6802      	ldr	r2, [r0, #0]
 8008b56:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8008b58:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008b5a:	4e1e      	ldr	r6, [pc, #120]	; (8008bd4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8008b5c:	4d1e      	ldr	r5, [pc, #120]	; (8008bd8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8008b5e:	42aa      	cmp	r2, r5
 8008b60:	bf18      	it	ne
 8008b62:	42b2      	cmpne	r2, r6
 8008b64:	d103      	bne.n	8008b6e <HAL_TIMEx_MasterConfigSynchronization+0x32>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008b66:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008b6a:	684d      	ldr	r5, [r1, #4]
 8008b6c:	4328      	orrs	r0, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b6e:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b72:	680d      	ldr	r5, [r1, #0]
 8008b74:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8008b76:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	4816      	ldr	r0, [pc, #88]	; (8008bd4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8008b7c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008b80:	bf18      	it	ne
 8008b82:	4282      	cmpne	r2, r0
 8008b84:	d017      	beq.n	8008bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008b86:	f5a0 407c 	sub.w	r0, r0, #64512	; 0xfc00
 8008b8a:	4282      	cmp	r2, r0
 8008b8c:	d013      	beq.n	8008bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008b8e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008b92:	4282      	cmp	r2, r0
 8008b94:	d00f      	beq.n	8008bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008b96:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8008b9a:	4282      	cmp	r2, r0
 8008b9c:	d00b      	beq.n	8008bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008b9e:	f500 4078 	add.w	r0, r0, #63488	; 0xf800
 8008ba2:	4282      	cmp	r2, r0
 8008ba4:	d007      	beq.n	8008bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008ba6:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 8008baa:	4282      	cmp	r2, r0
 8008bac:	d003      	beq.n	8008bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008bae:	f500 3094 	add.w	r0, r0, #75776	; 0x12800
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	d104      	bne.n	8008bc0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008bb6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008bba:	6889      	ldr	r1, [r1, #8]
 8008bbc:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 8008bbe:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
}
 8008bcc:	bc70      	pop	{r4, r5, r6}
 8008bce:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008bd0:	2002      	movs	r0, #2
}
 8008bd2:	4770      	bx	lr
 8008bd4:	40010000 	.word	0x40010000
 8008bd8:	40010400 	.word	0x40010400

08008bdc <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8008bdc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d03c      	beq.n	8008c5e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 8008be4:	b430      	push	{r4, r5}
 8008be6:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8008be8:	2301      	movs	r3, #1
 8008bea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008bee:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008bf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bf4:	6888      	ldr	r0, [r1, #8]
 8008bf6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008bf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bfc:	6848      	ldr	r0, [r1, #4]
 8008bfe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008c00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c04:	6808      	ldr	r0, [r1, #0]
 8008c06:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008c08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c0c:	6908      	ldr	r0, [r1, #16]
 8008c0e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008c10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c14:	6948      	ldr	r0, [r1, #20]
 8008c16:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c1c:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8008c1e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008c20:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8008c24:	6988      	ldr	r0, [r1, #24]
 8008c26:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008c2a:	6810      	ldr	r0, [r2, #0]
 8008c2c:	4d0d      	ldr	r5, [pc, #52]	; (8008c64 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8008c2e:	4c0e      	ldr	r4, [pc, #56]	; (8008c68 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8008c30:	42a0      	cmp	r0, r4
 8008c32:	bf18      	it	ne
 8008c34:	42a8      	cmpne	r0, r5
 8008c36:	d10c      	bne.n	8008c52 <HAL_TIMEx_ConfigBreakDeadTime+0x76>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008c38:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008c3c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8008c3e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008c46:	69cc      	ldr	r4, [r1, #28]
 8008c48:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008c4a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008c4e:	6a09      	ldr	r1, [r1, #32]
 8008c50:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8008c52:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8008c54:	2000      	movs	r0, #0
 8008c56:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
}
 8008c5a:	bc30      	pop	{r4, r5}
 8008c5c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008c5e:	2002      	movs	r0, #2
}
 8008c60:	4770      	bx	lr
 8008c62:	bf00      	nop
 8008c64:	40010000 	.word	0x40010000
 8008c68:	40010400 	.word	0x40010400

08008c6c <HAL_TIMEx_CommutCallback>:
}
 8008c6c:	4770      	bx	lr

08008c6e <HAL_TIMEx_BreakCallback>:
}
 8008c6e:	4770      	bx	lr

08008c70 <HAL_TIMEx_Break2Callback>:
}
 8008c70:	4770      	bx	lr
	...

08008c74 <siprintf>:
 8008c74:	b40e      	push	{r1, r2, r3}
 8008c76:	b500      	push	{lr}
 8008c78:	b09c      	sub	sp, #112	; 0x70
 8008c7a:	ab1d      	add	r3, sp, #116	; 0x74
 8008c7c:	9002      	str	r0, [sp, #8]
 8008c7e:	9006      	str	r0, [sp, #24]
 8008c80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c84:	4809      	ldr	r0, [pc, #36]	; (8008cac <siprintf+0x38>)
 8008c86:	9107      	str	r1, [sp, #28]
 8008c88:	9104      	str	r1, [sp, #16]
 8008c8a:	4909      	ldr	r1, [pc, #36]	; (8008cb0 <siprintf+0x3c>)
 8008c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c90:	9105      	str	r1, [sp, #20]
 8008c92:	6800      	ldr	r0, [r0, #0]
 8008c94:	9301      	str	r3, [sp, #4]
 8008c96:	a902      	add	r1, sp, #8
 8008c98:	f000 f992 	bl	8008fc0 <_svfiprintf_r>
 8008c9c:	9b02      	ldr	r3, [sp, #8]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	701a      	strb	r2, [r3, #0]
 8008ca2:	b01c      	add	sp, #112	; 0x70
 8008ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ca8:	b003      	add	sp, #12
 8008caa:	4770      	bx	lr
 8008cac:	240000d0 	.word	0x240000d0
 8008cb0:	ffff0208 	.word	0xffff0208

08008cb4 <memset>:
 8008cb4:	4402      	add	r2, r0
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d100      	bne.n	8008cbe <memset+0xa>
 8008cbc:	4770      	bx	lr
 8008cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8008cc2:	e7f9      	b.n	8008cb8 <memset+0x4>

08008cc4 <__errno>:
 8008cc4:	4b01      	ldr	r3, [pc, #4]	; (8008ccc <__errno+0x8>)
 8008cc6:	6818      	ldr	r0, [r3, #0]
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	240000d0 	.word	0x240000d0

08008cd0 <__libc_init_array>:
 8008cd0:	b570      	push	{r4, r5, r6, lr}
 8008cd2:	4d0d      	ldr	r5, [pc, #52]	; (8008d08 <__libc_init_array+0x38>)
 8008cd4:	4c0d      	ldr	r4, [pc, #52]	; (8008d0c <__libc_init_array+0x3c>)
 8008cd6:	1b64      	subs	r4, r4, r5
 8008cd8:	10a4      	asrs	r4, r4, #2
 8008cda:	2600      	movs	r6, #0
 8008cdc:	42a6      	cmp	r6, r4
 8008cde:	d109      	bne.n	8008cf4 <__libc_init_array+0x24>
 8008ce0:	4d0b      	ldr	r5, [pc, #44]	; (8008d10 <__libc_init_array+0x40>)
 8008ce2:	4c0c      	ldr	r4, [pc, #48]	; (8008d14 <__libc_init_array+0x44>)
 8008ce4:	f000 fc6a 	bl	80095bc <_init>
 8008ce8:	1b64      	subs	r4, r4, r5
 8008cea:	10a4      	asrs	r4, r4, #2
 8008cec:	2600      	movs	r6, #0
 8008cee:	42a6      	cmp	r6, r4
 8008cf0:	d105      	bne.n	8008cfe <__libc_init_array+0x2e>
 8008cf2:	bd70      	pop	{r4, r5, r6, pc}
 8008cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cf8:	4798      	blx	r3
 8008cfa:	3601      	adds	r6, #1
 8008cfc:	e7ee      	b.n	8008cdc <__libc_init_array+0xc>
 8008cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d02:	4798      	blx	r3
 8008d04:	3601      	adds	r6, #1
 8008d06:	e7f2      	b.n	8008cee <__libc_init_array+0x1e>
 8008d08:	08010dac 	.word	0x08010dac
 8008d0c:	08010dac 	.word	0x08010dac
 8008d10:	08010dac 	.word	0x08010dac
 8008d14:	08010db0 	.word	0x08010db0

08008d18 <__retarget_lock_acquire_recursive>:
 8008d18:	4770      	bx	lr

08008d1a <__retarget_lock_release_recursive>:
 8008d1a:	4770      	bx	lr

08008d1c <_free_r>:
 8008d1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d1e:	2900      	cmp	r1, #0
 8008d20:	d044      	beq.n	8008dac <_free_r+0x90>
 8008d22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d26:	9001      	str	r0, [sp, #4]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f1a1 0404 	sub.w	r4, r1, #4
 8008d2e:	bfb8      	it	lt
 8008d30:	18e4      	addlt	r4, r4, r3
 8008d32:	f000 f8df 	bl	8008ef4 <__malloc_lock>
 8008d36:	4a1e      	ldr	r2, [pc, #120]	; (8008db0 <_free_r+0x94>)
 8008d38:	9801      	ldr	r0, [sp, #4]
 8008d3a:	6813      	ldr	r3, [r2, #0]
 8008d3c:	b933      	cbnz	r3, 8008d4c <_free_r+0x30>
 8008d3e:	6063      	str	r3, [r4, #4]
 8008d40:	6014      	str	r4, [r2, #0]
 8008d42:	b003      	add	sp, #12
 8008d44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d48:	f000 b8da 	b.w	8008f00 <__malloc_unlock>
 8008d4c:	42a3      	cmp	r3, r4
 8008d4e:	d908      	bls.n	8008d62 <_free_r+0x46>
 8008d50:	6825      	ldr	r5, [r4, #0]
 8008d52:	1961      	adds	r1, r4, r5
 8008d54:	428b      	cmp	r3, r1
 8008d56:	bf01      	itttt	eq
 8008d58:	6819      	ldreq	r1, [r3, #0]
 8008d5a:	685b      	ldreq	r3, [r3, #4]
 8008d5c:	1949      	addeq	r1, r1, r5
 8008d5e:	6021      	streq	r1, [r4, #0]
 8008d60:	e7ed      	b.n	8008d3e <_free_r+0x22>
 8008d62:	461a      	mov	r2, r3
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	b10b      	cbz	r3, 8008d6c <_free_r+0x50>
 8008d68:	42a3      	cmp	r3, r4
 8008d6a:	d9fa      	bls.n	8008d62 <_free_r+0x46>
 8008d6c:	6811      	ldr	r1, [r2, #0]
 8008d6e:	1855      	adds	r5, r2, r1
 8008d70:	42a5      	cmp	r5, r4
 8008d72:	d10b      	bne.n	8008d8c <_free_r+0x70>
 8008d74:	6824      	ldr	r4, [r4, #0]
 8008d76:	4421      	add	r1, r4
 8008d78:	1854      	adds	r4, r2, r1
 8008d7a:	42a3      	cmp	r3, r4
 8008d7c:	6011      	str	r1, [r2, #0]
 8008d7e:	d1e0      	bne.n	8008d42 <_free_r+0x26>
 8008d80:	681c      	ldr	r4, [r3, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	6053      	str	r3, [r2, #4]
 8008d86:	440c      	add	r4, r1
 8008d88:	6014      	str	r4, [r2, #0]
 8008d8a:	e7da      	b.n	8008d42 <_free_r+0x26>
 8008d8c:	d902      	bls.n	8008d94 <_free_r+0x78>
 8008d8e:	230c      	movs	r3, #12
 8008d90:	6003      	str	r3, [r0, #0]
 8008d92:	e7d6      	b.n	8008d42 <_free_r+0x26>
 8008d94:	6825      	ldr	r5, [r4, #0]
 8008d96:	1961      	adds	r1, r4, r5
 8008d98:	428b      	cmp	r3, r1
 8008d9a:	bf04      	itt	eq
 8008d9c:	6819      	ldreq	r1, [r3, #0]
 8008d9e:	685b      	ldreq	r3, [r3, #4]
 8008da0:	6063      	str	r3, [r4, #4]
 8008da2:	bf04      	itt	eq
 8008da4:	1949      	addeq	r1, r1, r5
 8008da6:	6021      	streq	r1, [r4, #0]
 8008da8:	6054      	str	r4, [r2, #4]
 8008daa:	e7ca      	b.n	8008d42 <_free_r+0x26>
 8008dac:	b003      	add	sp, #12
 8008dae:	bd30      	pop	{r4, r5, pc}
 8008db0:	24009ff8 	.word	0x24009ff8

08008db4 <sbrk_aligned>:
 8008db4:	b570      	push	{r4, r5, r6, lr}
 8008db6:	4e0e      	ldr	r6, [pc, #56]	; (8008df0 <sbrk_aligned+0x3c>)
 8008db8:	460c      	mov	r4, r1
 8008dba:	6831      	ldr	r1, [r6, #0]
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	b911      	cbnz	r1, 8008dc6 <sbrk_aligned+0x12>
 8008dc0:	f000 fba6 	bl	8009510 <_sbrk_r>
 8008dc4:	6030      	str	r0, [r6, #0]
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4628      	mov	r0, r5
 8008dca:	f000 fba1 	bl	8009510 <_sbrk_r>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	d00a      	beq.n	8008de8 <sbrk_aligned+0x34>
 8008dd2:	1cc4      	adds	r4, r0, #3
 8008dd4:	f024 0403 	bic.w	r4, r4, #3
 8008dd8:	42a0      	cmp	r0, r4
 8008dda:	d007      	beq.n	8008dec <sbrk_aligned+0x38>
 8008ddc:	1a21      	subs	r1, r4, r0
 8008dde:	4628      	mov	r0, r5
 8008de0:	f000 fb96 	bl	8009510 <_sbrk_r>
 8008de4:	3001      	adds	r0, #1
 8008de6:	d101      	bne.n	8008dec <sbrk_aligned+0x38>
 8008de8:	f04f 34ff 	mov.w	r4, #4294967295
 8008dec:	4620      	mov	r0, r4
 8008dee:	bd70      	pop	{r4, r5, r6, pc}
 8008df0:	24009ffc 	.word	0x24009ffc

08008df4 <_malloc_r>:
 8008df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df8:	1ccd      	adds	r5, r1, #3
 8008dfa:	f025 0503 	bic.w	r5, r5, #3
 8008dfe:	3508      	adds	r5, #8
 8008e00:	2d0c      	cmp	r5, #12
 8008e02:	bf38      	it	cc
 8008e04:	250c      	movcc	r5, #12
 8008e06:	2d00      	cmp	r5, #0
 8008e08:	4607      	mov	r7, r0
 8008e0a:	db01      	blt.n	8008e10 <_malloc_r+0x1c>
 8008e0c:	42a9      	cmp	r1, r5
 8008e0e:	d905      	bls.n	8008e1c <_malloc_r+0x28>
 8008e10:	230c      	movs	r3, #12
 8008e12:	603b      	str	r3, [r7, #0]
 8008e14:	2600      	movs	r6, #0
 8008e16:	4630      	mov	r0, r6
 8008e18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008ef0 <_malloc_r+0xfc>
 8008e20:	f000 f868 	bl	8008ef4 <__malloc_lock>
 8008e24:	f8d8 3000 	ldr.w	r3, [r8]
 8008e28:	461c      	mov	r4, r3
 8008e2a:	bb5c      	cbnz	r4, 8008e84 <_malloc_r+0x90>
 8008e2c:	4629      	mov	r1, r5
 8008e2e:	4638      	mov	r0, r7
 8008e30:	f7ff ffc0 	bl	8008db4 <sbrk_aligned>
 8008e34:	1c43      	adds	r3, r0, #1
 8008e36:	4604      	mov	r4, r0
 8008e38:	d155      	bne.n	8008ee6 <_malloc_r+0xf2>
 8008e3a:	f8d8 4000 	ldr.w	r4, [r8]
 8008e3e:	4626      	mov	r6, r4
 8008e40:	2e00      	cmp	r6, #0
 8008e42:	d145      	bne.n	8008ed0 <_malloc_r+0xdc>
 8008e44:	2c00      	cmp	r4, #0
 8008e46:	d048      	beq.n	8008eda <_malloc_r+0xe6>
 8008e48:	6823      	ldr	r3, [r4, #0]
 8008e4a:	4631      	mov	r1, r6
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	eb04 0903 	add.w	r9, r4, r3
 8008e52:	f000 fb5d 	bl	8009510 <_sbrk_r>
 8008e56:	4581      	cmp	r9, r0
 8008e58:	d13f      	bne.n	8008eda <_malloc_r+0xe6>
 8008e5a:	6821      	ldr	r1, [r4, #0]
 8008e5c:	1a6d      	subs	r5, r5, r1
 8008e5e:	4629      	mov	r1, r5
 8008e60:	4638      	mov	r0, r7
 8008e62:	f7ff ffa7 	bl	8008db4 <sbrk_aligned>
 8008e66:	3001      	adds	r0, #1
 8008e68:	d037      	beq.n	8008eda <_malloc_r+0xe6>
 8008e6a:	6823      	ldr	r3, [r4, #0]
 8008e6c:	442b      	add	r3, r5
 8008e6e:	6023      	str	r3, [r4, #0]
 8008e70:	f8d8 3000 	ldr.w	r3, [r8]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d038      	beq.n	8008eea <_malloc_r+0xf6>
 8008e78:	685a      	ldr	r2, [r3, #4]
 8008e7a:	42a2      	cmp	r2, r4
 8008e7c:	d12b      	bne.n	8008ed6 <_malloc_r+0xe2>
 8008e7e:	2200      	movs	r2, #0
 8008e80:	605a      	str	r2, [r3, #4]
 8008e82:	e00f      	b.n	8008ea4 <_malloc_r+0xb0>
 8008e84:	6822      	ldr	r2, [r4, #0]
 8008e86:	1b52      	subs	r2, r2, r5
 8008e88:	d41f      	bmi.n	8008eca <_malloc_r+0xd6>
 8008e8a:	2a0b      	cmp	r2, #11
 8008e8c:	d917      	bls.n	8008ebe <_malloc_r+0xca>
 8008e8e:	1961      	adds	r1, r4, r5
 8008e90:	42a3      	cmp	r3, r4
 8008e92:	6025      	str	r5, [r4, #0]
 8008e94:	bf18      	it	ne
 8008e96:	6059      	strne	r1, [r3, #4]
 8008e98:	6863      	ldr	r3, [r4, #4]
 8008e9a:	bf08      	it	eq
 8008e9c:	f8c8 1000 	streq.w	r1, [r8]
 8008ea0:	5162      	str	r2, [r4, r5]
 8008ea2:	604b      	str	r3, [r1, #4]
 8008ea4:	4638      	mov	r0, r7
 8008ea6:	f104 060b 	add.w	r6, r4, #11
 8008eaa:	f000 f829 	bl	8008f00 <__malloc_unlock>
 8008eae:	f026 0607 	bic.w	r6, r6, #7
 8008eb2:	1d23      	adds	r3, r4, #4
 8008eb4:	1af2      	subs	r2, r6, r3
 8008eb6:	d0ae      	beq.n	8008e16 <_malloc_r+0x22>
 8008eb8:	1b9b      	subs	r3, r3, r6
 8008eba:	50a3      	str	r3, [r4, r2]
 8008ebc:	e7ab      	b.n	8008e16 <_malloc_r+0x22>
 8008ebe:	42a3      	cmp	r3, r4
 8008ec0:	6862      	ldr	r2, [r4, #4]
 8008ec2:	d1dd      	bne.n	8008e80 <_malloc_r+0x8c>
 8008ec4:	f8c8 2000 	str.w	r2, [r8]
 8008ec8:	e7ec      	b.n	8008ea4 <_malloc_r+0xb0>
 8008eca:	4623      	mov	r3, r4
 8008ecc:	6864      	ldr	r4, [r4, #4]
 8008ece:	e7ac      	b.n	8008e2a <_malloc_r+0x36>
 8008ed0:	4634      	mov	r4, r6
 8008ed2:	6876      	ldr	r6, [r6, #4]
 8008ed4:	e7b4      	b.n	8008e40 <_malloc_r+0x4c>
 8008ed6:	4613      	mov	r3, r2
 8008ed8:	e7cc      	b.n	8008e74 <_malloc_r+0x80>
 8008eda:	230c      	movs	r3, #12
 8008edc:	603b      	str	r3, [r7, #0]
 8008ede:	4638      	mov	r0, r7
 8008ee0:	f000 f80e 	bl	8008f00 <__malloc_unlock>
 8008ee4:	e797      	b.n	8008e16 <_malloc_r+0x22>
 8008ee6:	6025      	str	r5, [r4, #0]
 8008ee8:	e7dc      	b.n	8008ea4 <_malloc_r+0xb0>
 8008eea:	605b      	str	r3, [r3, #4]
 8008eec:	deff      	udf	#255	; 0xff
 8008eee:	bf00      	nop
 8008ef0:	24009ff8 	.word	0x24009ff8

08008ef4 <__malloc_lock>:
 8008ef4:	4801      	ldr	r0, [pc, #4]	; (8008efc <__malloc_lock+0x8>)
 8008ef6:	f7ff bf0f 	b.w	8008d18 <__retarget_lock_acquire_recursive>
 8008efa:	bf00      	nop
 8008efc:	24009ff4 	.word	0x24009ff4

08008f00 <__malloc_unlock>:
 8008f00:	4801      	ldr	r0, [pc, #4]	; (8008f08 <__malloc_unlock+0x8>)
 8008f02:	f7ff bf0a 	b.w	8008d1a <__retarget_lock_release_recursive>
 8008f06:	bf00      	nop
 8008f08:	24009ff4 	.word	0x24009ff4

08008f0c <__ssputs_r>:
 8008f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f10:	688e      	ldr	r6, [r1, #8]
 8008f12:	461f      	mov	r7, r3
 8008f14:	42be      	cmp	r6, r7
 8008f16:	680b      	ldr	r3, [r1, #0]
 8008f18:	4682      	mov	sl, r0
 8008f1a:	460c      	mov	r4, r1
 8008f1c:	4690      	mov	r8, r2
 8008f1e:	d82c      	bhi.n	8008f7a <__ssputs_r+0x6e>
 8008f20:	898a      	ldrh	r2, [r1, #12]
 8008f22:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f26:	d026      	beq.n	8008f76 <__ssputs_r+0x6a>
 8008f28:	6965      	ldr	r5, [r4, #20]
 8008f2a:	6909      	ldr	r1, [r1, #16]
 8008f2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f30:	eba3 0901 	sub.w	r9, r3, r1
 8008f34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f38:	1c7b      	adds	r3, r7, #1
 8008f3a:	444b      	add	r3, r9
 8008f3c:	106d      	asrs	r5, r5, #1
 8008f3e:	429d      	cmp	r5, r3
 8008f40:	bf38      	it	cc
 8008f42:	461d      	movcc	r5, r3
 8008f44:	0553      	lsls	r3, r2, #21
 8008f46:	d527      	bpl.n	8008f98 <__ssputs_r+0x8c>
 8008f48:	4629      	mov	r1, r5
 8008f4a:	f7ff ff53 	bl	8008df4 <_malloc_r>
 8008f4e:	4606      	mov	r6, r0
 8008f50:	b360      	cbz	r0, 8008fac <__ssputs_r+0xa0>
 8008f52:	6921      	ldr	r1, [r4, #16]
 8008f54:	464a      	mov	r2, r9
 8008f56:	f000 faeb 	bl	8009530 <memcpy>
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f64:	81a3      	strh	r3, [r4, #12]
 8008f66:	6126      	str	r6, [r4, #16]
 8008f68:	6165      	str	r5, [r4, #20]
 8008f6a:	444e      	add	r6, r9
 8008f6c:	eba5 0509 	sub.w	r5, r5, r9
 8008f70:	6026      	str	r6, [r4, #0]
 8008f72:	60a5      	str	r5, [r4, #8]
 8008f74:	463e      	mov	r6, r7
 8008f76:	42be      	cmp	r6, r7
 8008f78:	d900      	bls.n	8008f7c <__ssputs_r+0x70>
 8008f7a:	463e      	mov	r6, r7
 8008f7c:	6820      	ldr	r0, [r4, #0]
 8008f7e:	4632      	mov	r2, r6
 8008f80:	4641      	mov	r1, r8
 8008f82:	f000 faab 	bl	80094dc <memmove>
 8008f86:	68a3      	ldr	r3, [r4, #8]
 8008f88:	1b9b      	subs	r3, r3, r6
 8008f8a:	60a3      	str	r3, [r4, #8]
 8008f8c:	6823      	ldr	r3, [r4, #0]
 8008f8e:	4433      	add	r3, r6
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	2000      	movs	r0, #0
 8008f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f98:	462a      	mov	r2, r5
 8008f9a:	f000 fad7 	bl	800954c <_realloc_r>
 8008f9e:	4606      	mov	r6, r0
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	d1e0      	bne.n	8008f66 <__ssputs_r+0x5a>
 8008fa4:	6921      	ldr	r1, [r4, #16]
 8008fa6:	4650      	mov	r0, sl
 8008fa8:	f7ff feb8 	bl	8008d1c <_free_r>
 8008fac:	230c      	movs	r3, #12
 8008fae:	f8ca 3000 	str.w	r3, [sl]
 8008fb2:	89a3      	ldrh	r3, [r4, #12]
 8008fb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fb8:	81a3      	strh	r3, [r4, #12]
 8008fba:	f04f 30ff 	mov.w	r0, #4294967295
 8008fbe:	e7e9      	b.n	8008f94 <__ssputs_r+0x88>

08008fc0 <_svfiprintf_r>:
 8008fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc4:	4698      	mov	r8, r3
 8008fc6:	898b      	ldrh	r3, [r1, #12]
 8008fc8:	061b      	lsls	r3, r3, #24
 8008fca:	b09d      	sub	sp, #116	; 0x74
 8008fcc:	4607      	mov	r7, r0
 8008fce:	460d      	mov	r5, r1
 8008fd0:	4614      	mov	r4, r2
 8008fd2:	d50e      	bpl.n	8008ff2 <_svfiprintf_r+0x32>
 8008fd4:	690b      	ldr	r3, [r1, #16]
 8008fd6:	b963      	cbnz	r3, 8008ff2 <_svfiprintf_r+0x32>
 8008fd8:	2140      	movs	r1, #64	; 0x40
 8008fda:	f7ff ff0b 	bl	8008df4 <_malloc_r>
 8008fde:	6028      	str	r0, [r5, #0]
 8008fe0:	6128      	str	r0, [r5, #16]
 8008fe2:	b920      	cbnz	r0, 8008fee <_svfiprintf_r+0x2e>
 8008fe4:	230c      	movs	r3, #12
 8008fe6:	603b      	str	r3, [r7, #0]
 8008fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fec:	e0d0      	b.n	8009190 <_svfiprintf_r+0x1d0>
 8008fee:	2340      	movs	r3, #64	; 0x40
 8008ff0:	616b      	str	r3, [r5, #20]
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff6:	2320      	movs	r3, #32
 8008ff8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ffc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009000:	2330      	movs	r3, #48	; 0x30
 8009002:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80091a8 <_svfiprintf_r+0x1e8>
 8009006:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800900a:	f04f 0901 	mov.w	r9, #1
 800900e:	4623      	mov	r3, r4
 8009010:	469a      	mov	sl, r3
 8009012:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009016:	b10a      	cbz	r2, 800901c <_svfiprintf_r+0x5c>
 8009018:	2a25      	cmp	r2, #37	; 0x25
 800901a:	d1f9      	bne.n	8009010 <_svfiprintf_r+0x50>
 800901c:	ebba 0b04 	subs.w	fp, sl, r4
 8009020:	d00b      	beq.n	800903a <_svfiprintf_r+0x7a>
 8009022:	465b      	mov	r3, fp
 8009024:	4622      	mov	r2, r4
 8009026:	4629      	mov	r1, r5
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff ff6f 	bl	8008f0c <__ssputs_r>
 800902e:	3001      	adds	r0, #1
 8009030:	f000 80a9 	beq.w	8009186 <_svfiprintf_r+0x1c6>
 8009034:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009036:	445a      	add	r2, fp
 8009038:	9209      	str	r2, [sp, #36]	; 0x24
 800903a:	f89a 3000 	ldrb.w	r3, [sl]
 800903e:	2b00      	cmp	r3, #0
 8009040:	f000 80a1 	beq.w	8009186 <_svfiprintf_r+0x1c6>
 8009044:	2300      	movs	r3, #0
 8009046:	f04f 32ff 	mov.w	r2, #4294967295
 800904a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800904e:	f10a 0a01 	add.w	sl, sl, #1
 8009052:	9304      	str	r3, [sp, #16]
 8009054:	9307      	str	r3, [sp, #28]
 8009056:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800905a:	931a      	str	r3, [sp, #104]	; 0x68
 800905c:	4654      	mov	r4, sl
 800905e:	2205      	movs	r2, #5
 8009060:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009064:	4850      	ldr	r0, [pc, #320]	; (80091a8 <_svfiprintf_r+0x1e8>)
 8009066:	f7f7 f93b 	bl	80002e0 <memchr>
 800906a:	9a04      	ldr	r2, [sp, #16]
 800906c:	b9d8      	cbnz	r0, 80090a6 <_svfiprintf_r+0xe6>
 800906e:	06d0      	lsls	r0, r2, #27
 8009070:	bf44      	itt	mi
 8009072:	2320      	movmi	r3, #32
 8009074:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009078:	0711      	lsls	r1, r2, #28
 800907a:	bf44      	itt	mi
 800907c:	232b      	movmi	r3, #43	; 0x2b
 800907e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009082:	f89a 3000 	ldrb.w	r3, [sl]
 8009086:	2b2a      	cmp	r3, #42	; 0x2a
 8009088:	d015      	beq.n	80090b6 <_svfiprintf_r+0xf6>
 800908a:	9a07      	ldr	r2, [sp, #28]
 800908c:	4654      	mov	r4, sl
 800908e:	2000      	movs	r0, #0
 8009090:	f04f 0c0a 	mov.w	ip, #10
 8009094:	4621      	mov	r1, r4
 8009096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800909a:	3b30      	subs	r3, #48	; 0x30
 800909c:	2b09      	cmp	r3, #9
 800909e:	d94d      	bls.n	800913c <_svfiprintf_r+0x17c>
 80090a0:	b1b0      	cbz	r0, 80090d0 <_svfiprintf_r+0x110>
 80090a2:	9207      	str	r2, [sp, #28]
 80090a4:	e014      	b.n	80090d0 <_svfiprintf_r+0x110>
 80090a6:	eba0 0308 	sub.w	r3, r0, r8
 80090aa:	fa09 f303 	lsl.w	r3, r9, r3
 80090ae:	4313      	orrs	r3, r2
 80090b0:	9304      	str	r3, [sp, #16]
 80090b2:	46a2      	mov	sl, r4
 80090b4:	e7d2      	b.n	800905c <_svfiprintf_r+0x9c>
 80090b6:	9b03      	ldr	r3, [sp, #12]
 80090b8:	1d19      	adds	r1, r3, #4
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	9103      	str	r1, [sp, #12]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	bfbb      	ittet	lt
 80090c2:	425b      	neglt	r3, r3
 80090c4:	f042 0202 	orrlt.w	r2, r2, #2
 80090c8:	9307      	strge	r3, [sp, #28]
 80090ca:	9307      	strlt	r3, [sp, #28]
 80090cc:	bfb8      	it	lt
 80090ce:	9204      	strlt	r2, [sp, #16]
 80090d0:	7823      	ldrb	r3, [r4, #0]
 80090d2:	2b2e      	cmp	r3, #46	; 0x2e
 80090d4:	d10c      	bne.n	80090f0 <_svfiprintf_r+0x130>
 80090d6:	7863      	ldrb	r3, [r4, #1]
 80090d8:	2b2a      	cmp	r3, #42	; 0x2a
 80090da:	d134      	bne.n	8009146 <_svfiprintf_r+0x186>
 80090dc:	9b03      	ldr	r3, [sp, #12]
 80090de:	1d1a      	adds	r2, r3, #4
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	9203      	str	r2, [sp, #12]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	bfb8      	it	lt
 80090e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80090ec:	3402      	adds	r4, #2
 80090ee:	9305      	str	r3, [sp, #20]
 80090f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80091b8 <_svfiprintf_r+0x1f8>
 80090f4:	7821      	ldrb	r1, [r4, #0]
 80090f6:	2203      	movs	r2, #3
 80090f8:	4650      	mov	r0, sl
 80090fa:	f7f7 f8f1 	bl	80002e0 <memchr>
 80090fe:	b138      	cbz	r0, 8009110 <_svfiprintf_r+0x150>
 8009100:	9b04      	ldr	r3, [sp, #16]
 8009102:	eba0 000a 	sub.w	r0, r0, sl
 8009106:	2240      	movs	r2, #64	; 0x40
 8009108:	4082      	lsls	r2, r0
 800910a:	4313      	orrs	r3, r2
 800910c:	3401      	adds	r4, #1
 800910e:	9304      	str	r3, [sp, #16]
 8009110:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009114:	4825      	ldr	r0, [pc, #148]	; (80091ac <_svfiprintf_r+0x1ec>)
 8009116:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800911a:	2206      	movs	r2, #6
 800911c:	f7f7 f8e0 	bl	80002e0 <memchr>
 8009120:	2800      	cmp	r0, #0
 8009122:	d038      	beq.n	8009196 <_svfiprintf_r+0x1d6>
 8009124:	4b22      	ldr	r3, [pc, #136]	; (80091b0 <_svfiprintf_r+0x1f0>)
 8009126:	bb1b      	cbnz	r3, 8009170 <_svfiprintf_r+0x1b0>
 8009128:	9b03      	ldr	r3, [sp, #12]
 800912a:	3307      	adds	r3, #7
 800912c:	f023 0307 	bic.w	r3, r3, #7
 8009130:	3308      	adds	r3, #8
 8009132:	9303      	str	r3, [sp, #12]
 8009134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009136:	4433      	add	r3, r6
 8009138:	9309      	str	r3, [sp, #36]	; 0x24
 800913a:	e768      	b.n	800900e <_svfiprintf_r+0x4e>
 800913c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009140:	460c      	mov	r4, r1
 8009142:	2001      	movs	r0, #1
 8009144:	e7a6      	b.n	8009094 <_svfiprintf_r+0xd4>
 8009146:	2300      	movs	r3, #0
 8009148:	3401      	adds	r4, #1
 800914a:	9305      	str	r3, [sp, #20]
 800914c:	4619      	mov	r1, r3
 800914e:	f04f 0c0a 	mov.w	ip, #10
 8009152:	4620      	mov	r0, r4
 8009154:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009158:	3a30      	subs	r2, #48	; 0x30
 800915a:	2a09      	cmp	r2, #9
 800915c:	d903      	bls.n	8009166 <_svfiprintf_r+0x1a6>
 800915e:	2b00      	cmp	r3, #0
 8009160:	d0c6      	beq.n	80090f0 <_svfiprintf_r+0x130>
 8009162:	9105      	str	r1, [sp, #20]
 8009164:	e7c4      	b.n	80090f0 <_svfiprintf_r+0x130>
 8009166:	fb0c 2101 	mla	r1, ip, r1, r2
 800916a:	4604      	mov	r4, r0
 800916c:	2301      	movs	r3, #1
 800916e:	e7f0      	b.n	8009152 <_svfiprintf_r+0x192>
 8009170:	ab03      	add	r3, sp, #12
 8009172:	9300      	str	r3, [sp, #0]
 8009174:	462a      	mov	r2, r5
 8009176:	4b0f      	ldr	r3, [pc, #60]	; (80091b4 <_svfiprintf_r+0x1f4>)
 8009178:	a904      	add	r1, sp, #16
 800917a:	4638      	mov	r0, r7
 800917c:	f3af 8000 	nop.w
 8009180:	1c42      	adds	r2, r0, #1
 8009182:	4606      	mov	r6, r0
 8009184:	d1d6      	bne.n	8009134 <_svfiprintf_r+0x174>
 8009186:	89ab      	ldrh	r3, [r5, #12]
 8009188:	065b      	lsls	r3, r3, #25
 800918a:	f53f af2d 	bmi.w	8008fe8 <_svfiprintf_r+0x28>
 800918e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009190:	b01d      	add	sp, #116	; 0x74
 8009192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009196:	ab03      	add	r3, sp, #12
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	462a      	mov	r2, r5
 800919c:	4b05      	ldr	r3, [pc, #20]	; (80091b4 <_svfiprintf_r+0x1f4>)
 800919e:	a904      	add	r1, sp, #16
 80091a0:	4638      	mov	r0, r7
 80091a2:	f000 f879 	bl	8009298 <_printf_i>
 80091a6:	e7eb      	b.n	8009180 <_svfiprintf_r+0x1c0>
 80091a8:	08010d78 	.word	0x08010d78
 80091ac:	08010d82 	.word	0x08010d82
 80091b0:	00000000 	.word	0x00000000
 80091b4:	08008f0d 	.word	0x08008f0d
 80091b8:	08010d7e 	.word	0x08010d7e

080091bc <_printf_common>:
 80091bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091c0:	4616      	mov	r6, r2
 80091c2:	4699      	mov	r9, r3
 80091c4:	688a      	ldr	r2, [r1, #8]
 80091c6:	690b      	ldr	r3, [r1, #16]
 80091c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091cc:	4293      	cmp	r3, r2
 80091ce:	bfb8      	it	lt
 80091d0:	4613      	movlt	r3, r2
 80091d2:	6033      	str	r3, [r6, #0]
 80091d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091d8:	4607      	mov	r7, r0
 80091da:	460c      	mov	r4, r1
 80091dc:	b10a      	cbz	r2, 80091e2 <_printf_common+0x26>
 80091de:	3301      	adds	r3, #1
 80091e0:	6033      	str	r3, [r6, #0]
 80091e2:	6823      	ldr	r3, [r4, #0]
 80091e4:	0699      	lsls	r1, r3, #26
 80091e6:	bf42      	ittt	mi
 80091e8:	6833      	ldrmi	r3, [r6, #0]
 80091ea:	3302      	addmi	r3, #2
 80091ec:	6033      	strmi	r3, [r6, #0]
 80091ee:	6825      	ldr	r5, [r4, #0]
 80091f0:	f015 0506 	ands.w	r5, r5, #6
 80091f4:	d106      	bne.n	8009204 <_printf_common+0x48>
 80091f6:	f104 0a19 	add.w	sl, r4, #25
 80091fa:	68e3      	ldr	r3, [r4, #12]
 80091fc:	6832      	ldr	r2, [r6, #0]
 80091fe:	1a9b      	subs	r3, r3, r2
 8009200:	42ab      	cmp	r3, r5
 8009202:	dc26      	bgt.n	8009252 <_printf_common+0x96>
 8009204:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009208:	1e13      	subs	r3, r2, #0
 800920a:	6822      	ldr	r2, [r4, #0]
 800920c:	bf18      	it	ne
 800920e:	2301      	movne	r3, #1
 8009210:	0692      	lsls	r2, r2, #26
 8009212:	d42b      	bmi.n	800926c <_printf_common+0xb0>
 8009214:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009218:	4649      	mov	r1, r9
 800921a:	4638      	mov	r0, r7
 800921c:	47c0      	blx	r8
 800921e:	3001      	adds	r0, #1
 8009220:	d01e      	beq.n	8009260 <_printf_common+0xa4>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	6922      	ldr	r2, [r4, #16]
 8009226:	f003 0306 	and.w	r3, r3, #6
 800922a:	2b04      	cmp	r3, #4
 800922c:	bf02      	ittt	eq
 800922e:	68e5      	ldreq	r5, [r4, #12]
 8009230:	6833      	ldreq	r3, [r6, #0]
 8009232:	1aed      	subeq	r5, r5, r3
 8009234:	68a3      	ldr	r3, [r4, #8]
 8009236:	bf0c      	ite	eq
 8009238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800923c:	2500      	movne	r5, #0
 800923e:	4293      	cmp	r3, r2
 8009240:	bfc4      	itt	gt
 8009242:	1a9b      	subgt	r3, r3, r2
 8009244:	18ed      	addgt	r5, r5, r3
 8009246:	2600      	movs	r6, #0
 8009248:	341a      	adds	r4, #26
 800924a:	42b5      	cmp	r5, r6
 800924c:	d11a      	bne.n	8009284 <_printf_common+0xc8>
 800924e:	2000      	movs	r0, #0
 8009250:	e008      	b.n	8009264 <_printf_common+0xa8>
 8009252:	2301      	movs	r3, #1
 8009254:	4652      	mov	r2, sl
 8009256:	4649      	mov	r1, r9
 8009258:	4638      	mov	r0, r7
 800925a:	47c0      	blx	r8
 800925c:	3001      	adds	r0, #1
 800925e:	d103      	bne.n	8009268 <_printf_common+0xac>
 8009260:	f04f 30ff 	mov.w	r0, #4294967295
 8009264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009268:	3501      	adds	r5, #1
 800926a:	e7c6      	b.n	80091fa <_printf_common+0x3e>
 800926c:	18e1      	adds	r1, r4, r3
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	2030      	movs	r0, #48	; 0x30
 8009272:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009276:	4422      	add	r2, r4
 8009278:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800927c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009280:	3302      	adds	r3, #2
 8009282:	e7c7      	b.n	8009214 <_printf_common+0x58>
 8009284:	2301      	movs	r3, #1
 8009286:	4622      	mov	r2, r4
 8009288:	4649      	mov	r1, r9
 800928a:	4638      	mov	r0, r7
 800928c:	47c0      	blx	r8
 800928e:	3001      	adds	r0, #1
 8009290:	d0e6      	beq.n	8009260 <_printf_common+0xa4>
 8009292:	3601      	adds	r6, #1
 8009294:	e7d9      	b.n	800924a <_printf_common+0x8e>
	...

08009298 <_printf_i>:
 8009298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800929c:	7e0f      	ldrb	r7, [r1, #24]
 800929e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80092a0:	2f78      	cmp	r7, #120	; 0x78
 80092a2:	4691      	mov	r9, r2
 80092a4:	4680      	mov	r8, r0
 80092a6:	460c      	mov	r4, r1
 80092a8:	469a      	mov	sl, r3
 80092aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80092ae:	d807      	bhi.n	80092c0 <_printf_i+0x28>
 80092b0:	2f62      	cmp	r7, #98	; 0x62
 80092b2:	d80a      	bhi.n	80092ca <_printf_i+0x32>
 80092b4:	2f00      	cmp	r7, #0
 80092b6:	f000 80d4 	beq.w	8009462 <_printf_i+0x1ca>
 80092ba:	2f58      	cmp	r7, #88	; 0x58
 80092bc:	f000 80c0 	beq.w	8009440 <_printf_i+0x1a8>
 80092c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092c8:	e03a      	b.n	8009340 <_printf_i+0xa8>
 80092ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092ce:	2b15      	cmp	r3, #21
 80092d0:	d8f6      	bhi.n	80092c0 <_printf_i+0x28>
 80092d2:	a101      	add	r1, pc, #4	; (adr r1, 80092d8 <_printf_i+0x40>)
 80092d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092d8:	08009331 	.word	0x08009331
 80092dc:	08009345 	.word	0x08009345
 80092e0:	080092c1 	.word	0x080092c1
 80092e4:	080092c1 	.word	0x080092c1
 80092e8:	080092c1 	.word	0x080092c1
 80092ec:	080092c1 	.word	0x080092c1
 80092f0:	08009345 	.word	0x08009345
 80092f4:	080092c1 	.word	0x080092c1
 80092f8:	080092c1 	.word	0x080092c1
 80092fc:	080092c1 	.word	0x080092c1
 8009300:	080092c1 	.word	0x080092c1
 8009304:	08009449 	.word	0x08009449
 8009308:	08009371 	.word	0x08009371
 800930c:	08009403 	.word	0x08009403
 8009310:	080092c1 	.word	0x080092c1
 8009314:	080092c1 	.word	0x080092c1
 8009318:	0800946b 	.word	0x0800946b
 800931c:	080092c1 	.word	0x080092c1
 8009320:	08009371 	.word	0x08009371
 8009324:	080092c1 	.word	0x080092c1
 8009328:	080092c1 	.word	0x080092c1
 800932c:	0800940b 	.word	0x0800940b
 8009330:	682b      	ldr	r3, [r5, #0]
 8009332:	1d1a      	adds	r2, r3, #4
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	602a      	str	r2, [r5, #0]
 8009338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800933c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009340:	2301      	movs	r3, #1
 8009342:	e09f      	b.n	8009484 <_printf_i+0x1ec>
 8009344:	6820      	ldr	r0, [r4, #0]
 8009346:	682b      	ldr	r3, [r5, #0]
 8009348:	0607      	lsls	r7, r0, #24
 800934a:	f103 0104 	add.w	r1, r3, #4
 800934e:	6029      	str	r1, [r5, #0]
 8009350:	d501      	bpl.n	8009356 <_printf_i+0xbe>
 8009352:	681e      	ldr	r6, [r3, #0]
 8009354:	e003      	b.n	800935e <_printf_i+0xc6>
 8009356:	0646      	lsls	r6, r0, #25
 8009358:	d5fb      	bpl.n	8009352 <_printf_i+0xba>
 800935a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800935e:	2e00      	cmp	r6, #0
 8009360:	da03      	bge.n	800936a <_printf_i+0xd2>
 8009362:	232d      	movs	r3, #45	; 0x2d
 8009364:	4276      	negs	r6, r6
 8009366:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800936a:	485a      	ldr	r0, [pc, #360]	; (80094d4 <_printf_i+0x23c>)
 800936c:	230a      	movs	r3, #10
 800936e:	e012      	b.n	8009396 <_printf_i+0xfe>
 8009370:	682b      	ldr	r3, [r5, #0]
 8009372:	6820      	ldr	r0, [r4, #0]
 8009374:	1d19      	adds	r1, r3, #4
 8009376:	6029      	str	r1, [r5, #0]
 8009378:	0605      	lsls	r5, r0, #24
 800937a:	d501      	bpl.n	8009380 <_printf_i+0xe8>
 800937c:	681e      	ldr	r6, [r3, #0]
 800937e:	e002      	b.n	8009386 <_printf_i+0xee>
 8009380:	0641      	lsls	r1, r0, #25
 8009382:	d5fb      	bpl.n	800937c <_printf_i+0xe4>
 8009384:	881e      	ldrh	r6, [r3, #0]
 8009386:	4853      	ldr	r0, [pc, #332]	; (80094d4 <_printf_i+0x23c>)
 8009388:	2f6f      	cmp	r7, #111	; 0x6f
 800938a:	bf0c      	ite	eq
 800938c:	2308      	moveq	r3, #8
 800938e:	230a      	movne	r3, #10
 8009390:	2100      	movs	r1, #0
 8009392:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009396:	6865      	ldr	r5, [r4, #4]
 8009398:	60a5      	str	r5, [r4, #8]
 800939a:	2d00      	cmp	r5, #0
 800939c:	bfa2      	ittt	ge
 800939e:	6821      	ldrge	r1, [r4, #0]
 80093a0:	f021 0104 	bicge.w	r1, r1, #4
 80093a4:	6021      	strge	r1, [r4, #0]
 80093a6:	b90e      	cbnz	r6, 80093ac <_printf_i+0x114>
 80093a8:	2d00      	cmp	r5, #0
 80093aa:	d04b      	beq.n	8009444 <_printf_i+0x1ac>
 80093ac:	4615      	mov	r5, r2
 80093ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80093b2:	fb03 6711 	mls	r7, r3, r1, r6
 80093b6:	5dc7      	ldrb	r7, [r0, r7]
 80093b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80093bc:	4637      	mov	r7, r6
 80093be:	42bb      	cmp	r3, r7
 80093c0:	460e      	mov	r6, r1
 80093c2:	d9f4      	bls.n	80093ae <_printf_i+0x116>
 80093c4:	2b08      	cmp	r3, #8
 80093c6:	d10b      	bne.n	80093e0 <_printf_i+0x148>
 80093c8:	6823      	ldr	r3, [r4, #0]
 80093ca:	07de      	lsls	r6, r3, #31
 80093cc:	d508      	bpl.n	80093e0 <_printf_i+0x148>
 80093ce:	6923      	ldr	r3, [r4, #16]
 80093d0:	6861      	ldr	r1, [r4, #4]
 80093d2:	4299      	cmp	r1, r3
 80093d4:	bfde      	ittt	le
 80093d6:	2330      	movle	r3, #48	; 0x30
 80093d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093e0:	1b52      	subs	r2, r2, r5
 80093e2:	6122      	str	r2, [r4, #16]
 80093e4:	f8cd a000 	str.w	sl, [sp]
 80093e8:	464b      	mov	r3, r9
 80093ea:	aa03      	add	r2, sp, #12
 80093ec:	4621      	mov	r1, r4
 80093ee:	4640      	mov	r0, r8
 80093f0:	f7ff fee4 	bl	80091bc <_printf_common>
 80093f4:	3001      	adds	r0, #1
 80093f6:	d14a      	bne.n	800948e <_printf_i+0x1f6>
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295
 80093fc:	b004      	add	sp, #16
 80093fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	f043 0320 	orr.w	r3, r3, #32
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	4833      	ldr	r0, [pc, #204]	; (80094d8 <_printf_i+0x240>)
 800940c:	2778      	movs	r7, #120	; 0x78
 800940e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009412:	6823      	ldr	r3, [r4, #0]
 8009414:	6829      	ldr	r1, [r5, #0]
 8009416:	061f      	lsls	r7, r3, #24
 8009418:	f851 6b04 	ldr.w	r6, [r1], #4
 800941c:	d402      	bmi.n	8009424 <_printf_i+0x18c>
 800941e:	065f      	lsls	r7, r3, #25
 8009420:	bf48      	it	mi
 8009422:	b2b6      	uxthmi	r6, r6
 8009424:	07df      	lsls	r7, r3, #31
 8009426:	bf48      	it	mi
 8009428:	f043 0320 	orrmi.w	r3, r3, #32
 800942c:	6029      	str	r1, [r5, #0]
 800942e:	bf48      	it	mi
 8009430:	6023      	strmi	r3, [r4, #0]
 8009432:	b91e      	cbnz	r6, 800943c <_printf_i+0x1a4>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	f023 0320 	bic.w	r3, r3, #32
 800943a:	6023      	str	r3, [r4, #0]
 800943c:	2310      	movs	r3, #16
 800943e:	e7a7      	b.n	8009390 <_printf_i+0xf8>
 8009440:	4824      	ldr	r0, [pc, #144]	; (80094d4 <_printf_i+0x23c>)
 8009442:	e7e4      	b.n	800940e <_printf_i+0x176>
 8009444:	4615      	mov	r5, r2
 8009446:	e7bd      	b.n	80093c4 <_printf_i+0x12c>
 8009448:	682b      	ldr	r3, [r5, #0]
 800944a:	6826      	ldr	r6, [r4, #0]
 800944c:	6961      	ldr	r1, [r4, #20]
 800944e:	1d18      	adds	r0, r3, #4
 8009450:	6028      	str	r0, [r5, #0]
 8009452:	0635      	lsls	r5, r6, #24
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	d501      	bpl.n	800945c <_printf_i+0x1c4>
 8009458:	6019      	str	r1, [r3, #0]
 800945a:	e002      	b.n	8009462 <_printf_i+0x1ca>
 800945c:	0670      	lsls	r0, r6, #25
 800945e:	d5fb      	bpl.n	8009458 <_printf_i+0x1c0>
 8009460:	8019      	strh	r1, [r3, #0]
 8009462:	2300      	movs	r3, #0
 8009464:	6123      	str	r3, [r4, #16]
 8009466:	4615      	mov	r5, r2
 8009468:	e7bc      	b.n	80093e4 <_printf_i+0x14c>
 800946a:	682b      	ldr	r3, [r5, #0]
 800946c:	1d1a      	adds	r2, r3, #4
 800946e:	602a      	str	r2, [r5, #0]
 8009470:	681d      	ldr	r5, [r3, #0]
 8009472:	6862      	ldr	r2, [r4, #4]
 8009474:	2100      	movs	r1, #0
 8009476:	4628      	mov	r0, r5
 8009478:	f7f6 ff32 	bl	80002e0 <memchr>
 800947c:	b108      	cbz	r0, 8009482 <_printf_i+0x1ea>
 800947e:	1b40      	subs	r0, r0, r5
 8009480:	6060      	str	r0, [r4, #4]
 8009482:	6863      	ldr	r3, [r4, #4]
 8009484:	6123      	str	r3, [r4, #16]
 8009486:	2300      	movs	r3, #0
 8009488:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800948c:	e7aa      	b.n	80093e4 <_printf_i+0x14c>
 800948e:	6923      	ldr	r3, [r4, #16]
 8009490:	462a      	mov	r2, r5
 8009492:	4649      	mov	r1, r9
 8009494:	4640      	mov	r0, r8
 8009496:	47d0      	blx	sl
 8009498:	3001      	adds	r0, #1
 800949a:	d0ad      	beq.n	80093f8 <_printf_i+0x160>
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	079b      	lsls	r3, r3, #30
 80094a0:	d413      	bmi.n	80094ca <_printf_i+0x232>
 80094a2:	68e0      	ldr	r0, [r4, #12]
 80094a4:	9b03      	ldr	r3, [sp, #12]
 80094a6:	4298      	cmp	r0, r3
 80094a8:	bfb8      	it	lt
 80094aa:	4618      	movlt	r0, r3
 80094ac:	e7a6      	b.n	80093fc <_printf_i+0x164>
 80094ae:	2301      	movs	r3, #1
 80094b0:	4632      	mov	r2, r6
 80094b2:	4649      	mov	r1, r9
 80094b4:	4640      	mov	r0, r8
 80094b6:	47d0      	blx	sl
 80094b8:	3001      	adds	r0, #1
 80094ba:	d09d      	beq.n	80093f8 <_printf_i+0x160>
 80094bc:	3501      	adds	r5, #1
 80094be:	68e3      	ldr	r3, [r4, #12]
 80094c0:	9903      	ldr	r1, [sp, #12]
 80094c2:	1a5b      	subs	r3, r3, r1
 80094c4:	42ab      	cmp	r3, r5
 80094c6:	dcf2      	bgt.n	80094ae <_printf_i+0x216>
 80094c8:	e7eb      	b.n	80094a2 <_printf_i+0x20a>
 80094ca:	2500      	movs	r5, #0
 80094cc:	f104 0619 	add.w	r6, r4, #25
 80094d0:	e7f5      	b.n	80094be <_printf_i+0x226>
 80094d2:	bf00      	nop
 80094d4:	08010d89 	.word	0x08010d89
 80094d8:	08010d9a 	.word	0x08010d9a

080094dc <memmove>:
 80094dc:	4288      	cmp	r0, r1
 80094de:	b510      	push	{r4, lr}
 80094e0:	eb01 0402 	add.w	r4, r1, r2
 80094e4:	d902      	bls.n	80094ec <memmove+0x10>
 80094e6:	4284      	cmp	r4, r0
 80094e8:	4623      	mov	r3, r4
 80094ea:	d807      	bhi.n	80094fc <memmove+0x20>
 80094ec:	1e43      	subs	r3, r0, #1
 80094ee:	42a1      	cmp	r1, r4
 80094f0:	d008      	beq.n	8009504 <memmove+0x28>
 80094f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80094fa:	e7f8      	b.n	80094ee <memmove+0x12>
 80094fc:	4402      	add	r2, r0
 80094fe:	4601      	mov	r1, r0
 8009500:	428a      	cmp	r2, r1
 8009502:	d100      	bne.n	8009506 <memmove+0x2a>
 8009504:	bd10      	pop	{r4, pc}
 8009506:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800950a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800950e:	e7f7      	b.n	8009500 <memmove+0x24>

08009510 <_sbrk_r>:
 8009510:	b538      	push	{r3, r4, r5, lr}
 8009512:	4d06      	ldr	r5, [pc, #24]	; (800952c <_sbrk_r+0x1c>)
 8009514:	2300      	movs	r3, #0
 8009516:	4604      	mov	r4, r0
 8009518:	4608      	mov	r0, r1
 800951a:	602b      	str	r3, [r5, #0]
 800951c:	f7f9 ff24 	bl	8003368 <_sbrk>
 8009520:	1c43      	adds	r3, r0, #1
 8009522:	d102      	bne.n	800952a <_sbrk_r+0x1a>
 8009524:	682b      	ldr	r3, [r5, #0]
 8009526:	b103      	cbz	r3, 800952a <_sbrk_r+0x1a>
 8009528:	6023      	str	r3, [r4, #0]
 800952a:	bd38      	pop	{r3, r4, r5, pc}
 800952c:	24009ff0 	.word	0x24009ff0

08009530 <memcpy>:
 8009530:	440a      	add	r2, r1
 8009532:	4291      	cmp	r1, r2
 8009534:	f100 33ff 	add.w	r3, r0, #4294967295
 8009538:	d100      	bne.n	800953c <memcpy+0xc>
 800953a:	4770      	bx	lr
 800953c:	b510      	push	{r4, lr}
 800953e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009542:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009546:	4291      	cmp	r1, r2
 8009548:	d1f9      	bne.n	800953e <memcpy+0xe>
 800954a:	bd10      	pop	{r4, pc}

0800954c <_realloc_r>:
 800954c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009550:	4680      	mov	r8, r0
 8009552:	4614      	mov	r4, r2
 8009554:	460e      	mov	r6, r1
 8009556:	b921      	cbnz	r1, 8009562 <_realloc_r+0x16>
 8009558:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800955c:	4611      	mov	r1, r2
 800955e:	f7ff bc49 	b.w	8008df4 <_malloc_r>
 8009562:	b92a      	cbnz	r2, 8009570 <_realloc_r+0x24>
 8009564:	f7ff fbda 	bl	8008d1c <_free_r>
 8009568:	4625      	mov	r5, r4
 800956a:	4628      	mov	r0, r5
 800956c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009570:	f000 f81b 	bl	80095aa <_malloc_usable_size_r>
 8009574:	4284      	cmp	r4, r0
 8009576:	4607      	mov	r7, r0
 8009578:	d802      	bhi.n	8009580 <_realloc_r+0x34>
 800957a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800957e:	d812      	bhi.n	80095a6 <_realloc_r+0x5a>
 8009580:	4621      	mov	r1, r4
 8009582:	4640      	mov	r0, r8
 8009584:	f7ff fc36 	bl	8008df4 <_malloc_r>
 8009588:	4605      	mov	r5, r0
 800958a:	2800      	cmp	r0, #0
 800958c:	d0ed      	beq.n	800956a <_realloc_r+0x1e>
 800958e:	42bc      	cmp	r4, r7
 8009590:	4622      	mov	r2, r4
 8009592:	4631      	mov	r1, r6
 8009594:	bf28      	it	cs
 8009596:	463a      	movcs	r2, r7
 8009598:	f7ff ffca 	bl	8009530 <memcpy>
 800959c:	4631      	mov	r1, r6
 800959e:	4640      	mov	r0, r8
 80095a0:	f7ff fbbc 	bl	8008d1c <_free_r>
 80095a4:	e7e1      	b.n	800956a <_realloc_r+0x1e>
 80095a6:	4635      	mov	r5, r6
 80095a8:	e7df      	b.n	800956a <_realloc_r+0x1e>

080095aa <_malloc_usable_size_r>:
 80095aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ae:	1f18      	subs	r0, r3, #4
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	bfbc      	itt	lt
 80095b4:	580b      	ldrlt	r3, [r1, r0]
 80095b6:	18c0      	addlt	r0, r0, r3
 80095b8:	4770      	bx	lr
	...

080095bc <_init>:
 80095bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095be:	bf00      	nop
 80095c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095c2:	bc08      	pop	{r3}
 80095c4:	469e      	mov	lr, r3
 80095c6:	4770      	bx	lr

080095c8 <_fini>:
 80095c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ca:	bf00      	nop
 80095cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ce:	bc08      	pop	{r3}
 80095d0:	469e      	mov	lr, r3
 80095d2:	4770      	bx	lr
