{"Source Block": ["hdl/library/common/up_adc_common.v@188:198@HdlIdDef", "  wire            up_rreq_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == ADC_COMMON_ID) ? up_wreq : 1'b0;\n"], "Clone Blocks": [["hdl/library/common/up_adc_common.v@183:193", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n"], ["hdl/library/common/up_adc_common.v@184:194", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n"], ["hdl/library/common/up_adc_common.v@187:197", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n"], ["hdl/library/common/up_adc_common.v@185:195", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n"], ["hdl/library/common/up_dac_common.v@191:201", "  wire            up_xfer_done_s;\n  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == DAC_COMMON_ID) ? up_wreq : 1'b0;\n"], ["hdl/library/common/up_adc_common.v@189:199", "  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == ADC_COMMON_ID) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == ADC_COMMON_ID) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_adc_common.v@186:196", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_status_s;\n  wire            up_sync_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n"]], "Diff Content": {"Delete": [[193, "  wire            up_cntrl_xfer_done;\n"]], "Add": [[193, "  wire            up_cntrl_xfer_done_s;\n"]]}}