// Seed: 1155406306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_5[1] = 1;
  wire id_14;
  assign id_5[1] = id_8;
  wire id_15;
  assign id_7[1] = id_1[1'b0 : 1];
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri id_3
    , id_15,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output wand id_9,
    input wire id_10,
    input wire id_11,
    output tri0 id_12,
    output tri1 id_13
);
  wire id_16;
  module_0(
      id_15, id_16, id_16, id_16, id_15, id_16, id_15, id_16, id_16, id_16, id_16, id_16
  );
  assign id_15[1'b0] = 1;
  assign id_12 = id_5 - 1'b0;
endmodule
