**************************************************
Report         : passing_points

Reference      : r:/WORK/mux_4to1_16bit_ref
Implementation : i:/WORK/mux_4to1_16bit
Version        : V-2023.12
Date           : Mon May 12 01:48:02 2025
**************************************************

16 Passing compare points:

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[0]
  Impl Port       i:/WORK/mux_4to1_16bit/out[0]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[10]
  Impl Port       i:/WORK/mux_4to1_16bit/out[10]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[11]
  Impl Port       i:/WORK/mux_4to1_16bit/out[11]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[12]
  Impl Port       i:/WORK/mux_4to1_16bit/out[12]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[13]
  Impl Port       i:/WORK/mux_4to1_16bit/out[13]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[14]
  Impl Port       i:/WORK/mux_4to1_16bit/out[14]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[15]
  Impl Port       i:/WORK/mux_4to1_16bit/out[15]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[1]
  Impl Port       i:/WORK/mux_4to1_16bit/out[1]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[2]
  Impl Port       i:/WORK/mux_4to1_16bit/out[2]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[3]
  Impl Port       i:/WORK/mux_4to1_16bit/out[3]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[4]
  Impl Port       i:/WORK/mux_4to1_16bit/out[4]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[5]
  Impl Port       i:/WORK/mux_4to1_16bit/out[5]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[6]
  Impl Port       i:/WORK/mux_4to1_16bit/out[6]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[7]
  Impl Port       i:/WORK/mux_4to1_16bit/out[7]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[8]
  Impl Port       i:/WORK/mux_4to1_16bit/out[8]

  Ref  Port       r:/WORK/mux_4to1_16bit_ref/out[9]
  Impl Port       i:/WORK/mux_4to1_16bit/out[9]

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
