
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma_engine.v dma_ahbslv.v dma_chsel.v dma_ahbmst.v dma_ahbdec.v dma_ctlrf.v dma.v wrapper_dma.v dma_chrf.v dma_ahbmux.v dma_fifo.v dma_rrarb.v

yosys> verific -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma_engine.v dma_ahbslv.v dma_chsel.v dma_ahbmst.v dma_ahbdec.v dma_ctlrf.v dma.v wrapper_dma.v dma_chrf.v dma_ahbmux.v dma_fifo.v dma_rrarb.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_FIX_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_engine.v'
VERIFIC-INFO [VERI-1328] dma_engine.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_engine.v:39: back to file 'dma_engine.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbslv.v'
VERIFIC-INFO [VERI-1328] dma_ahbslv.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbslv.v:40: back to file 'dma_ahbslv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chsel.v'
VERIFIC-INFO [VERI-1328] dma_chsel.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chsel.v:41: back to file 'dma_chsel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmst.v'
VERIFIC-INFO [VERI-1328] dma_ahbmst.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmst.v:39: back to file 'dma_ahbmst.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbdec.v'
VERIFIC-INFO [VERI-1328] dma_ahbdec.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbdec.v:38: back to file 'dma_ahbdec.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ctlrf.v'
VERIFIC-INFO [VERI-1328] dma_ctlrf.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ctlrf.v:41: back to file 'dma_ctlrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma.v'
VERIFIC-INFO [VERI-1328] dma.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma.v:38: back to file 'dma.v'
VERIFIC-INFO [VERI-2561] dma.v:689: undeclared symbol 'de_err_notify', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:691: undeclared symbol 'st_llp0t3', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:693: undeclared symbol 'dst_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:694: undeclared symbol 'src_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:695: undeclared symbol 'dst_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:696: undeclared symbol 'src_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:697: undeclared symbol 'dst_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:698: undeclared symbol 'src_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:699: undeclared symbol 'dst_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:700: undeclared symbol 'src_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:701: undeclared symbol 'dst_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:702: undeclared symbol 'src_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:703: undeclared symbol 'dst_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:704: undeclared symbol 'src_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:706: undeclared symbol 'bst_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:707: undeclared symbol 'bst_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:708: undeclared symbol 'bst_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:709: undeclared symbol 'tsz_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:710: undeclared symbol 'tsz_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:711: undeclared symbol 'tsz_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:712: undeclared symbol 'cv8t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:713: undeclared symbol 'cv8t16', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:714: undeclared symbol 'cv16t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:715: undeclared symbol 'cvtp2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:716: undeclared symbol 'pack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:717: undeclared symbol 'pack_end', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:718: undeclared symbol 'unpack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:719: undeclared symbol 'upk_cnteq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:720: undeclared symbol 'upk_cnteq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:732: undeclared symbol 'm0_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:733: undeclared symbol 'm0_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:734: undeclared symbol 'm0_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:736: undeclared symbol 'm0_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:740: undeclared symbol 'm0_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:743: undeclared symbol 'm0_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:744: undeclared symbol 'm0_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:746: undeclared symbol 'm0_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:748: undeclared symbol 'm0_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:749: undeclared symbol 'm0_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:762: undeclared symbol 'm1_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:763: undeclared symbol 'm1_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:764: undeclared symbol 'm1_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:765: undeclared symbol 'm1_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:768: undeclared symbol 'm1_dtp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:769: undeclared symbol 'm1_dma_had_a_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:771: undeclared symbol 'm1_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:774: undeclared symbol 'm1_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:775: undeclared symbol 'm1_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:777: undeclared symbol 'm1_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:779: undeclared symbol 'm1_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:780: undeclared symbol 'm1_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:783: undeclared symbol 'm1_src2br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:785: undeclared symbol 'm0_m1_same', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:794: undeclared symbol 'm1_arb_br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:798: undeclared symbol 'slv_br_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:801: undeclared symbol 'slv_brst_cmd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:802: undeclared symbol 'slv_brst_mscd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:805: undeclared symbol 'br_req_qf', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:811: undeclared symbol 'ff_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:812: undeclared symbol 'ff_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:813: undeclared symbol 'ff_2ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:814: undeclared symbol 'ff_1ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:815: undeclared symbol 'ff_part_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:819: undeclared symbol 'ff_wr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:822: undeclared symbol 'de_ff_push', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:823: undeclared symbol 'de_ff_pop', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:824: undeclared symbol 'de_ff_ahead', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:825: undeclared symbol 'de_ff_flush', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:826: undeclared symbol 'de_ff_clear', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:827: undeclared symbol 'de_ff_ini', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:833: undeclared symbol 'arb_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:840: undeclared symbol 'arb_chllpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:844: undeclared symbol 'de_ack', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:845: undeclared symbol 'de_tc_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:849: undeclared symbol 'rf_cherr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:850: undeclared symbol 'arb_chabt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:852: undeclared symbol 'arb_abt_any', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:863: undeclared symbol 'de_llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:865: undeclared symbol 'de_busy', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:866: undeclared symbol 'de_sad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:867: undeclared symbol 'de_dad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:868: undeclared symbol 'de_tsz_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:870: undeclared symbol 'de_llp_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:871: undeclared symbol 'de_csr_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:872: undeclared symbol 'de_llpen_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:874: undeclared symbol 'de_en_clr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:876: undeclared symbol 'de_abt_on_idle', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:877: undeclared symbol 'de_err_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:903: undeclared symbol 'slv_wr_d1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:936: undeclared symbol 'ff_geth', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:938: undeclared symbol 'ff_q_full', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:939: undeclared symbol 'ff_empty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1152: undeclared symbol 'h1req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1223: undeclared symbol 'slv_rf_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1288: undeclared symbol 'c0llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1290: undeclared symbol 'c0abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1310: undeclared symbol 'c1llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1312: undeclared symbol 'c1abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1333: undeclared symbol 'c2llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1336: undeclared symbol 'c2abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1358: undeclared symbol 'c3llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1361: undeclared symbol 'c3abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1383: undeclared symbol 'c4llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1386: undeclared symbol 'c4abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1408: undeclared symbol 'c5llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1411: undeclared symbol 'c5abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1433: undeclared symbol 'c6llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1436: undeclared symbol 'c6abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1458: undeclared symbol 'c7llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1461: undeclared symbol 'c7abt', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wrapper_dma.v'
VERIFIC-INFO [VERI-1328] wrapper_dma.v:3: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] wrapper_dma.v:3: back to file 'wrapper_dma.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chrf.v'
VERIFIC-INFO [VERI-1328] dma_chrf.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chrf.v:39: back to file 'dma_chrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmux.v'
VERIFIC-INFO [VERI-1328] dma_ahbmux.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmux.v:39: back to file 'dma_ahbmux.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_fifo.v'
VERIFIC-INFO [VERI-1328] dma_fifo.v:44: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_fifo.v:44: back to file 'dma_fifo.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_rrarb.v'
VERIFIC-INFO [VERI-1328] dma_rrarb.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_rrarb.v:40: back to file 'dma_rrarb.v'

yosys> synth_rs -top wrapper_dma -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top wrapper_dma

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] wrapper_dma.v:5: compiling module 'wrapper_dma'
VERIFIC-INFO [VERI-1018] dma.v:40: compiling module 'dma'
VERIFIC-INFO [VERI-1018] dma_engine.v:41: compiling module 'dma_engine'
VERIFIC-WARNING [VERI-1209] dma_engine.v:1379: expression size 32 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] dma_engine.v:1522: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] dma_engine.v:1630: expression size 32 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst(THIS_IS_M1=0)'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_fifo.v:48: compiling module 'dma_fifo'
VERIFIC-WARNING [VERI-1209] dma_fifo.v:419: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:427: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:438: expression size 5 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] dma_fifo.v:440: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_fifo.v:458: compiling module 'ff_ram'
VERIFIC-INFO [VERI-2571] dma_fifo.v:479: extracting RAM for identifier 'ram_dt'
VERIFIC-INFO [VERI-1018] dma_ctlrf.v:43: compiling module 'dma_ctlrf'
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=1)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=2)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=3)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=4)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=5)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=6)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=7)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chsel.v:43: compiling module 'dma_chsel'
VERIFIC-WARNING [VERI-2580] dma_chsel.v:858: latch inferred for net 'arb_ch_sel[2]'
VERIFIC-INFO [VERI-1018] dma_rrarb.v:42: compiling module 'dma_rrarb'
VERIFIC-INFO [VERI-1018] dma_ahbslv.v:42: compiling module 'dma_ahbslv'
VERIFIC-INFO [VERI-1018] dma_ahbdec.v:43: compiling module 'dma_ahbdec'
VERIFIC-INFO [VERI-1018] dma_ahbmux.v:44: compiling module 'dma_ahbmux'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:604: compiling module 'mux_2x1_32in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:612: compiling module 'mux_2x1_4in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:621: compiling module 'mux_2x1_3in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:630: compiling module 'mux_2x1_2in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:639: compiling module 'mux_2x1_8in'
Importing module wrapper_dma.
Importing module dma.
Importing module dma_ahbdec.
Importing module dma_ahbmst.
Importing module dma_ahbmst(THIS_IS_M1=0).
Importing module dma_ahbmux.
Importing module dma_ahbslv.
Importing module dma_chsel.
Importing module dma_ctlrf.
Importing module dma_chrf.
Importing module dma_chrf(CH_NO=1).
Importing module dma_chrf(CH_NO=2).
Importing module dma_chrf(CH_NO=3).
Importing module dma_chrf(CH_NO=4).
Importing module dma_chrf(CH_NO=5).
Importing module dma_chrf(CH_NO=6).
Importing module dma_chrf(CH_NO=7).
Importing module dma_engine.
Importing module dma_fifo.
Importing module dma_rrarb.
Importing module ff_ram.
Importing module mux_2x1_2in.
Importing module mux_2x1_32in.
Importing module mux_2x1_3in.
Importing module mux_2x1_4in.
Importing module mux_2x1_8in.

3.4.1. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine

3.4.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux_2x1_8in.
Optimizing module mux_2x1_4in.
Optimizing module mux_2x1_3in.
Optimizing module mux_2x1_32in.
Optimizing module mux_2x1_2in.
Optimizing module ff_ram.
Optimizing module dma_rrarb.
<suppressed ~2 debug messages>
Optimizing module dma_fifo.
<suppressed ~16 debug messages>
Optimizing module dma_engine.
<suppressed ~27 debug messages>
Optimizing module dma_chrf(CH_NO=7).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=6).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=5).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=4).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=3).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=2).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=1).
<suppressed ~34 debug messages>
Optimizing module dma_chrf.
<suppressed ~35 debug messages>
Optimizing module dma_ctlrf.
<suppressed ~32 debug messages>
Optimizing module dma_chsel.
<suppressed ~30 debug messages>
Optimizing module dma_ahbslv.
<suppressed ~20 debug messages>
Optimizing module dma_ahbmux.
<suppressed ~7 debug messages>
Optimizing module dma_ahbmst(THIS_IS_M1=0).
<suppressed ~23 debug messages>
Optimizing module dma_ahbmst.
<suppressed ~23 debug messages>
Optimizing module dma_ahbdec.
<suppressed ~16 debug messages>
Optimizing module dma.
Optimizing module wrapper_dma.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module dma.
Deleting now unused module dma_ahbdec.
Deleting now unused module dma_ahbmst.
Deleting now unused module dma_ahbmst(THIS_IS_M1=0).
Deleting now unused module dma_ahbmux.
Deleting now unused module dma_ahbslv.
Deleting now unused module dma_chrf.
Deleting now unused module dma_chrf(CH_NO=1).
Deleting now unused module dma_chrf(CH_NO=2).
Deleting now unused module dma_chrf(CH_NO=3).
Deleting now unused module dma_chrf(CH_NO=4).
Deleting now unused module dma_chrf(CH_NO=5).
Deleting now unused module dma_chrf(CH_NO=6).
Deleting now unused module dma_chrf(CH_NO=7).
Deleting now unused module dma_chsel.
Deleting now unused module dma_ctlrf.
Deleting now unused module dma_engine.
Deleting now unused module dma_fifo.
Deleting now unused module dma_rrarb.
Deleting now unused module ff_ram.
Deleting now unused module mux_2x1_2in.
Deleting now unused module mux_2x1_32in.
Deleting now unused module mux_2x1_3in.
Deleting now unused module mux_2x1_4in.
Deleting now unused module mux_2x1_8in.
<suppressed ~32 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~199 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 67 unused cells and 13065 unused wires.
<suppressed ~1681 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module wrapper_dma...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20536: \inst_wrapper.ahb_mst0.mx_cmd_st -> 2'01
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20571: \inst_wrapper.ahb_mst1.mx_cmd_st -> 2'01
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\de.$verific$i150$dma_engine.v:858$19255: \inst_wrapper.de.st_ed1s -> 1'1
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\m1_mux.$verific$i65$dma_ahbmux.v:359$9857: \inst_wrapper.m1_mux.hrdy_df -> 1'1
  Analyzing evaluation results.
    dead port 5/7 on $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575.
Removed 1 multiplexer ports.
<suppressed ~535 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_341$dma_ahbmst.v:978$9573: { $flatten\inst_wrapper.\ahb_mst0.$verific$n2949$9136 $flatten\inst_wrapper.\ahb_mst0.$verific$n2951$9138 $flatten\inst_wrapper.\ahb_mst0.$verific$n2952$9139 \inst_wrapper.ahb_mst0.mx_cmd_st [1] }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_339$dma_ahbmst.v:975$9569: { $flatten\inst_wrapper.\ahb_mst0.$verific$n2950$9137 \inst_wrapper.ahb_mst0.ad_sel_llp \inst_wrapper.ahb_mst0.mx_cmd_st [1] }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_337$dma_ahbmst.v:972$9565: { $flatten\inst_wrapper.\ahb_mst0.$verific$n2948$9135 \inst_wrapper.ahb_mst0.mx_cmd_st [1] }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst0.$verific$select_400$dma_ahbmst.v:1033$9623: { $flatten\inst_wrapper.\ahb_mst0.$verific$n3165$9169 $flatten\inst_wrapper.\ahb_mst0.$verific$n3166$9170 $flatten\inst_wrapper.\ahb_mst0.$verific$n3167$9171 $flatten\inst_wrapper.\ahb_mst0.$verific$n3168$9172 $flatten\inst_wrapper.\ahb_mst0.$verific$n3169$9173 $flatten\inst_wrapper.\ahb_mst0.$verific$n3170$9174 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst1.$verific$select_418$dma_ahbmst.v:1033$8923: { $flatten\inst_wrapper.\ahb_mst1.$verific$n3603$8430 $flatten\inst_wrapper.\ahb_mst1.$verific$n3604$8431 $flatten\inst_wrapper.\ahb_mst1.$verific$n3605$8432 $flatten\inst_wrapper.\ahb_mst1.$verific$n3606$8433 $flatten\inst_wrapper.\ahb_mst1.$verific$n3607$8434 $flatten\inst_wrapper.\ahb_mst1.$verific$n3608$8435 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ch_sel.$verific$Select_268$dma_chsel.v:858$10628: $auto$opt_reduce.cc:134:opt_pmux$21056
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316: { $flatten\inst_wrapper.\de.$verific$n621$18857 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n624$18860 $flatten\inst_wrapper.\de.$verific$n625$18861 $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n628$18864 $flatten\inst_wrapper.\de.$verific$n629$18865 $flatten\inst_wrapper.\de.$verific$n630$18866 $flatten\inst_wrapper.\de.$verific$n631$18867 $auto$opt_reduce.cc:134:opt_pmux$21058 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_634$dma_engine.v:1602$19620: { $flatten\inst_wrapper.\de.$verific$n1730$19030 $flatten\inst_wrapper.\de.$verific$n1731$19031 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_14$dma_ahbdec.v:215$8060: { $flatten\inst_wrapper.\m1_decoder.$verific$n15$7903 $flatten\inst_wrapper.\m1_decoder.$verific$n16$7904 $flatten\inst_wrapper.\m1_decoder.$verific$n17$7905 $flatten\inst_wrapper.\m1_decoder.$verific$n18$7906 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_20$dma_ahbdec.v:226$8068: { $flatten\inst_wrapper.\m1_decoder.$verific$n25$7908 $flatten\inst_wrapper.\m1_decoder.$verific$n26$7909 $flatten\inst_wrapper.\m1_decoder.$verific$n27$7910 $flatten\inst_wrapper.\m1_decoder.$verific$n28$7911 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_26$dma_ahbdec.v:237$8076: { $flatten\inst_wrapper.\m1_decoder.$verific$n35$7913 $flatten\inst_wrapper.\m1_decoder.$verific$n36$7914 $flatten\inst_wrapper.\m1_decoder.$verific$n37$7915 $flatten\inst_wrapper.\m1_decoder.$verific$n38$7916 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_32$dma_ahbdec.v:248$8084: { $flatten\inst_wrapper.\m1_decoder.$verific$n45$7918 $flatten\inst_wrapper.\m1_decoder.$verific$n46$7919 $flatten\inst_wrapper.\m1_decoder.$verific$n47$7920 $flatten\inst_wrapper.\m1_decoder.$verific$n48$7921 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_38$dma_ahbdec.v:259$8092: { $flatten\inst_wrapper.\m1_decoder.$verific$n55$7923 $flatten\inst_wrapper.\m1_decoder.$verific$n56$7924 $flatten\inst_wrapper.\m1_decoder.$verific$n57$7925 $flatten\inst_wrapper.\m1_decoder.$verific$n58$7926 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_44$dma_ahbdec.v:270$8100: { $flatten\inst_wrapper.\m1_decoder.$verific$n65$7928 $flatten\inst_wrapper.\m1_decoder.$verific$n66$7929 $flatten\inst_wrapper.\m1_decoder.$verific$n67$7930 $flatten\inst_wrapper.\m1_decoder.$verific$n68$7931 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_50$dma_ahbdec.v:281$8108: { $flatten\inst_wrapper.\m1_decoder.$verific$n75$7933 $flatten\inst_wrapper.\m1_decoder.$verific$n76$7934 $flatten\inst_wrapper.\m1_decoder.$verific$n77$7935 $flatten\inst_wrapper.\m1_decoder.$verific$n78$7936 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_56$dma_ahbdec.v:292$8116: { $flatten\inst_wrapper.\m1_decoder.$verific$n85$7938 $flatten\inst_wrapper.\m1_decoder.$verific$n86$7939 $flatten\inst_wrapper.\m1_decoder.$verific$n87$7940 $flatten\inst_wrapper.\m1_decoder.$verific$n88$7941 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_62$dma_ahbdec.v:302$8124: { $flatten\inst_wrapper.\m1_decoder.$verific$n95$7943 $flatten\inst_wrapper.\m1_decoder.$verific$n96$7944 $flatten\inst_wrapper.\m1_decoder.$verific$n97$7945 $flatten\inst_wrapper.\m1_decoder.$verific$n98$7946 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_68$dma_ahbdec.v:313$8132: { $flatten\inst_wrapper.\m1_decoder.$verific$n105$7948 $flatten\inst_wrapper.\m1_decoder.$verific$n106$7949 $flatten\inst_wrapper.\m1_decoder.$verific$n107$7950 $flatten\inst_wrapper.\m1_decoder.$verific$n108$7951 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_74$dma_ahbdec.v:324$8140: { $flatten\inst_wrapper.\m1_decoder.$verific$n115$7953 $flatten\inst_wrapper.\m1_decoder.$verific$n116$7954 $flatten\inst_wrapper.\m1_decoder.$verific$n117$7955 $flatten\inst_wrapper.\m1_decoder.$verific$n118$7956 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_8$dma_ahbdec.v:205$8052: { $flatten\inst_wrapper.\m1_decoder.$verific$n5$7898 $flatten\inst_wrapper.\m1_decoder.$verific$n6$7899 $flatten\inst_wrapper.\m1_decoder.$verific$n7$7900 $flatten\inst_wrapper.\m1_decoder.$verific$n8$7901 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_80$dma_ahbdec.v:335$8148: { $flatten\inst_wrapper.\m1_decoder.$verific$n125$7958 $flatten\inst_wrapper.\m1_decoder.$verific$n126$7959 $flatten\inst_wrapper.\m1_decoder.$verific$n127$7960 $flatten\inst_wrapper.\m1_decoder.$verific$n128$7961 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_86$dma_ahbdec.v:346$8156: { $flatten\inst_wrapper.\m1_decoder.$verific$n135$7963 $flatten\inst_wrapper.\m1_decoder.$verific$n136$7964 $flatten\inst_wrapper.\m1_decoder.$verific$n137$7965 $flatten\inst_wrapper.\m1_decoder.$verific$n138$7966 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_92$dma_ahbdec.v:357$8164: { $flatten\inst_wrapper.\m1_decoder.$verific$n145$7968 $flatten\inst_wrapper.\m1_decoder.$verific$n146$7969 $flatten\inst_wrapper.\m1_decoder.$verific$n147$7970 $flatten\inst_wrapper.\m1_decoder.$verific$n148$7971 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_98$dma_ahbdec.v:368$8172: { $flatten\inst_wrapper.\m1_decoder.$verific$n155$7973 $flatten\inst_wrapper.\m1_decoder.$verific$n156$7974 $flatten\inst_wrapper.\m1_decoder.$verific$n157$7975 $flatten\inst_wrapper.\m1_decoder.$verific$n158$7976 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_14$dma_ahbmux.v:282$9819: { $flatten\inst_wrapper.\m1_mux.$verific$n7$9715 $flatten\inst_wrapper.\m1_mux.$verific$n8$9716 $flatten\inst_wrapper.\m1_mux.$verific$n9$9717 $flatten\inst_wrapper.\m1_mux.$verific$n10$9718 $flatten\inst_wrapper.\m1_mux.$verific$n11$9719 $flatten\inst_wrapper.\m1_mux.$verific$n12$9720 $flatten\inst_wrapper.\m1_mux.$verific$n13$9721 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_24$dma_ahbmux.v:309$9831: { $flatten\inst_wrapper.\m1_mux.$verific$n20$9724 $flatten\inst_wrapper.\m1_mux.$verific$n21$9725 $flatten\inst_wrapper.\m1_mux.$verific$n22$9726 $flatten\inst_wrapper.\m1_mux.$verific$n23$9727 $flatten\inst_wrapper.\m1_mux.$verific$n24$9728 $flatten\inst_wrapper.\m1_mux.$verific$n25$9729 $flatten\inst_wrapper.\m1_mux.$verific$n26$9730 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 28 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575 in front of them:
        $flatten\inst_wrapper.\ahb_mst0.$verific$i291$dma_ahbmst.v:939$9555
        $flatten\inst_wrapper.\ahb_mst0.$verific$i297$dma_ahbmst.v:940$9558

    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575 in front of them:
        $flatten\inst_wrapper.\ahb_mst0.$verific$i288$dma_ahbmst.v:939$9552
        $flatten\inst_wrapper.\ahb_mst0.$verific$i294$dma_ahbmst.v:940$9557

    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst1.$verific$select_360$dma_ahbmst.v:978$8875 in front of them:
        $flatten\inst_wrapper.\ahb_mst1.$verific$i309$dma_ahbmst.v:939$8855
        $flatten\inst_wrapper.\ahb_mst1.$verific$i315$dma_ahbmst.v:940$8858

    Found cells that share an operand and can be merged by moving the $pmux $flatten\inst_wrapper.\ahb_mst1.$verific$select_360$dma_ahbmst.v:978$8875 in front of them:
        $flatten\inst_wrapper.\ahb_mst1.$verific$i306$dma_ahbmst.v:939$8852
        $flatten\inst_wrapper.\ahb_mst1.$verific$i312$dma_ahbmst.v:940$8857


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrdy_df_reg$dma_ahbmux.v:359$9859 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wrq_reg$dma_fifo.v:356$19929 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$add_cfx_reg$dma_ahbmst.v:1088$9635 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_arb_st_reg$dma_engine.v:1269$19456 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_ff_flush_d1_reg$dma_engine.v:1364$19488 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$rf_sel_d1_reg$dma_ctlrf.v:1475$11554 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_tc_reg$dma_ctlrf.v:1721$11905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_reg$dma_ctlrf.v:1715$11903 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_err_reg$dma_ctlrf.v:1727$11907 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ctl_rf.$verific$be_d1_reg$dma_ctlrf.v:1469$11550 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb3.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb2.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb1.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb0.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$vld_req_any_d1_reg$dma_chsel.v:868$10633 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_tc_reg$dma_chsel.v:1243$10745 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd2_reg$dma_chsel.v:485$10486 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd1_reg$dma_chsel.v:459$10483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_ack_reg$dma_chsel.v:1085$10698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$de_stup_d1_reg$dma_chsel.v:905$10648 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($aldff) from module wrapper_dma.
Removing never-active CLR on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Removing never-active ARST on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_reg_reg$dma_ahbslv.v:315$10067 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$br_st_reg$dma_ahbslv.v:407$10124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$8726 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$add_cfx_reg$dma_ahbmst.v:1088$8935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$9441 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($aldff) from module wrapper_dma.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 14 unused cells and 173 unused wires.
<suppressed ~15 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking wrapper_dma.inst_wrapper.ahb_mst0.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.ahb_mst1.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.m1_mux.mux_no as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.mux_noi, Q = \inst_wrapper.m1_mux.mux_no).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.m1_mux.df_cmd }, Q = \inst_wrapper.m1_mux.hrp_df).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.hsel_df, Q = \inst_wrapper.m1_mux.hrmxnof).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n539$19759, Q = \inst_wrapper.dma_fifo.part_wd).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n601$19785, Q = \inst_wrapper.dma_fifo.ff_fram_wado).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n633$19789, Q = \inst_wrapper.dma_fifo.ff_fram_radx).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n483$19734, Q = \inst_wrapper.dma_fifo.ff_cnv_q_vld).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n699$19797, Q = \inst_wrapper.dma_fifo.ff_cnt).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb3i, Q = \inst_wrapper.dma_fifo.cnv_bt3).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb2i, Q = \inst_wrapper.dma_fifo.cnv_bt2).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb1i, Q = \inst_wrapper.dma_fifo.cnv_bt1).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb0i, Q = \inst_wrapper.dma_fifo.cnv_bt0).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n291$19771, Q = \inst_wrapper.dma_fifo.cbe).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1788$19114, Q = \inst_wrapper.de.upk_cnt1).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1767$19111, Q = \inst_wrapper.de.upk_cnt0).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1632$19104, Q = \inst_wrapper.de.tsz_cnt).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1488$19011, Q = \inst_wrapper.de.st_rd_msk).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n760$18920, Q = \inst_wrapper.de.m1_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n750$18917, Q = \inst_wrapper.de.m0_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n783$18932, Q = \inst_wrapper.de.m0_arb_st).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n217$19058, Q = \inst_wrapper.de.de_mllp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1468$19000, Q = \inst_wrapper.de.de_err_notify).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1556$19099, Q = \inst_wrapper.de.bst_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n231$18440, Q = \inst_wrapper.ctl_rf.c7_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c7_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n308$18394, Q = \inst_wrapper.ctl_rf.c7_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n304$18390, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n305$18391, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c7_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c7_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c7_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c7_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n114$18346, Q = \inst_wrapper.ctl_rf.c7_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c7_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c7_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c7_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n261$18444, Q = \inst_wrapper.ctl_rf.c7_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n309$18395, Q = \inst_wrapper.ctl_rf.c7_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c7_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n306$18392, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n307$18393, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1218$18491, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1216$18489, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1195$18471, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1193$18469, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1191$18467, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1189$18465, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c7_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n28$18319, Q = \inst_wrapper.ctl_rf.c7_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1213$18487, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1211$18485, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1209$18483, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1207$18481, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n45$18328, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n86$18429, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1204$18479, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1202$18477, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1200$18475, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1198$18473, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n198$18365, Q = \inst_wrapper.ctl_rf.c7_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n334$18401, Q = \inst_wrapper.ctl_rf.c7_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c7_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n231$17989, Q = \inst_wrapper.ctl_rf.c6_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c6_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n308$17943, Q = \inst_wrapper.ctl_rf.c6_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n304$17939, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n305$17940, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c6_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c6_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c6_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c6_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n114$17895, Q = \inst_wrapper.ctl_rf.c6_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c6_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c6_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c6_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n261$17993, Q = \inst_wrapper.ctl_rf.c6_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n309$17944, Q = \inst_wrapper.ctl_rf.c6_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c6_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n306$17941, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n307$17942, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1218$18040, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1216$18038, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1195$18020, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1193$18018, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1191$18016, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1189$18014, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c6_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n28$17868, Q = \inst_wrapper.ctl_rf.c6_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1213$18036, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1211$18034, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1209$18032, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1207$18030, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n45$17877, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n86$17978, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1204$18028, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1202$18026, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1200$18024, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1198$18022, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n198$17914, Q = \inst_wrapper.ctl_rf.c6_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n334$17950, Q = \inst_wrapper.ctl_rf.c6_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c6_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n231$17538, Q = \inst_wrapper.ctl_rf.c5_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c5_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n308$17492, Q = \inst_wrapper.ctl_rf.c5_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n304$17488, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n305$17489, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c5_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c5_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c5_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c5_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n114$17444, Q = \inst_wrapper.ctl_rf.c5_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c5_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c5_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c5_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n261$17542, Q = \inst_wrapper.ctl_rf.c5_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n309$17493, Q = \inst_wrapper.ctl_rf.c5_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c5_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n306$17490, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n307$17491, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1218$17589, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1216$17587, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1195$17569, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1193$17567, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1191$17565, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1189$17563, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c5_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n28$17417, Q = \inst_wrapper.ctl_rf.c5_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1213$17585, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1211$17583, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1209$17581, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1207$17579, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n45$17426, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n86$17527, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1204$17577, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1202$17575, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1200$17573, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1198$17571, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n198$17463, Q = \inst_wrapper.ctl_rf.c5_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n334$17499, Q = \inst_wrapper.ctl_rf.c5_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c5_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n231$17087, Q = \inst_wrapper.ctl_rf.c4_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c4_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n308$17041, Q = \inst_wrapper.ctl_rf.c4_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n304$17037, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n305$17038, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c4_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c4_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c4_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c4_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n114$16993, Q = \inst_wrapper.ctl_rf.c4_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c4_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c4_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c4_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n261$17091, Q = \inst_wrapper.ctl_rf.c4_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n309$17042, Q = \inst_wrapper.ctl_rf.c4_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c4_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n306$17039, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n307$17040, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1218$17138, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1216$17136, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1195$17118, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1193$17116, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1191$17114, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1189$17112, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c4_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n28$16966, Q = \inst_wrapper.ctl_rf.c4_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1213$17134, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1211$17132, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1209$17130, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1207$17128, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n45$16975, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n86$17076, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1204$17126, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1202$17124, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1200$17122, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1198$17120, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n198$17012, Q = \inst_wrapper.ctl_rf.c4_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n334$17048, Q = \inst_wrapper.ctl_rf.c4_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c4_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n231$16636, Q = \inst_wrapper.ctl_rf.c3_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c3_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n308$16590, Q = \inst_wrapper.ctl_rf.c3_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n304$16586, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n305$16587, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c3_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c3_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c3_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c3_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n114$16542, Q = \inst_wrapper.ctl_rf.c3_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c3_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c3_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c3_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n261$16640, Q = \inst_wrapper.ctl_rf.c3_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n309$16591, Q = \inst_wrapper.ctl_rf.c3_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c3_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n306$16588, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n307$16589, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1218$16687, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1216$16685, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1195$16667, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1193$16665, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1191$16663, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1189$16661, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c3_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n28$16515, Q = \inst_wrapper.ctl_rf.c3_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1213$16683, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1211$16681, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1209$16679, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1207$16677, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n45$16524, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n86$16625, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1204$16675, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1202$16673, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1200$16671, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1198$16669, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n198$16561, Q = \inst_wrapper.ctl_rf.c3_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n334$16597, Q = \inst_wrapper.ctl_rf.c3_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c3_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n231$16185, Q = \inst_wrapper.ctl_rf.c2_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c2_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n308$16139, Q = \inst_wrapper.ctl_rf.c2_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n304$16135, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n305$16136, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c2_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c2_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c2_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c2_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n114$16091, Q = \inst_wrapper.ctl_rf.c2_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c2_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c2_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c2_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n261$16189, Q = \inst_wrapper.ctl_rf.c2_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n309$16140, Q = \inst_wrapper.ctl_rf.c2_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c2_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n306$16137, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n307$16138, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1218$16236, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1216$16234, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1195$16216, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1193$16214, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1191$16212, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1189$16210, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c2_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n28$16064, Q = \inst_wrapper.ctl_rf.c2_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1213$16232, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1211$16230, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1209$16228, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1207$16226, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n45$16073, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n86$16174, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1204$16224, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1202$16222, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1200$16220, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1198$16218, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n198$16110, Q = \inst_wrapper.ctl_rf.c2_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n334$16146, Q = \inst_wrapper.ctl_rf.c2_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c2_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n231$15734, Q = \inst_wrapper.ctl_rf.c1_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c1_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n308$15688, Q = \inst_wrapper.ctl_rf.c1_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n304$15684, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n305$15685, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c1_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c1_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c1_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c1_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n114$15640, Q = \inst_wrapper.ctl_rf.c1_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c1_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c1_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c1_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n261$15738, Q = \inst_wrapper.ctl_rf.c1_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n309$15689, Q = \inst_wrapper.ctl_rf.c1_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c1_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n306$15686, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n307$15687, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1218$15785, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1216$15783, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1195$15765, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1193$15763, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1191$15761, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1189$15759, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c1_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n28$15613, Q = \inst_wrapper.ctl_rf.c1_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1213$15781, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1211$15779, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1209$15777, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1207$15775, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n45$15622, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n86$15723, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1204$15773, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1202$15771, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1200$15769, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1198$15767, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n198$15659, Q = \inst_wrapper.ctl_rf.c1_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n334$15695, Q = \inst_wrapper.ctl_rf.c1_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c1_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n231$15283, Q = \inst_wrapper.ctl_rf.c0_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c0_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n308$15237, Q = \inst_wrapper.ctl_rf.c0_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n304$15233, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n305$15234, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c0_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c0_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c0_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c0_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n114$15189, Q = \inst_wrapper.ctl_rf.c0_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c0_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c0_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c0_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n261$15287, Q = \inst_wrapper.ctl_rf.c0_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n309$15238, Q = \inst_wrapper.ctl_rf.c0_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c0_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n306$15235, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n307$15236, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1218$15334, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1216$15332, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1195$15314, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1193$15312, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1191$15310, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1189$15308, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c0_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n28$15162, Q = \inst_wrapper.ctl_rf.c0_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1213$15330, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1211$15328, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1209$15326, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1207$15324, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n45$15171, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n86$15272, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1204$15322, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1202$15320, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1200$15318, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1198$15316, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n198$15208, Q = \inst_wrapper.ctl_rf.c0_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n334$15244, Q = \inst_wrapper.ctl_rf.c0_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c0_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3755$11243, Q = \inst_wrapper.ctl_rf.tc [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3764$11245, Q = \inst_wrapper.ctl_rf.tc [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3773$11247, Q = \inst_wrapper.ctl_rf.tc [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3782$11249, Q = \inst_wrapper.ctl_rf.tc [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3791$11251, Q = \inst_wrapper.ctl_rf.tc [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3800$11253, Q = \inst_wrapper.ctl_rf.tc [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3809$11255, Q = \inst_wrapper.ctl_rf.tc [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3818$11257, Q = \inst_wrapper.ctl_rf.tc [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0, Q = \inst_wrapper.ctl_rf.sync).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.m1end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.m0end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3923$11267, Q = \inst_wrapper.ctl_rf.err [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3941$11271, Q = \inst_wrapper.ctl_rf.err [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3959$11275, Q = \inst_wrapper.ctl_rf.err [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3977$11279, Q = \inst_wrapper.ctl_rf.err [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3995$11283, Q = \inst_wrapper.ctl_rf.err [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4013$11287, Q = \inst_wrapper.ctl_rf.err [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4031$11291, Q = \inst_wrapper.ctl_rf.err [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4049$11295, Q = \inst_wrapper.ctl_rf.err [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.dmacen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3932$11269, Q = \inst_wrapper.ctl_rf.abt [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3950$11273, Q = \inst_wrapper.ctl_rf.abt [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3968$11277, Q = \inst_wrapper.ctl_rf.abt [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3986$11281, Q = \inst_wrapper.ctl_rf.abt [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4004$11285, Q = \inst_wrapper.ctl_rf.abt [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4022$11289, Q = \inst_wrapper.ctl_rf.abt [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4040$11293, Q = \inst_wrapper.ctl_rf.abt [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4058$11297, Q = \inst_wrapper.ctl_rf.abt [7]).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb3.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb3.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb2.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb2.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb1.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb1.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.\dma_rrarb0.$verific$state_reg$dma_rrarb.v:74$20139 ($adff) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state, Q = \inst_wrapper.ch_sel.dma_rrarb0.state).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.ch_sel.fix_pri_sx }, Q = \inst_wrapper.ch_sel.fix_pri_sel).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ch_sel.$verific$n500$10269, Q = \inst_wrapper.ch_sel.arb_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($adff) from module wrapper_dma (D = \hwrite, Q = \inst_wrapper.ahb_slv.slv_wr_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($adff) from module wrapper_dma (D = \hsize, Q = \inst_wrapper.ahb_slv.slv_sz_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($adff) from module wrapper_dma (D = \hprot, Q = \inst_wrapper.ahb_slv.slv_pt_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n661$9922, Q = \inst_wrapper.ahb_slv.slv_br_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($adff) from module wrapper_dma (D = \haddr, Q = \inst_wrapper.ahb_slv.slv_ad_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n758$9989, Q = \inst_wrapper.ahb_slv.hresp_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n735$9948, Q = \inst_wrapper.ahb_slv.hreadyout_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.hrdtgb3 \inst_wrapper.ahb_slv.hrdtgb2 \inst_wrapper.ahb_slv.hrdtgb1 \inst_wrapper.ahb_slv.hrdtgb0 }, Q = \inst_wrapper.ahb_slv.hrdata_reg).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.h1rdtib3 \inst_wrapper.ahb_slv.h1rdtib2 \inst_wrapper.ahb_slv.h1rdtib1 \inst_wrapper.ahb_slv.h1rdtib0 }, Q = \inst_wrapper.ahb_slv.hrdata_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst1.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n4101$8471, Q = \inst_wrapper.ahb_mst1.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.haddro [1:0], Q = \inst_wrapper.ahb_mst1.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n3100$8351, Q = \inst_wrapper.ahb_mst1.m0_m1_diff_tx).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n2380$8328, Q = \inst_wrapper.ahb_mst1.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_wdt, Q = \inst_wrapper.ahb_mst1.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [1:0], Q = \inst_wrapper.ahb_mst1.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [2], Q = \inst_wrapper.ahb_mst1.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_prot, Q = \inst_wrapper.ahb_mst1.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst1.mux_bst [0] }, Q = \inst_wrapper.ahb_mst1.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [31:16], Q = \inst_wrapper.ahb_mst1.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [15:0], Q = \inst_wrapper.ahb_mst1.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.ad_addin2 [16], Q = \inst_wrapper.ahb_mst1.adin_is_neg).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst0.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3659$9208, Q = \inst_wrapper.ahb_mst0.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.haddro [1:0], Q = \inst_wrapper.ahb_mst0.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n2662$9090, Q = \inst_wrapper.ahb_mst0.m0_m1_diff_tx).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n1980$9067, Q = \inst_wrapper.ahb_mst0.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_wdt, Q = \inst_wrapper.ahb_mst0.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [1:0], Q = \inst_wrapper.ahb_mst0.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [2], Q = \inst_wrapper.ahb_mst0.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3638$9200, Q = \inst_wrapper.ahb_mst0.hreqo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($adff) from module wrapper_dma (D = { \inst_wrapper.ch_sel.arb_chcsr_reg [20:18] 1'0 }, Q = \inst_wrapper.ahb_mst0.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst0.mux_bst [0] }, Q = \inst_wrapper.ahb_mst0.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [31:16], Q = \inst_wrapper.ahb_mst0.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [15:0], Q = \inst_wrapper.ahb_mst0.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.ad_addin2 [16], Q = \inst_wrapper.ahb_mst0.adin_is_neg).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22208 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22208 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22207 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22172 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22172 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22134 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21072 ($adffe) from module wrapper_dma.

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 164 unused cells and 164 unused wires.
<suppressed ~169 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~833 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
Removed 22 multiplexer ports.
<suppressed ~469 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$21089 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$21091 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$21090 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$21092 ($adffe) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21092 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22187 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22154 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21090 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21091 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$21089 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21080 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21080 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21080 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21083 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21074 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21123 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21120 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 3 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 4 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 7 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 8 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 9 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 10 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 1-bit at position 0 on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($adff) from module wrapper_dma.

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 116 unused cells and 692 unused wires.
<suppressed ~244 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~67 debug messages>

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 3/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 4/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 5/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 7/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 8/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
Removed 8 multiplexer ports.
<suppressed ~419 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\de.$verific$reduce_nor_220$dma_engine.v:1010$19314: { $flatten\inst_wrapper.\de.$verific$n621$18857 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n626$18862 $flatten\inst_wrapper.\de.$verific$n627$18863 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 1 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 10 unused cells and 71 unused wires.
<suppressed ~18 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~419 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.63. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22002 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22006 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22010 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22014 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22018 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22022 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22026 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22037 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22041 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22045 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22049 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22053 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22057 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22061 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22072 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22076 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22080 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22084 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22088 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22092 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22096 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22105 ($ne).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22109 ($ne).
Removed top 1 bits (of 4) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22113 ($ne).
Removed top 10 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22117 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22119 ($ne).
Removed top 8 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22121 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22123 ($ne).
Removed top 9 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22125 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22127 ($ne).
Removed top 8 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22129 ($ne).
Removed top 7 bits (of 11) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22131 ($ne).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$22168 ($ne).
Removed top 2 bits (of 3) from mux cell wrapper_dma.$flatten\inst5.$verific$mux_3$wrapper_dma.v:626$20222 ($mux).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_539$dma_ahbmst.v:467$9391 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_539$dma_ahbmst.v:467$9391 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_539$dma_ahbmst.v:467$9391 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_527$dma_ahbmst.v:416$9365 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_521$dma_ahbmst.v:415$9695 ($not).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_398$dma_ahbmst.v:1031$9619 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_397$dma_ahbmst.v:1030$9618 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_396$dma_ahbmst.v:1029$9617 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_395$dma_ahbmst.v:1028$9616 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_394$dma_ahbmst.v:1027$9615 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_393$dma_ahbmst.v:1026$9614 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_340$dma_ahbmst.v:976$9571 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_21$dma_ahbmst.v:378$9340 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_180$dma_ahbmst.v:711$9478 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_179$dma_ahbmst.v:710$9477 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_557$dma_ahbmst.v:523$9415 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_550$dma_ahbmst.v:520$9410 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20514 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20512 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20511 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20509 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20508 ($mux).
Removed top 14 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20507 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:60:execute$20506 ($mux).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_416$dma_ahbmst.v:1031$8919 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_415$dma_ahbmst.v:1030$8918 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_414$dma_ahbmst.v:1029$8917 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_413$dma_ahbmst.v:1028$8916 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_412$dma_ahbmst.v:1027$8915 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_411$dma_ahbmst.v:1026$8914 ($eq).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_358$dma_ahbmst.v:976$8871 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_21$dma_ahbmst.v:378$8619 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_196$dma_ahbmst.v:711$8777 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_195$dma_ahbmst.v:710$8776 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20549 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20547 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20546 ($mux).
Removed top 1 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20544 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20543 ($mux).
Removed top 14 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20542 ($mux).
Removed top 16 bits (of 17) from mux cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:60:execute$20541 ($mux).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_74$dma_ahbslv.v:324$10071 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_37$dma_ahbslv.v:279$10039 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_148$dma_ahbslv.v:417$10131 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_132$dma_ahbslv.v:396$10116 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_131$dma_ahbslv.v:394$10115 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_78$dma_chsel.v:525$10499 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_71$dma_chsel.v:522$10498 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_64$dma_chsel.v:519$10497 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_262$dma_chsel.v:855$10621 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_232$dma_chsel.v:796$10589 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_224$dma_chsel.v:776$10579 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_216$dma_chsel.v:756$10569 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_208$dma_chsel.v:736$10559 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_200$dma_chsel.v:716$10549 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_192$dma_chsel.v:696$10539 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_184$dma_chsel.v:675$10529 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_176$dma_chsel.v:657$10519 ($eq).
Removed top 4 bits (of 25) from FF cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($adff).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20447 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20445 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20444 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20442 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20441 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20440 ($mux).
Removed top 10 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:60:execute$20439 ($mux).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_998$dma_ctlrf.v:2009$11962 ($ne).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_986$dma_ctlrf.v:1992$11961 ($ne).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_974$dma_ctlrf.v:1975$11960 ($ne).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_476$dma_ctlrf.v:1534$11640 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_473$dma_ctlrf.v:1533$11637 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_466$dma_ctlrf.v:1527$11630 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_463$dma_ctlrf.v:1526$11627 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_456$dma_ctlrf.v:1520$11620 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_453$dma_ctlrf.v:1519$11617 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_446$dma_ctlrf.v:1513$11610 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_443$dma_ctlrf.v:1512$11607 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_436$dma_ctlrf.v:1506$11600 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_433$dma_ctlrf.v:1505$11597 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_426$dma_ctlrf.v:1499$11590 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_423$dma_ctlrf.v:1498$11587 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_416$dma_ctlrf.v:1492$11580 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_413$dma_ctlrf.v:1491$11577 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_406$dma_ctlrf.v:1486$11570 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_403$dma_ctlrf.v:1485$11567 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_400$dma_ctlrf.v:1480$11564 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_397$dma_ctlrf.v:1479$11561 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_394$dma_ctlrf.v:1478$11558 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_391$dma_ctlrf.v:1477$11555 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_225$dma_ctlrf.v:1292$11516 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_12$dma_ctlrf.v:984$11482 ($eq).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$and_1971$dma_ctlrf.v:2074$11967 ($and).
Removed top 24 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:60:execute$20359 ($mux).
Removed top 8 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:60:execute$20358 ($mux).
Removed top 24 bits (of 32) from mux cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:60:execute$20355 ($mux).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
Removed top 1 bits (of 3) from port A of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 1 bits (of 3) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 4 bits (of 11) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316 ($pmux).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_696$dma_engine.v:1670$19671 ($eq).
Removed top 10 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_692$dma_engine.v:1668$19667 ($eq).
Removed top 11 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_690$dma_engine.v:1667$19665 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_666$dma_engine.v:1647$19644 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_664$dma_engine.v:1646$19642 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_660$dma_engine.v:1644$19638 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_658$dma_engine.v:1643$19636 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_631$dma_engine.v:1599$19615 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_580$dma_engine.v:1568$19591 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_400$dma_engine.v:1224$19447 ($eq).
Removed top 1 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_214$dma_engine.v:973$19307 ($eq).
Removed top 2 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_211$dma_engine.v:952$19304 ($eq).
Removed top 3 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_210$dma_engine.v:941$19303 ($eq).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_209$dma_engine.v:924$19302 ($eq).
Removed top 1 bits (of 2) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20272 ($mux).
Removed top 2 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20263 ($mux).
Removed top 4 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20262 ($mux).
Removed top 6 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20261 ($mux).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_71$dma_fifo.v:252$19843 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_70$dma_fifo.v:251$19842 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_39$dma_fifo.v:200$19826 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_37$dma_fifo.v:199$19824 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968 ($add).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954 ($add).
Removed top 1 bits (of 4) from port A of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$LessThan_45$dma_fifo.v:203$19832 ($lt).
Removed top 1 bits (of 4) from port A of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$LessThan_43$dma_fifo.v:202$19830 ($lt).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_96$dma_ahbdec.v:366$8168 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_95$dma_ahbdec.v:365$8167 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_94$dma_ahbdec.v:364$8166 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_90$dma_ahbdec.v:355$8160 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_89$dma_ahbdec.v:354$8159 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_88$dma_ahbdec.v:353$8158 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_84$dma_ahbdec.v:344$8152 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_83$dma_ahbdec.v:343$8151 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_82$dma_ahbdec.v:342$8150 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_78$dma_ahbdec.v:333$8144 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_77$dma_ahbdec.v:332$8143 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_76$dma_ahbdec.v:331$8142 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_72$dma_ahbdec.v:322$8136 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_71$dma_ahbdec.v:321$8135 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_70$dma_ahbdec.v:320$8134 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_66$dma_ahbdec.v:311$8128 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_65$dma_ahbdec.v:310$8127 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_64$dma_ahbdec.v:309$8126 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_60$dma_ahbdec.v:300$8120 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_6$dma_ahbdec.v:203$8048 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_59$dma_ahbdec.v:299$8119 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_58$dma_ahbdec.v:298$8118 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_54$dma_ahbdec.v:290$8112 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_53$dma_ahbdec.v:289$8111 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_52$dma_ahbdec.v:288$8110 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_5$dma_ahbdec.v:202$8047 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_48$dma_ahbdec.v:279$8104 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_47$dma_ahbdec.v:278$8103 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_46$dma_ahbdec.v:277$8102 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_42$dma_ahbdec.v:268$8096 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_41$dma_ahbdec.v:267$8095 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_40$dma_ahbdec.v:266$8094 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_4$dma_ahbdec.v:201$8046 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_36$dma_ahbdec.v:257$8088 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_35$dma_ahbdec.v:256$8087 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_34$dma_ahbdec.v:255$8086 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_30$dma_ahbdec.v:246$8080 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_29$dma_ahbdec.v:245$8079 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_28$dma_ahbdec.v:244$8078 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_24$dma_ahbdec.v:235$8072 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_23$dma_ahbdec.v:234$8071 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_22$dma_ahbdec.v:233$8070 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_18$dma_ahbdec.v:224$8064 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_17$dma_ahbdec.v:223$8063 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_16$dma_ahbdec.v:222$8062 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_12$dma_ahbdec.v:213$8056 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_11$dma_ahbdec.v:212$8055 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_10$dma_ahbdec.v:211$8054 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_9$dma_ahbmux.v:270$9812 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_8$dma_ahbmux.v:267$9811 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_7$dma_ahbmux.v:264$9810 ($eq).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_6$dma_ahbmux.v:261$9809 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_21$dma_ahbmux.v:303$9826 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_20$dma_ahbmux.v:300$9825 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_19$dma_ahbmux.v:297$9824 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_18$dma_ahbmux.v:294$9823 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_17$dma_ahbmux.v:291$9822 ($eq).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_16$dma_ahbmux.v:288$9821 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_11$dma_ahbmux.v:276$9814 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_10$dma_ahbmux.v:273$9813 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_527$dma_ahbmst.v:416$9365 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_521$dma_ahbmst.v:415$9695 ($not).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 4 bits (of 9) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:60:execute$20266 ($mux).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_550$dma_ahbmst.v:520$9410 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_550$dma_ahbmst.v:520$9410 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_557$dma_ahbmst.v:523$9415 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_557$dma_ahbmst.v:523$9415 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20575.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20585.
Removed top 2 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20590.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20595.
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20605.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20615.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20625.
Removed top 32 bits (of 64) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20630.
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20635.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20645.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20655.
Removed top 3 bits (of 4) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20665.
Removed top 6 bits (of 8) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20675.
Removed top 96 bits (of 128) from wire wrapper_dma.$auto$bmuxmap.cc:58:execute$20685.
Removed top 1 bits (of 68) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:58:execute$20505.
Removed top 1 bits (of 34) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$auto$bmuxmap.cc:58:execute$20510.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1020$9242.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n109$9216.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1218$9246.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n2062$9279.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n208$9219.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n274$9221.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n307$9222.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n340$9223.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n43$9214.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n451$9226.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n484$9227.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n517$9228.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n550$9229.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n583$9230.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n649$9232.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n682$9233.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n715$9234.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n748$9235.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n76$9215.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n814$9237.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n847$9238.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n880$9239.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n987$9241.
Removed top 1 bits (of 68) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:58:execute$20540.
Removed top 1 bits (of 34) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$auto$bmuxmap.cc:58:execute$20545.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n110$8479.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1252$8512.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1450$8516.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1483$8517.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1516$8518.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1549$8519.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1582$8520.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1615$8521.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1648$8522.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1681$8523.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n176$8481.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1826$8527.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1872$8531.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1905$8532.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1938$8533.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2004$8535.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2037$8536.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2105$8538.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2138$8539.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2172$8540.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2205$8541.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2238$8542.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2271$8543.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2304$8544.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n242$8483.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2467$8557.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2500$8558.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2533$8559.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2566$8560.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2599$8561.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n308$8485.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n341$8486.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n374$8487.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n407$8488.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n44$8477.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n440$8489.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n473$8490.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n551$8492.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n650$8495.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n683$8496.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n815$8500.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n848$8501.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n881$8502.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n947$8504.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$n674$9979.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$n677$9980.
Removed top 10 bits (of 128) from wire wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:58:execute$20438.
Removed top 10 bits (of 64) from wire wrapper_dma.$flatten\inst_wrapper.\ch_sel.$auto$bmuxmap.cc:58:execute$20443.
Removed top 64 bits (of 256) from wire wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:58:execute$20354.
Removed top 32 bits (of 128) from wire wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$auto$bmuxmap.cc:58:execute$20363.
Removed top 1 bits (of 4) from wire wrapper_dma.$flatten\inst_wrapper.\de.$auto$bmuxmap.cc:58:execute$20270.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n1754$19107.
Removed top 6 bits (of 7) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n464$19061.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n488$19064.
Removed top 2 bits (of 3) from wire wrapper_dma.h0burst.
Removed top 2 bits (of 3) from wire wrapper_dma.h1burst.

yosys> peepopt

3.64. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 117 unused wires.
<suppressed ~3 debug messages>

yosys> bmuxmap

3.66. Executing BMUXMAP pass.

yosys> demuxmap

3.67. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.68. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wrapper_dma:
  creating $macc model for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
  creating $macc model for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
  creating $macc model for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
  creating $macc model for $flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954 ($add).
  creating $macc model for $flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968 ($add).
  creating $alu model for $macc $flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968.
  creating $alu model for $macc $flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954.
  creating $alu model for $macc $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629.
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_41$dma_fifo.v:201$19828 ($lt): new $alu
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_43$dma_fifo.v:202$19830 ($lt): new $alu
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_45$dma_fifo.v:203$19832 ($lt): new $alu
  creating $alu model for $flatten\inst_wrapper.\dma_fifo.$verific$equal_47$dma_fifo.v:204$19834 ($eq): merged with $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_41$dma_fifo.v:201$19828.
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_45$dma_fifo.v:203$19832: $auto$alumacc.cc:485:replace_alu$22329
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_43$dma_fifo.v:202$19830: $auto$alumacc.cc:485:replace_alu$22334
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$LessThan_41$dma_fifo.v:201$19828, $flatten\inst_wrapper.\dma_fifo.$verific$equal_47$dma_fifo.v:204$19834: $auto$alumacc.cc:485:replace_alu$22339
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629: $auto$alumacc.cc:485:replace_alu$22350
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929: $auto$alumacc.cc:485:replace_alu$22353
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382: $auto$alumacc.cc:485:replace_alu$22356
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833: $auto$alumacc.cc:485:replace_alu$22359
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284: $auto$alumacc.cc:485:replace_alu$22362
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735: $auto$alumacc.cc:485:replace_alu$22365
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186: $auto$alumacc.cc:485:replace_alu$22368
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637: $auto$alumacc.cc:485:replace_alu$22371
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088: $auto$alumacc.cc:485:replace_alu$22374
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539: $auto$alumacc.cc:485:replace_alu$22377
  creating $alu cell for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624: $auto$alumacc.cc:485:replace_alu$22380
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$add_229$dma_fifo.v:419$19954: $auto$alumacc.cc:485:replace_alu$22383
  creating $alu cell for $flatten\inst_wrapper.\dma_fifo.$verific$add_253$dma_fifo.v:438$19968: $auto$alumacc.cc:485:replace_alu$22386
  created 16 $alu and 0 $macc cells.

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~8 debug messages>

yosys> opt_merge -nomux

3.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~419 debug messages>

yosys> opt_reduce

3.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.74. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.75. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 1

yosys> stat

3.78. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4353
   Number of wire bits:          25996
   Number of public wires:        2461
   Number of public wire bits:   15719
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:               3229
     $adff                          17
     $adffe                        422
     $alu                           16
     $and                          832
     $dff                            5
     $dlatch                         1
     $eq                           254
     $logic_not                     39
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          972
     $ne                            68
     $not                          182
     $or                           218
     $pmux                          49
     $reduce_and                    13
     $reduce_bool                   83
     $reduce_or                     54
     $xor                            2


yosys> memory -nomap

3.79. Executing MEMORY pass.

yosys> opt_mem

3.79.1. Executing OPT_MEM pass (optimize memories).
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 0
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 1
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 2
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 3
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 4
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 5
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 6
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 7
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 8
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 9
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 10
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 11
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 12
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 13
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 14
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 15
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 16
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 17
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 18
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 19
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 20
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 21
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 22
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 23
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 24
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 25
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 26
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 27
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 28
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 29
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 30
wrapper_dma.inst_wrapper.dma_fifo.u_ff_ram.ram_dt: removing const-0 lane 31
Performed a total of 1 transformations.

yosys> opt_mem_priority

3.79.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.79.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.79.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.79.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.79.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 11 unused cells and 20 unused wires.
<suppressed ~23 debug messages>

yosys> memory_share

3.79.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.79.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.79.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> memory_collect

3.79.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.80. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4333
   Number of wire bits:          25962
   Number of public wires:        2450
   Number of public wire bits:   15704
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3216
     $adff                          17
     $adffe                        421
     $alu                           15
     $and                          829
     $dff                            5
     $dlatch                         1
     $eq                           252
     $logic_not                     39
     $mux                          970
     $ne                            68
     $not                          182
     $or                           217
     $pmux                          49
     $reduce_and                    13
     $reduce_bool                   82
     $reduce_or                     54
     $xor                            2


yosys> muxpack

3.81. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~627 debug messages>

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> pmuxtree

3.83. Executing PMUXTREE pass.

yosys> muxpack

3.84. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22993 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22995 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22769 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22771 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22759 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22761 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22747 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22749 to a pmux with 2 cases.
Converting wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22507 ... wrapper_dma.$auto$pmuxtree.cc:65:recursive_mux_generator$22509 to a pmux with 2 cases.
Converted 10 (p)mux cells into 5 pmux cells.
<suppressed ~747 debug messages>

yosys> memory_map

3.85. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.86. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4663
   Number of wire bits:          27795
   Number of public wires:        2450
   Number of public wire bits:   15704
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3492
     $adff                          17
     $adffe                        421
     $alu                           15
     $and                          829
     $dff                            5
     $dlatch                         1
     $eq                           252
     $logic_not                     39
     $mux                         1149
     $ne                            68
     $not                          227
     $or                           260
     $pmux                           5
     $reduce_and                    13
     $reduce_bool                   82
     $reduce_or                    107
     $xor                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.87. Executing TECHMAP pass (map to technology primitives).

3.87.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.87.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.87.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~4821 debug messages>

yosys> stat

3.88. Printing statistics.

=== wrapper_dma ===

   Number of wires:               7149
   Number of wire bits:          50529
   Number of public wires:        2450
   Number of public wire bits:   15704
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17739
     $_AND_                       1381
     $_DFFE_PN0P_                 1732
     $_DFFE_PN1P_                   47
     $_DFF_PN0_                     56
     $_DFF_PN1_                      4
     $_DFF_P_                       26
     $_DLATCH_P_                     3
     $_MUX_                       9074
     $_NOT_                        660
     $_OR_                        2794
     $_XOR_                       1962


yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~3670 debug messages>

yosys> opt_merge -nomux

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~5613 debug messages>
Removed a total of 1871 cells.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 321 unused cells and 2444 unused wires.
<suppressed ~349 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2697 debug messages>

yosys> techmap -map +/techmap.v

3.106. Executing TECHMAP pass (map to technology primitives).

3.106.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

yosys> opt_muxtree

3.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.112. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$39941 ($_DFF_PN0_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25917 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25920 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25923 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25926 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25929 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25914 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$25911 ($_DFFE_PN0P_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$32763 ($_DFFE_PN0P_) from module wrapper_dma.

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 9 unused cells and 377 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~32 debug messages>

yosys> opt_muxtree

3.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.118. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$34571 ($_DFF_PN0_) from module wrapper_dma.

yosys> opt_clean

3.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 9 unused cells and 11 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.124. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 3

yosys> abc -dff

3.127. Executing ABC pass (technology mapping using ABC).

3.127.1. Summary of detected clock domains:
  200 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22062, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.de.de_st [5], arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  182 cells in clk=\HCLK, en=\inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  40 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21109, arst=!\HRSTn, srst={ }
  4 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21106, arst=!\HRSTn, srst={ }
  130 cells in clk=\HCLK, en=\inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21809, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21847, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21862, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21865, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21880, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21883, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21714, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21752, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21767, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21770, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21785, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21788, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21792, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21619, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21657, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21672, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21675, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21690, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21693, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21697, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21524, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21562, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21577, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21580, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21595, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21598, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21602, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21429, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21467, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21482, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21485, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21500, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21503, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21507, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21334, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21372, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21387, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21390, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21405, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21408, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21412, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21239, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21277, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21292, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21295, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21310, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21313, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21317, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21144, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21197, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21200, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21215, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21218, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21127, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21222, arst=!\HRSTn, srst={ }
  198 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22027, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22136, arst=!\HRSTn, srst={ }
  195 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22132, arst=!\HRSTn, srst={ }
  208 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22097, arst=!\HRSTn, srst={ }
  130 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.br_st [2], arst=!\HRSTn, srst={ }
  1241 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22149, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22146, arst=!\HRSTn, srst={ }
  56 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22142, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  249 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22178, arst=!\HRSTn, srst={ }
  161 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  161 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22162, arst=!\HRSTn, srst={ }
  115 cells in clk=\HCLK, en=\inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  53 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22214, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22205, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  211 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$22159, arst=!\HRSTn, srst={ }
  1181 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  205 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22219, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22202, arst=!\HRSTn, srst={ }
  219 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22183, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$22169, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21992, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21989, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21986, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21983, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  44 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21908, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21905, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21902, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21899, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  1751 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }

3.127.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22062, asynchronously reset by !\HRSTn
Extracted 200 gates and 230 wires to a netlist network with 29 inputs and 15 outputs.

3.127.2.1. Executing ABC.

3.127.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 35 gates and 75 wires to a netlist network with 40 inputs and 22 outputs.

3.127.3.1. Executing ABC.

3.127.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 41 gates and 87 wires to a netlist network with 46 inputs and 25 outputs.

3.127.4.1. Executing ABC.

3.127.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.de_st [5], asynchronously reset by !\HRSTn
Extracted 25 gates and 27 wires to a netlist network with 1 inputs and 12 outputs.

3.127.5.1. Executing ABC.

3.127.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.127.6.1. Executing ABC.

3.127.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 41 gates and 87 wires to a netlist network with 46 inputs and 25 outputs.

3.127.7.1. Executing ABC.

3.127.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.8.1. Executing ABC.

3.127.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.127.9.1. Executing ABC.

3.127.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.127.10.1. Executing ABC.

3.127.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 181 gates and 353 wires to a netlist network with 171 inputs and 91 outputs.

3.127.11.1. Executing ABC.

3.127.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 40 gates and 80 wires to a netlist network with 39 inputs and 39 outputs.

3.127.12.1. Executing ABC.

3.127.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21109, asynchronously reset by !\HRSTn
Extracted 13 gates and 19 wires to a netlist network with 6 inputs and 11 outputs.

3.127.13.1. Executing ABC.

3.127.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21106, asynchronously reset by !\HRSTn
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.127.14.1. Executing ABC.

3.127.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 130 gates and 196 wires to a netlist network with 65 inputs and 31 outputs.

3.127.15.1. Executing ABC.

3.127.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.127.16.1. Executing ABC.

3.127.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21809, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.17.1. Executing ABC.

3.127.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 41 gates and 79 wires to a netlist network with 37 inputs and 24 outputs.

3.127.18.1. Executing ABC.

3.127.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.19.1. Executing ABC.

3.127.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.20.1. Executing ABC.

3.127.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21847, asynchronously reset by !\HRSTn
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.127.21.1. Executing ABC.

3.127.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.127.22.1. Executing ABC.

3.127.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21862, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.23.1. Executing ABC.

3.127.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21865, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.24.1. Executing ABC.

3.127.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.25.1. Executing ABC.

3.127.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21880, asynchronously reset by !\HRSTn
Extracted 12 gates and 23 wires to a netlist network with 10 inputs and 10 outputs.

3.127.26.1. Executing ABC.

3.127.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21883, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.27.1. Executing ABC.

3.127.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21887, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.127.28.1. Executing ABC.

3.127.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.29.1. Executing ABC.

3.127.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21714, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.30.1. Executing ABC.

3.127.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.127.31.1. Executing ABC.

3.127.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.32.1. Executing ABC.

3.127.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.33.1. Executing ABC.

3.127.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21752, asynchronously reset by !\HRSTn
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.127.34.1. Executing ABC.

3.127.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.127.35.1. Executing ABC.

3.127.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21767, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.36.1. Executing ABC.

3.127.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21770, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.37.1. Executing ABC.

3.127.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.127.38.1. Executing ABC.

3.127.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21785, asynchronously reset by !\HRSTn
Extracted 10 gates and 19 wires to a netlist network with 8 inputs and 8 outputs.

3.127.39.1. Executing ABC.

3.127.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21788, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.40.1. Executing ABC.

3.127.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21792, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 19 inputs and 15 outputs.

3.127.41.1. Executing ABC.

3.127.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.42.1. Executing ABC.

3.127.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21619, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.43.1. Executing ABC.

3.127.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.127.44.1. Executing ABC.

3.127.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.45.1. Executing ABC.

3.127.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.46.1. Executing ABC.

3.127.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21657, asynchronously reset by !\HRSTn
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.127.47.1. Executing ABC.

3.127.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.127.48.1. Executing ABC.

3.127.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21672, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.49.1. Executing ABC.

3.127.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21675, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.50.1. Executing ABC.

3.127.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.51.1. Executing ABC.

3.127.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21690, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.127.52.1. Executing ABC.

3.127.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21693, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.53.1. Executing ABC.

3.127.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21697, asynchronously reset by !\HRSTn
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 15 outputs.

3.127.54.1. Executing ABC.

3.127.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.55.1. Executing ABC.

3.127.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21524, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.56.1. Executing ABC.

3.127.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.127.57.1. Executing ABC.

3.127.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.58.1. Executing ABC.

3.127.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.59.1. Executing ABC.

3.127.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21562, asynchronously reset by !\HRSTn
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.127.60.1. Executing ABC.

3.127.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.127.61.1. Executing ABC.

3.127.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21577, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.62.1. Executing ABC.

3.127.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21580, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.63.1. Executing ABC.

3.127.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.127.64.1. Executing ABC.

3.127.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21595, asynchronously reset by !\HRSTn
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 9 outputs.

3.127.65.1. Executing ABC.

3.127.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21598, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.66.1. Executing ABC.

3.127.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21602, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 19 inputs and 15 outputs.

3.127.67.1. Executing ABC.

3.127.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.68.1. Executing ABC.

3.127.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21429, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.69.1. Executing ABC.

3.127.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.127.70.1. Executing ABC.

3.127.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.71.1. Executing ABC.

3.127.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.72.1. Executing ABC.

3.127.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21467, asynchronously reset by !\HRSTn
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.127.73.1. Executing ABC.

3.127.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.127.74.1. Executing ABC.

3.127.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21482, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.75.1. Executing ABC.

3.127.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21485, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.76.1. Executing ABC.

3.127.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.77.1. Executing ABC.

3.127.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21500, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.127.78.1. Executing ABC.

3.127.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21503, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.79.1. Executing ABC.

3.127.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21507, asynchronously reset by !\HRSTn
Extracted 18 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.127.80.1. Executing ABC.

3.127.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.81.1. Executing ABC.

3.127.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21334, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.82.1. Executing ABC.

3.127.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.127.83.1. Executing ABC.

3.127.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.84.1. Executing ABC.

3.127.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.85.1. Executing ABC.

3.127.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21372, asynchronously reset by !\HRSTn
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.127.86.1. Executing ABC.

3.127.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.127.87.1. Executing ABC.

3.127.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21387, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.88.1. Executing ABC.

3.127.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21390, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.89.1. Executing ABC.

3.127.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.127.90.1. Executing ABC.

3.127.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21405, asynchronously reset by !\HRSTn
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 9 outputs.

3.127.91.1. Executing ABC.

3.127.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21408, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.92.1. Executing ABC.

3.127.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21412, asynchronously reset by !\HRSTn
Extracted 24 gates and 45 wires to a netlist network with 20 inputs and 16 outputs.

3.127.93.1. Executing ABC.

3.127.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.94.1. Executing ABC.

3.127.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.95.1. Executing ABC.

3.127.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21239, asynchronously reset by !\HRSTn
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.127.96.1. Executing ABC.

3.127.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 18 outputs.

3.127.97.1. Executing ABC.

3.127.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.98.1. Executing ABC.

3.127.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.99.1. Executing ABC.

3.127.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21277, asynchronously reset by !\HRSTn
Extracted 6 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.127.100.1. Executing ABC.

3.127.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.127.101.1. Executing ABC.

3.127.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21292, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.102.1. Executing ABC.

3.127.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21295, asynchronously reset by !\HRSTn
Extracted 22 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.127.103.1. Executing ABC.

3.127.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.104.1. Executing ABC.

3.127.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21310, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.127.105.1. Executing ABC.

3.127.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21313, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.106.1. Executing ABC.

3.127.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21317, asynchronously reset by !\HRSTn
Extracted 18 gates and 32 wires to a netlist network with 13 inputs and 16 outputs.

3.127.107.1. Executing ABC.

3.127.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.127.108.1. Executing ABC.

3.127.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.127.109.1. Executing ABC.

3.127.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21144, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.127.110.1. Executing ABC.

3.127.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 16 inputs and 17 outputs.

3.127.111.1. Executing ABC.

3.127.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.112.1. Executing ABC.

3.127.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.127.113.1. Executing ABC.

3.127.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 31 gates and 59 wires to a netlist network with 27 inputs and 23 outputs.

3.127.114.1. Executing ABC.

3.127.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21182, asynchronously reset by !\HRSTn
Extracted 35 gates and 71 wires to a netlist network with 35 inputs and 3 outputs.

3.127.115.1. Executing ABC.

3.127.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 19 outputs.

3.127.116.1. Executing ABC.

3.127.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21197, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.127.117.1. Executing ABC.

3.127.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21200, asynchronously reset by !\HRSTn
Extracted 19 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.127.118.1. Executing ABC.

3.127.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.127.119.1. Executing ABC.

3.127.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21215, asynchronously reset by !\HRSTn
Extracted 17 gates and 32 wires to a netlist network with 14 inputs and 13 outputs.

3.127.120.1. Executing ABC.

3.127.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21218, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 8 outputs.

3.127.121.1. Executing ABC.

3.127.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21127, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 16 inputs and 15 outputs.

3.127.122.1. Executing ABC.

3.127.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21222, asynchronously reset by !\HRSTn
Extracted 21 gates and 39 wires to a netlist network with 17 inputs and 16 outputs.

3.127.123.1. Executing ABC.

3.127.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22027, asynchronously reset by !\HRSTn
Extracted 198 gates and 225 wires to a netlist network with 26 inputs and 4 outputs.

3.127.124.1. Executing ABC.

3.127.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.127.125.1. Executing ABC.

3.127.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.126.1. Executing ABC.

3.127.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.127.1. Executing ABC.

3.127.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.128.1. Executing ABC.

3.127.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.129.1. Executing ABC.

3.127.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.130.1. Executing ABC.

3.127.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.131.1. Executing ABC.

3.127.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.132.1. Executing ABC.

3.127.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.133.1. Executing ABC.

3.127.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.134.1. Executing ABC.

3.127.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.135.1. Executing ABC.

3.127.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.136.1. Executing ABC.

3.127.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.137.1. Executing ABC.

3.127.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.138.1. Executing ABC.

3.127.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6dbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 16 outputs.

3.127.139.1. Executing ABC.

3.127.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.140.1. Executing ABC.

3.127.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.127.141.1. Executing ABC.

3.127.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.127.142.1. Executing ABC.

3.127.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 36 wires to a netlist network with 13 inputs and 16 outputs.

3.127.143.1. Executing ABC.

3.127.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 37 gates and 72 wires to a netlist network with 34 inputs and 24 outputs.

3.127.144.1. Executing ABC.

3.127.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.127.145.1. Executing ABC.

3.127.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 12 inputs and 17 outputs.

3.127.146.1. Executing ABC.

3.127.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.127.147.1. Executing ABC.

3.127.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 12 inputs and 17 outputs.

3.127.148.1. Executing ABC.

3.127.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 19 inputs and 20 outputs.

3.127.149.1. Executing ABC.

3.127.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 19 gates and 32 wires to a netlist network with 12 inputs and 17 outputs.

3.127.150.1. Executing ABC.

3.127.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 22 gates and 39 wires to a netlist network with 16 inputs and 17 outputs.

3.127.151.1. Executing ABC.

3.127.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22136, asynchronously reset by !\HRSTn
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 3 outputs.

3.127.152.1. Executing ABC.

3.127.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22132, asynchronously reset by !\HRSTn
Extracted 195 gates and 214 wires to a netlist network with 18 inputs and 13 outputs.

3.127.153.1. Executing ABC.

3.127.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22097, asynchronously reset by !\HRSTn
Extracted 208 gates and 246 wires to a netlist network with 37 inputs and 17 outputs.

3.127.154.1. Executing ABC.

3.127.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.br_st [2], asynchronously reset by !\HRSTn
Extracted 130 gates and 198 wires to a netlist network with 68 inputs and 34 outputs.

3.127.155.1. Executing ABC.

3.127.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1241 gates and 2142 wires to a netlist network with 900 inputs and 33 outputs.

3.127.156.1. Executing ABC.

3.127.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22149, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 6 inputs and 6 outputs.

3.127.157.1. Executing ABC.

3.127.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22146, asynchronously reset by !\HRSTn
Extracted 8 gates and 12 wires to a netlist network with 3 inputs and 4 outputs.

3.127.158.1. Executing ABC.

3.127.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22142, asynchronously reset by !\HRSTn
Extracted 56 gates and 90 wires to a netlist network with 34 inputs and 13 outputs.

3.127.159.1. Executing ABC.

3.127.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.ad_d1_we, asynchronously reset by !\HRSTn
Extracted 146 gates and 262 wires to a netlist network with 116 inputs and 136 outputs.

3.127.160.1. Executing ABC.

3.127.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.127.161.1. Executing ABC.

3.127.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.127.162.1. Executing ABC.

3.127.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22178, asynchronously reset by !\HRSTn
Extracted 249 gates and 486 wires to a netlist network with 236 inputs and 124 outputs.

3.127.163.1. Executing ABC.

3.127.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 161 gates and 303 wires to a netlist network with 141 inputs and 24 outputs.

3.127.164.1. Executing ABC.

3.127.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 161 gates and 231 wires to a netlist network with 70 inputs and 65 outputs.

3.127.165.1. Executing ABC.

3.127.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.127.166.1. Executing ABC.

3.127.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.127.167.1. Executing ABC.

3.127.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.127.168.1. Executing ABC.

3.127.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.127.169.1. Executing ABC.

3.127.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22162, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.127.170.1. Executing ABC.

3.127.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 115 gates and 153 wires to a netlist network with 37 inputs and 7 outputs.

3.127.171.1. Executing ABC.

3.127.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.127.172.1. Executing ABC.

3.127.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.127.173.1. Executing ABC.

3.127.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.127.174.1. Executing ABC.

3.127.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.127.175.1. Executing ABC.

3.127.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22214, asynchronously reset by !\HRSTn
Extracted 53 gates and 108 wires to a netlist network with 55 inputs and 18 outputs.

3.127.176.1. Executing ABC.

3.127.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.127.177.1. Executing ABC.

3.127.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22205, asynchronously reset by !\HRSTn
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 4 outputs.

3.127.178.1. Executing ABC.

3.127.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 12 outputs.

3.127.179.1. Executing ABC.

3.127.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.127.180.1. Executing ABC.

3.127.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.127.181.1. Executing ABC.

3.127.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 211 gates and 299 wires to a netlist network with 86 inputs and 167 outputs.

3.127.182.1. Executing ABC.

3.127.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.127.183.1. Executing ABC.

3.127.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$22159, asynchronously reset by !\HRSTn
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.127.184.1. Executing ABC.

3.127.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 1180 gates and 1535 wires to a netlist network with 353 inputs and 302 outputs.

3.127.185.1. Executing ABC.

3.127.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 10 outputs.

3.127.186.1. Executing ABC.

3.127.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.127.187.1. Executing ABC.

3.127.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.127.188.1. Executing ABC.

3.127.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.127.189.1. Executing ABC.

3.127.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.127.190.1. Executing ABC.

3.127.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22219, asynchronously reset by !\HRSTn
Extracted 205 gates and 373 wires to a netlist network with 168 inputs and 85 outputs.

3.127.191.1. Executing ABC.

3.127.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22202, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.127.192.1. Executing ABC.

3.127.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22183, asynchronously reset by !\HRSTn
Extracted 219 gates and 299 wires to a netlist network with 80 inputs and 31 outputs.

3.127.193.1. Executing ABC.

3.127.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22169, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.127.194.1. Executing ABC.

3.127.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21992, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.195.1. Executing ABC.

3.127.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21989, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.196.1. Executing ABC.

3.127.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21986, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.197.1. Executing ABC.

3.127.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21983, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.198.1. Executing ABC.

3.127.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.199.1. Executing ABC.

3.127.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.200.1. Executing ABC.

3.127.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.127.201.1. Executing ABC.

yosys> abc -dff

3.128. Executing ABC pass (technology mapping using ABC).

3.128.1. Summary of detected clock domains:
  19 cells in clk=\HCLK, en=$abc$47573$auto$opt_dff.cc:194:make_patterns_logic$21387, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47530$auto$opt_dff.cc:194:make_patterns_logic$21372, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$48416$auto$opt_dff.cc:194:make_patterns_logic$21218, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$48252$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$47866$auto$opt_dff.cc:194:make_patterns_logic$21277, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$52953$auto$opt_dff.cc:194:make_patterns_logic$22205, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$52966$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$51574$auto$opt_dff.cc:194:make_patterns_logic$22142, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22159, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$53364$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$54232$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$51552$auto$opt_dff.cc:194:make_patterns_logic$22149, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  92 cells in clk=\HCLK, en=$abc$52670$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  158 cells in clk=\HCLK, en=$abc$53378$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$54877$auto$opt_dff.cc:194:make_patterns_logic$21983, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21905, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54885$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21902, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54861$auto$opt_dff.cc:194:make_patterns_logic$21989, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21899, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54869$auto$opt_dff.cc:194:make_patterns_logic$21986, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21908, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54893$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$54578$auto$opt_dff.cc:219:make_patterns_logic$22202, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$52660$auto$opt_dff.cc:194:make_patterns_logic$22162, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$54853$auto$opt_dff.cc:194:make_patterns_logic$21992, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47594$auto$opt_dff.cc:194:make_patterns_logic$21390, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$47989$auto$opt_dff.cc:194:make_patterns_logic$21310, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$47645$auto$opt_dff.cc:194:make_patterns_logic$21405, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  40 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  40 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$abc$54848$auto$opt_dff.cc:219:make_patterns_logic$22169, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$48016$auto$opt_dff.cc:194:make_patterns_logic$21317, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47671$auto$opt_dff.cc:194:make_patterns_logic$21412, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$48346$auto$opt_dff.cc:194:make_patterns_logic$21200, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47930$auto$opt_dff.cc:194:make_patterns_logic$21295, arst=!\HRSTn, srst={ }
  159 cells in clk=\HCLK, en=$abc$49676$auto$opt_dff.cc:219:make_patterns_logic$22097, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$48096$auto$opt_dff.cc:194:make_patterns_logic$21144, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$47753$auto$opt_dff.cc:194:make_patterns_logic$21239, arst=!\HRSTn, srst={ }
  158 cells in clk=\HCLK, en=$abc$49528$auto$opt_dff.cc:219:make_patterns_logic$22132, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$48643$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  107 cells in clk=\HCLK, en=$abc$52994$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$48062$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$47719$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$49520$auto$opt_dff.cc:194:make_patterns_logic$22136, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$48325$auto$opt_dff.cc:194:make_patterns_logic$21197, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$48047$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47909$auto$opt_dff.cc:194:make_patterns_logic$21292, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$47704$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49452$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$48397$auto$opt_dff.cc:194:make_patterns_logic$21215, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$48106$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47762$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$48429$auto$opt_dff.cc:194:make_patterns_logic$21127, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$48141$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$48003$auto$opt_dff.cc:194:make_patterns_logic$21313, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47798$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47658$auto$opt_dff.cc:194:make_patterns_logic$21408, arst=!\HRSTn, srst={ }
  109 cells in clk=\HCLK, en=$abc$53378$lo07, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  121 cells in clk=\HCLK, en=$abc$52354$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  620 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  189 cells in clk=\HCLK, en=$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$22219, arst=!\HRSTn, srst={ }
  291 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  245 cells in clk=\HCLK, en=$abc$51622$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22146, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49486$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$48460$auto$opt_dff.cc:194:make_patterns_logic$21222, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en=$abc$48492$auto$opt_dff.cc:219:make_patterns_logic$22027, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47955$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$47873$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$47832$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$48289$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$48371$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$48209$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  159 cells in clk=\HCLK, en=$abc$52871$auto$opt_dff.cc:219:make_patterns_logic$22214, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$47537$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47619$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  1764 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  1577 cells in clk=\HCLK, en=$abc$49976$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$48175$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  330 cells in clk=\HCLK, en=$abc$51885$auto$opt_dff.cc:219:make_patterns_logic$22178, arst=!\HRSTn, srst={ }
  148 cells in clk=\HCLK, en=$abc$45025$auto$opt_dff.cc:219:make_patterns_logic$22062, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$45184$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$45228$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$53378$lo25, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$45307$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$45345$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$45395$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$45429$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$45467$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  207 cells in clk=\HCLK, en=$abc$53378$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21109, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$45775$auto$opt_dff.cc:194:make_patterns_logic$21106, arst=!\HRSTn, srst={ }
  97 cells in clk=\HCLK, en=$abc$45781$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$45884$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$45903$auto$opt_dff.cc:194:make_patterns_logic$21809, arst=!\HRSTn, srst={ }
  38 cells in clk=\HCLK, en=$abc$45912$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$45960$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$45994$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46028$auto$opt_dff.cc:194:make_patterns_logic$21847, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$46035$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46071$auto$opt_dff.cc:194:make_patterns_logic$21862, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46092$auto$opt_dff.cc:194:make_patterns_logic$21865, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46117$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46151$auto$opt_dff.cc:194:make_patterns_logic$21880, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46165$auto$opt_dff.cc:194:make_patterns_logic$21883, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46178$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46187$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46202$auto$opt_dff.cc:194:make_patterns_logic$21714, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46211$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46246$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49273$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46280$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46314$auto$opt_dff.cc:194:make_patterns_logic$21752, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46321$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46357$auto$opt_dff.cc:194:make_patterns_logic$21767, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46378$auto$opt_dff.cc:194:make_patterns_logic$21770, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46403$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$46429$auto$opt_dff.cc:194:make_patterns_logic$21785, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46441$auto$opt_dff.cc:194:make_patterns_logic$21788, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$46454$auto$opt_dff.cc:194:make_patterns_logic$21792, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46486$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46501$auto$opt_dff.cc:194:make_patterns_logic$21619, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$46510$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46546$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49310$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$46580$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46614$auto$opt_dff.cc:194:make_patterns_logic$21657, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$46621$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46657$auto$opt_dff.cc:194:make_patterns_logic$21672, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46678$auto$opt_dff.cc:194:make_patterns_logic$21675, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46703$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$46737$auto$opt_dff.cc:194:make_patterns_logic$21690, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46751$auto$opt_dff.cc:194:make_patterns_logic$21693, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46764$auto$opt_dff.cc:194:make_patterns_logic$21697, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$46794$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46809$auto$opt_dff.cc:194:make_patterns_logic$21524, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46818$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$46853$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49344$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46887$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46921$auto$opt_dff.cc:194:make_patterns_logic$21562, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46928$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46964$auto$opt_dff.cc:194:make_patterns_logic$21577, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46985$auto$opt_dff.cc:194:make_patterns_logic$21580, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$47010$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47036$auto$opt_dff.cc:194:make_patterns_logic$21595, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47049$auto$opt_dff.cc:194:make_patterns_logic$21598, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21602, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47094$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47109$auto$opt_dff.cc:194:make_patterns_logic$21429, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$47118$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$47154$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$49381$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$47188$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$47222$auto$opt_dff.cc:194:make_patterns_logic$21467, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$47229$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47265$auto$opt_dff.cc:194:make_patterns_logic$21482, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47286$auto$opt_dff.cc:194:make_patterns_logic$21485, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47311$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$47345$auto$opt_dff.cc:194:make_patterns_logic$21500, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47359$auto$opt_dff.cc:194:make_patterns_logic$21503, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47372$auto$opt_dff.cc:194:make_patterns_logic$21507, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47403$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47418$auto$opt_dff.cc:194:make_patterns_logic$21334, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47427$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$47462$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$49415$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47496$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  261 cells in clk=\HCLK, en=$abc$54585$auto$opt_dff.cc:219:make_patterns_logic$22183, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54901$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }

3.128.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47573$auto$opt_dff.cc:194:make_patterns_logic$21387, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.128.2.1. Executing ABC.

3.128.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47530$auto$opt_dff.cc:194:make_patterns_logic$21372, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.128.3.1. Executing ABC.

3.128.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48416$auto$opt_dff.cc:194:make_patterns_logic$21218, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 9 outputs.

3.128.4.1. Executing ABC.

3.128.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48252$auto$opt_dff.cc:194:make_patterns_logic$21182, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.128.5.1. Executing ABC.

3.128.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47866$auto$opt_dff.cc:194:make_patterns_logic$21277, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.128.6.1. Executing ABC.

3.128.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 20 outputs.

3.128.7.1. Executing ABC.

3.128.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52953$auto$opt_dff.cc:194:make_patterns_logic$22205, asynchronously reset by !\HRSTn
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 5 outputs.

3.128.8.1. Executing ABC.

3.128.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52966$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 10 outputs.

3.128.9.1. Executing ABC.

3.128.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51574$auto$opt_dff.cc:194:make_patterns_logic$22142, asynchronously reset by !\HRSTn
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 10 outputs.

3.128.10.1. Executing ABC.

3.128.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22159, asynchronously reset by !\HRSTn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.128.11.1. Executing ABC.

3.128.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53364$auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.128.12.1. Executing ABC.

3.128.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54232$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 7 outputs.

3.128.13.1. Executing ABC.

3.128.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51552$auto$opt_dff.cc:194:make_patterns_logic$22149, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 4 outputs.

3.128.14.1. Executing ABC.

3.128.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.128.15.1. Executing ABC.

3.128.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52670$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 92 gates and 128 wires to a netlist network with 36 inputs and 6 outputs.

3.128.16.1. Executing ABC.

3.128.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 16 outputs.

3.128.17.1. Executing ABC.

3.128.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 8 outputs.

3.128.18.1. Executing ABC.

3.128.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 8 outputs.

3.128.19.1. Executing ABC.

3.128.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53378$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 158 gates and 300 wires to a netlist network with 142 inputs and 24 outputs.

3.128.20.1. Executing ABC.

3.128.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54877$auto$opt_dff.cc:194:make_patterns_logic$21983, asynchronously reset by !\HRSTn
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.128.21.1. Executing ABC.

3.128.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21893, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.128.22.1. Executing ABC.

3.128.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21905, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.128.23.1. Executing ABC.

3.128.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54885$auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.128.24.1. Executing ABC.

3.128.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21890, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.128.25.1. Executing ABC.

3.128.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21902, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.128.26.1. Executing ABC.

3.128.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54861$auto$opt_dff.cc:194:make_patterns_logic$21989, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.128.27.1. Executing ABC.

3.128.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21899, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.128.28.1. Executing ABC.

3.128.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54869$auto$opt_dff.cc:194:make_patterns_logic$21986, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.128.29.1. Executing ABC.

3.128.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.128.30.1. Executing ABC.

3.128.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.128.31.1. Executing ABC.

3.128.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.128.32.1. Executing ABC.

3.128.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21896, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.128.33.1. Executing ABC.

3.128.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21908, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.128.34.1. Executing ABC.

3.128.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 20 outputs.

3.128.35.1. Executing ABC.

3.128.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 20 outputs.

3.128.36.1. Executing ABC.

3.128.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54893$auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.128.37.1. Executing ABC.

3.128.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54578$auto$opt_dff.cc:219:make_patterns_logic$22202, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 7 outputs.

3.128.38.1. Executing ABC.

3.128.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52660$auto$opt_dff.cc:194:make_patterns_logic$22162, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.128.39.1. Executing ABC.

3.128.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 20 outputs.

3.128.40.1. Executing ABC.

3.128.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 20 outputs.

3.128.41.1. Executing ABC.

3.128.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.128.42.1. Executing ABC.

3.128.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 15 outputs.

3.128.43.1. Executing ABC.

3.128.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 14 outputs.

3.128.44.1. Executing ABC.

3.128.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 35 gates and 50 wires to a netlist network with 14 inputs and 19 outputs.

3.128.45.1. Executing ABC.

3.128.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 36 gates and 52 wires to a netlist network with 15 inputs and 19 outputs.

3.128.46.1. Executing ABC.

3.128.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 19 outputs.

3.128.47.1. Executing ABC.

3.128.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 19 outputs.

3.128.48.1. Executing ABC.

3.128.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 35 gates and 50 wires to a netlist network with 14 inputs and 19 outputs.

3.128.49.1. Executing ABC.

3.128.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 35 gates and 50 wires to a netlist network with 14 inputs and 19 outputs.

3.128.50.1. Executing ABC.

3.128.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54853$auto$opt_dff.cc:194:make_patterns_logic$21992, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.128.51.1. Executing ABC.

3.128.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47594$auto$opt_dff.cc:194:make_patterns_logic$21390, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.128.52.1. Executing ABC.

3.128.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.128.53.1. Executing ABC.

3.128.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.54.1. Executing ABC.

3.128.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47989$auto$opt_dff.cc:194:make_patterns_logic$21310, asynchronously reset by !\HRSTn
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 12 outputs.

3.128.55.1. Executing ABC.

3.128.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47645$auto$opt_dff.cc:194:make_patterns_logic$21405, asynchronously reset by !\HRSTn
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 12 outputs.

3.128.56.1. Executing ABC.

3.128.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.128.57.1. Executing ABC.

3.128.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.128.58.1. Executing ABC.

3.128.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 20 outputs.

3.128.59.1. Executing ABC.

3.128.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 40 gates and 60 wires to a netlist network with 19 inputs and 19 outputs.

3.128.60.1. Executing ABC.

3.128.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 40 gates and 60 wires to a netlist network with 19 inputs and 19 outputs.

3.128.61.1. Executing ABC.

3.128.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 32 gates and 43 wires to a netlist network with 10 inputs and 19 outputs.

3.128.62.1. Executing ABC.

3.128.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 32 gates and 43 wires to a netlist network with 10 inputs and 19 outputs.

3.128.63.1. Executing ABC.

3.128.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54848$auto$opt_dff.cc:219:make_patterns_logic$22169, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.128.64.1. Executing ABC.

3.128.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.128.65.1. Executing ABC.

3.128.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 35 gates and 50 wires to a netlist network with 14 inputs and 19 outputs.

3.128.66.1. Executing ABC.

3.128.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 36 gates and 50 wires to a netlist network with 14 inputs and 19 outputs.

3.128.67.1. Executing ABC.

3.128.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 19 outputs.

3.128.68.1. Executing ABC.

3.128.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 19 outputs.

3.128.69.1. Executing ABC.

3.128.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 19 outputs.

3.128.70.1. Executing ABC.

3.128.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 36 gates and 52 wires to a netlist network with 15 inputs and 19 outputs.

3.128.71.1. Executing ABC.

3.128.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs.

3.128.72.1. Executing ABC.

3.128.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 8 outputs.

3.128.73.1. Executing ABC.

3.128.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs.

3.128.74.1. Executing ABC.

3.128.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.128.75.1. Executing ABC.

3.128.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 15 outputs.

3.128.76.1. Executing ABC.

3.128.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 20 outputs.

3.128.77.1. Executing ABC.

3.128.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 20 outputs.

3.128.78.1. Executing ABC.

3.128.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 15 inputs and 20 outputs.

3.128.79.1. Executing ABC.

3.128.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 20 outputs.

3.128.80.1. Executing ABC.

3.128.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.128.81.1. Executing ABC.

3.128.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.128.82.1. Executing ABC.

3.128.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 11 outputs.

3.128.83.1. Executing ABC.

3.128.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 11 outputs.

3.128.84.1. Executing ABC.

3.128.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 30 gates and 53 wires to a netlist network with 22 inputs and 22 outputs.

3.128.85.1. Executing ABC.

3.128.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.128.86.1. Executing ABC.

3.128.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.128.87.1. Executing ABC.

3.128.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 39 wires to a netlist network with 22 inputs and 14 outputs.

3.128.88.1. Executing ABC.

3.128.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.128.89.1. Executing ABC.

3.128.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.128.90.1. Executing ABC.

3.128.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.128.91.1. Executing ABC.

3.128.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.128.92.1. Executing ABC.

3.128.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48016$auto$opt_dff.cc:194:make_patterns_logic$21317, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 15 outputs.

3.128.93.1. Executing ABC.

3.128.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47671$auto$opt_dff.cc:194:make_patterns_logic$21412, asynchronously reset by !\HRSTn
Extracted 19 gates and 30 wires to a netlist network with 11 inputs and 14 outputs.

3.128.94.1. Executing ABC.

3.128.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs.

3.128.95.1. Executing ABC.

3.128.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6dbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.128.96.1. Executing ABC.

3.128.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48346$auto$opt_dff.cc:194:make_patterns_logic$21200, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.128.97.1. Executing ABC.

3.128.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47930$auto$opt_dff.cc:194:make_patterns_logic$21295, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.128.98.1. Executing ABC.

3.128.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49676$auto$opt_dff.cc:219:make_patterns_logic$22097, asynchronously reset by !\HRSTn
Extracted 159 gates and 191 wires to a netlist network with 32 inputs and 11 outputs.

3.128.99.1. Executing ABC.

3.128.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48096$auto$opt_dff.cc:194:make_patterns_logic$21144, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.128.100.1. Executing ABC.

3.128.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47753$auto$opt_dff.cc:194:make_patterns_logic$21239, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.128.101.1. Executing ABC.

3.128.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49528$auto$opt_dff.cc:219:make_patterns_logic$22132, asynchronously reset by !\HRSTn
Extracted 158 gates and 196 wires to a netlist network with 38 inputs and 8 outputs.

3.128.102.1. Executing ABC.

3.128.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48643$auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.128.103.1. Executing ABC.

3.128.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52994$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 107 gates and 181 wires to a netlist network with 74 inputs and 43 outputs.

3.128.104.1. Executing ABC.

3.128.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48062$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 54 wires to a netlist network with 29 inputs and 19 outputs.

3.128.105.1. Executing ABC.

3.128.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47719$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 54 wires to a netlist network with 29 inputs and 19 outputs.

3.128.106.1. Executing ABC.

3.128.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49520$auto$opt_dff.cc:194:make_patterns_logic$22136, asynchronously reset by !\HRSTn
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.128.107.1. Executing ABC.

3.128.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 11 outputs.

3.128.108.1. Executing ABC.

3.128.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.109.1. Executing ABC.

3.128.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.110.1. Executing ABC.

3.128.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.111.1. Executing ABC.

3.128.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.112.1. Executing ABC.

3.128.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.113.1. Executing ABC.

3.128.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.114.1. Executing ABC.

3.128.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48325$auto$opt_dff.cc:194:make_patterns_logic$21197, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.128.115.1. Executing ABC.

3.128.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48047$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.128.116.1. Executing ABC.

3.128.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47909$auto$opt_dff.cc:194:make_patterns_logic$21292, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.128.117.1. Executing ABC.

3.128.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47704$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.128.118.1. Executing ABC.

3.128.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49452$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 20 outputs.

3.128.119.1. Executing ABC.

3.128.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48397$auto$opt_dff.cc:194:make_patterns_logic$21215, asynchronously reset by !\HRSTn
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 11 outputs.

3.128.120.1. Executing ABC.

3.128.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48106$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 17 outputs.

3.128.121.1. Executing ABC.

3.128.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47762$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 17 outputs.

3.128.122.1. Executing ABC.

3.128.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 13 outputs.

3.128.123.1. Executing ABC.

3.128.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5dbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.124.1. Executing ABC.

3.128.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c4dbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.125.1. Executing ABC.

3.128.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3dbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.126.1. Executing ABC.

3.128.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2dbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.127.1. Executing ABC.

3.128.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c1dbs_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs.

3.128.128.1. Executing ABC.

3.128.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c0dbs_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.129.1. Executing ABC.

3.128.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48429$auto$opt_dff.cc:194:make_patterns_logic$21127, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.128.130.1. Executing ABC.

3.128.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48141$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.128.131.1. Executing ABC.

3.128.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48003$auto$opt_dff.cc:194:make_patterns_logic$21313, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.128.132.1. Executing ABC.

3.128.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47798$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.128.133.1. Executing ABC.

3.128.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47658$auto$opt_dff.cc:194:make_patterns_logic$21408, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.128.134.1. Executing ABC.

3.128.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53378$lo07, asynchronously reset by !\HRSTn
Extracted 109 gates and 154 wires to a netlist network with 45 inputs and 34 outputs.

3.128.135.1. Executing ABC.

3.128.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.128.136.1. Executing ABC.

3.128.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.128.137.1. Executing ABC.

3.128.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 36 wires to a netlist network with 20 inputs and 12 outputs.

3.128.138.1. Executing ABC.

3.128.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52354$inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 121 gates and 179 wires to a netlist network with 58 inputs and 56 outputs.

3.128.139.1. Executing ABC.

3.128.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 619 gates and 979 wires to a netlist network with 360 inputs and 246 outputs.

3.128.140.1. Executing ABC.

3.128.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.128.141.1. Executing ABC.

3.128.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54375$auto$opt_dff.cc:219:make_patterns_logic$22219, asynchronously reset by !\HRSTn
Extracted 189 gates and 345 wires to a netlist network with 156 inputs and 83 outputs.

3.128.142.1. Executing ABC.

3.128.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 291 gates and 388 wires to a netlist network with 97 inputs and 142 outputs.

3.128.143.1. Executing ABC.

3.128.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51622$inst_wrapper.ahb_slv.ad_d1_we, asynchronously reset by !\HRSTn
Extracted 245 gates and 317 wires to a netlist network with 72 inputs and 131 outputs.

3.128.144.1. Executing ABC.

3.128.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 52 wires to a netlist network with 28 inputs and 18 outputs.

3.128.145.1. Executing ABC.

3.128.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22146, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.128.146.1. Executing ABC.

3.128.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49486$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 21 outputs.

3.128.147.1. Executing ABC.

3.128.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 53 wires to a netlist network with 29 inputs and 20 outputs.

3.128.148.1. Executing ABC.

3.128.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 16 outputs.

3.128.149.1. Executing ABC.

3.128.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.128.150.1. Executing ABC.

3.128.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.128.151.1. Executing ABC.

3.128.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 11 outputs.

3.128.152.1. Executing ABC.

3.128.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.128.153.1. Executing ABC.

3.128.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 9 outputs.

3.128.154.1. Executing ABC.

3.128.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.128.155.1. Executing ABC.

3.128.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.128.156.1. Executing ABC.

3.128.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 28 wires to a netlist network with 16 inputs and 11 outputs.

3.128.157.1. Executing ABC.

3.128.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 15 inputs and 22 outputs.

3.128.158.1. Executing ABC.

3.128.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 56 wires to a netlist network with 30 inputs and 19 outputs.

3.128.159.1. Executing ABC.

3.128.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 10 outputs.

3.128.160.1. Executing ABC.

3.128.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.128.161.1. Executing ABC.

3.128.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.128.162.1. Executing ABC.

3.128.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.128.163.1. Executing ABC.

3.128.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.128.164.1. Executing ABC.

3.128.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.128.165.1. Executing ABC.

3.128.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.128.166.1. Executing ABC.

3.128.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 12 outputs.

3.128.167.1. Executing ABC.

3.128.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.128.168.1. Executing ABC.

3.128.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.128.169.1. Executing ABC.

3.128.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.128.170.1. Executing ABC.

3.128.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48460$auto$opt_dff.cc:194:make_patterns_logic$21222, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.128.171.1. Executing ABC.

3.128.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48492$auto$opt_dff.cc:219:make_patterns_logic$22027, asynchronously reset by !\HRSTn
Extracted 151 gates and 182 wires to a netlist network with 31 inputs and 5 outputs.

3.128.172.1. Executing ABC.

3.128.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47955$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.128.173.1. Executing ABC.

3.128.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47873$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 18 inputs and 19 outputs.

3.128.174.1. Executing ABC.

3.128.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47832$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.128.175.1. Executing ABC.

3.128.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48289$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 19 outputs.

3.128.176.1. Executing ABC.

3.128.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48371$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 17 outputs.

3.128.177.1. Executing ABC.

3.128.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$48209$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 31 gates and 58 wires to a netlist network with 27 inputs and 23 outputs.

3.128.178.1. Executing ABC.

3.128.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$52871$auto$opt_dff.cc:219:make_patterns_logic$22214, asynchronously reset by !\HRSTn
Extracted 159 gates and 321 wires to a netlist network with 162 inputs and 50 outputs.

3.128.179.1. Executing ABC.

3.128.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47537$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 20 outputs.

3.128.180.1. Executing ABC.

3.128.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47619$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.128.181.1. Executing ABC.

3.128.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 1764 gates and 1981 wires to a netlist network with 216 inputs and 44 outputs.

3.128.182.1. Executing ABC.

3.128.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.128.183.1. Executing ABC.

3.128.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.128.184.1. Executing ABC.

3.128.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49976$inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1577 gates and 2506 wires to a netlist network with 929 inputs and 33 outputs.

3.128.185.1. Executing ABC.

3.128.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$48175$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 10 outputs.

3.128.186.1. Executing ABC.

3.128.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.128.187.1. Executing ABC.

3.128.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51885$auto$opt_dff.cc:219:make_patterns_logic$22178, asynchronously reset by !\HRSTn
Extracted 330 gates and 600 wires to a netlist network with 270 inputs and 211 outputs.

3.128.188.1. Executing ABC.

3.128.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45025$auto$opt_dff.cc:219:make_patterns_logic$22062, asynchronously reset by !\HRSTn
Extracted 148 gates and 170 wires to a netlist network with 22 inputs and 8 outputs.

3.128.189.1. Executing ABC.

3.128.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45184$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 13 outputs.

3.128.190.1. Executing ABC.

3.128.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45228$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 30 gates and 65 wires to a netlist network with 35 inputs and 19 outputs.

3.128.191.1. Executing ABC.

3.128.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$lo46, asynchronously reset by !\HRSTn
Extracted 21 gates and 25 wires to a netlist network with 4 inputs and 13 outputs.

3.128.192.1. Executing ABC.

3.128.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45307$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 20 outputs.

3.128.193.1. Executing ABC.

3.128.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45345$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.128.194.1. Executing ABC.

3.128.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45395$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.128.195.1. Executing ABC.

3.128.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45429$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 20 outputs.

3.128.196.1. Executing ABC.

3.128.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45467$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 20 outputs.

3.128.197.1. Executing ABC.

3.128.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53378$inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 207 gates and 403 wires to a netlist network with 196 inputs and 136 outputs.

3.128.198.1. Executing ABC.

3.128.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.128.199.1. Executing ABC.

3.128.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21109, asynchronously reset by !\HRSTn
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 9 outputs.

3.128.200.1. Executing ABC.

3.128.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45775$auto$opt_dff.cc:194:make_patterns_logic$21106, asynchronously reset by !\HRSTn
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 3 outputs.

3.128.201.1. Executing ABC.

yosys> abc -dff

3.129. Executing ABC pass (technology mapping using ABC).

3.129.1. Summary of detected clock domains:
  10 cells in clk=\HCLK, en=$abc$54901$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$54909$abc$47573$auto$opt_dff.cc:194:make_patterns_logic$21387, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54930$abc$47530$auto$opt_dff.cc:194:make_patterns_logic$21372, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$54937$abc$48416$auto$opt_dff.cc:194:make_patterns_logic$21218, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$54952$abc$48252$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$54959$abc$47866$auto$opt_dff.cc:194:make_patterns_logic$21277, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$61860$abc$48371$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$54996$abc$52953$auto$opt_dff.cc:194:make_patterns_logic$22205, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55038$abc$51574$auto$opt_dff.cc:194:make_patterns_logic$22142, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$55058$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22159, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55072$abc$53364$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$55080$abc$54232$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$55108$abc$51552$auto$opt_dff.cc:194:make_patterns_logic$22149, arst=!\HRSTn, srst={ }
  81 cells in clk=\HCLK, en=$abc$55154$abc$52670$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55453$abc$54877$auto$opt_dff.cc:194:make_patterns_logic$21983, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$55463$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55473$auto$opt_dff.cc:194:make_patterns_logic$21905, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55481$abc$54885$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55497$auto$opt_dff.cc:194:make_patterns_logic$21902, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55505$abc$54861$auto$opt_dff.cc:194:make_patterns_logic$21989, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55513$auto$opt_dff.cc:194:make_patterns_logic$21899, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55521$abc$54869$auto$opt_dff.cc:194:make_patterns_logic$21986, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55628$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$55636$auto$opt_dff.cc:194:make_patterns_logic$21908, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$55718$abc$54893$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$55726$abc$54578$auto$opt_dff.cc:219:make_patterns_logic$22202, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$55739$abc$52660$auto$opt_dff.cc:194:make_patterns_logic$22162, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$55120$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$56167$abc$54853$auto$opt_dff.cc:194:make_patterns_logic$21992, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$56175$abc$47594$auto$opt_dff.cc:194:make_patterns_logic$21390, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$56200$abc$53125$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$56218$abc$53125$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56252$abc$47989$auto$opt_dff.cc:194:make_patterns_logic$21310, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$56268$abc$47645$auto$opt_dff.cc:194:make_patterns_logic$21405, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  31 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$abc$56552$abc$54848$auto$opt_dff.cc:219:make_patterns_logic$22169, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  155 cells in clk=\HCLK, en=$abc$55296$abc$53378$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$57249$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$57325$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$57363$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$57468$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  246 cells in clk=\HCLK, en=$abc$59356$inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60801$abc$49486$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22146, arst=!\HRSTn, srst={ }
  159 cells in clk=\HCLK, en=$abc$61572$abc$48492$auto$opt_dff.cc:219:make_patterns_logic$22027, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$61543$abc$48460$auto$opt_dff.cc:194:make_patterns_logic$21222, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$61756$abc$47873$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$57532$abc$48016$auto$opt_dff.cc:194:make_patterns_logic$21317, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$57562$abc$47671$auto$opt_dff.cc:194:make_patterns_logic$21412, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$57650$abc$48346$auto$opt_dff.cc:194:make_patterns_logic$21200, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$57675$abc$47930$auto$opt_dff.cc:194:make_patterns_logic$21295, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$61171$abc$53125$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21602, arst=!\HRSTn, srst={ }
  159 cells in clk=\HCLK, en=$abc$57700$abc$49676$auto$opt_dff.cc:219:make_patterns_logic$22097, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$57858$abc$48096$auto$opt_dff.cc:194:make_patterns_logic$21144, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$57868$abc$47753$auto$opt_dff.cc:194:make_patterns_logic$21239, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$58035$abc$48643$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  104 cells in clk=\HCLK, en=$abc$58043$abc$52994$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$58162$abc$48062$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$58234$abc$49520$auto$opt_dff.cc:194:make_patterns_logic$22136, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$58243$abc$53125$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58271$abc$53125$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$58305$abc$53125$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$58333$abc$53125$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$58367$abc$53125$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$58395$abc$53125$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$58429$abc$53125$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58457$abc$48325$auto$opt_dff.cc:194:make_patterns_logic$21197, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$58478$abc$48047$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58491$abc$47909$auto$opt_dff.cc:194:make_patterns_logic$21292, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$58512$abc$47704$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$58198$abc$47719$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$54966$abc$53125$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46486$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46441$auto$opt_dff.cc:194:make_patterns_logic$21788, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46429$auto$opt_dff.cc:194:make_patterns_logic$21785, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46357$auto$opt_dff.cc:194:make_patterns_logic$21767, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$47222$auto$opt_dff.cc:194:make_patterns_logic$21467, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$45884$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21109, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47311$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46964$auto$opt_dff.cc:194:make_patterns_logic$21577, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47049$auto$opt_dff.cc:194:make_patterns_logic$21598, arst=!\HRSTn, srst={ }
  270 cells in clk=\HCLK, en=$abc$54585$auto$opt_dff.cc:219:make_patterns_logic$22183, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46614$auto$opt_dff.cc:194:make_patterns_logic$21657, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$46546$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$46510$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46501$auto$opt_dff.cc:194:make_patterns_logic$21619, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46454$auto$opt_dff.cc:194:make_patterns_logic$21792, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$49310$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46378$auto$opt_dff.cc:194:make_patterns_logic$21770, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$62137$abc$47619$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$58525$abc$49452$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$58562$abc$48397$auto$opt_dff.cc:194:make_patterns_logic$21215, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$58577$abc$48106$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58610$abc$47762$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46028$auto$opt_dff.cc:194:make_patterns_logic$21847, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$45994$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$45960$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=$abc$45912$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$45903$auto$opt_dff.cc:194:make_patterns_logic$21809, arst=!\HRSTn, srst={ }
  96 cells in clk=\HCLK, en=$abc$59356$abc$45781$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$53125$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60193$abc$45467$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  130 cells in clk=\HCLK, en=$abc$64613$abc$45025$auto$opt_dff.cc:219:make_patterns_logic$22062, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$64785$abc$45228$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$59356$lo46, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$45307$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$45345$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$60193$abc$45395$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$47345$auto$opt_dff.cc:194:make_patterns_logic$21500, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$61824$abc$48289$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46794$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46751$auto$opt_dff.cc:194:make_patterns_logic$21693, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46737$auto$opt_dff.cc:194:make_patterns_logic$21690, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46657$auto$opt_dff.cc:194:make_patterns_logic$21672, arst=!\HRSTn, srst={ }
  1714 cells in clk=\HCLK, en=$abc$62504$abc$49976$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$60193$abc$48175$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  328 cells in clk=\HCLK, en=$abc$64287$abc$51885$auto$opt_dff.cc:219:make_patterns_logic$22178, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46928$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47286$auto$opt_dff.cc:194:make_patterns_logic$21485, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47188$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$47109$auto$opt_dff.cc:194:make_patterns_logic$21429, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$46621$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  158 cells in clk=\HCLK, en=$abc$61934$abc$52871$auto$opt_dff.cc:219:make_patterns_logic$22214, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$49381$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47094$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$59191$abc$53125$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$62099$abc$47537$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$47265$auto$opt_dff.cc:194:make_patterns_logic$21482, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$47036$auto$opt_dff.cc:194:make_patterns_logic$21595, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60755$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61104$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46321$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$46187$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46165$auto$opt_dff.cc:194:make_patterns_logic$21883, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46151$auto$opt_dff.cc:194:make_patterns_logic$21880, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46071$auto$opt_dff.cc:194:make_patterns_logic$21862, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$46035$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47359$auto$opt_dff.cc:194:make_patterns_logic$21503, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47372$auto$opt_dff.cc:194:make_patterns_logic$21507, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47403$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47418$auto$opt_dff.cc:194:make_patterns_logic$21334, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47427$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$47462$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$49415$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$47496$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46921$auto$opt_dff.cc:194:make_patterns_logic$21562, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46887$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$46853$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46818$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46809$auto$opt_dff.cc:194:make_patterns_logic$21524, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46764$auto$opt_dff.cc:194:make_patterns_logic$21697, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49344$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46703$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46678$auto$opt_dff.cc:194:make_patterns_logic$21675, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$47154$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47010$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$46314$auto$opt_dff.cc:194:make_patterns_logic$21752, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$46246$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46211$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46202$auto$opt_dff.cc:194:make_patterns_logic$21714, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46178$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49273$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46117$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46092$auto$opt_dff.cc:194:make_patterns_logic$21865, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$47229$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46985$auto$opt_dff.cc:194:make_patterns_logic$21580, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$47118$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  122 cells in clk=\HCLK, en=$abc$59212$abc$52354$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$58673$abc$53125$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$58707$abc$53125$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$58735$abc$53125$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$58769$abc$53125$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$58797$abc$53125$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en=$abc$57878$abc$49528$auto$opt_dff.cc:219:make_patterns_logic$22132, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$58831$abc$53125$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$61792$abc$47832$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58859$abc$48429$auto$opt_dff.cc:194:make_patterns_logic$21127, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$58888$abc$48141$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$61723$abc$47955$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$58922$abc$48003$auto$opt_dff.cc:194:make_patterns_logic$21313, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$58937$abc$47798$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$58971$abc$47658$auto$opt_dff.cc:194:make_patterns_logic$21408, arst=!\HRSTn, srst={ }
  184 cells in clk=\HCLK, en=$abc$59996$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$22219, arst=!\HRSTn, srst={ }
  230 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  12 cells in clk=\HCLK, en=$abc$46280$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60839$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  110 cells in clk=\HCLK, en=$abc$60498$abc$51622$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$61132$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  141 cells in clk=\HCLK, en=$abc$59356$lo35, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  609 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$61894$abc$48209$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$45184$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$46580$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$57618$abc$53125$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$55012$abc$52966$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60193$abc$45429$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$46403$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  191 cells in clk=\HCLK, en=$abc$65014$abc$53378$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$abc$65253$abc$45775$auto$opt_dff.cc:194:make_patterns_logic$21106, arst=!\HRSTn, srst={ }

3.129.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54901$auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.129.2.1. Executing ABC.

3.129.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54909$abc$47573$auto$opt_dff.cc:194:make_patterns_logic$21387, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.3.1. Executing ABC.

3.129.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54930$abc$47530$auto$opt_dff.cc:194:make_patterns_logic$21372, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.129.4.1. Executing ABC.

3.129.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54937$abc$48416$auto$opt_dff.cc:194:make_patterns_logic$21218, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 9 outputs.

3.129.5.1. Executing ABC.

3.129.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54952$abc$48252$auto$opt_dff.cc:194:make_patterns_logic$21182, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.129.6.1. Executing ABC.

3.129.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54959$abc$47866$auto$opt_dff.cc:194:make_patterns_logic$21277, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.129.7.1. Executing ABC.

3.129.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61860$abc$48371$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 52 wires to a netlist network with 28 inputs and 17 outputs.

3.129.8.1. Executing ABC.

3.129.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54996$abc$52953$auto$opt_dff.cc:194:make_patterns_logic$22205, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 4 outputs.

3.129.9.1. Executing ABC.

3.129.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55038$abc$51574$auto$opt_dff.cc:194:make_patterns_logic$22142, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 9 outputs.

3.129.10.1. Executing ABC.

3.129.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55058$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22159, asynchronously reset by !\HRSTn
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 8 outputs.

3.129.11.1. Executing ABC.

3.129.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55072$abc$53364$auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.129.12.1. Executing ABC.

3.129.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55080$abc$54232$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 31 gates and 59 wires to a netlist network with 28 inputs and 11 outputs.

3.129.13.1. Executing ABC.

3.129.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55108$abc$51552$auto$opt_dff.cc:194:make_patterns_logic$22149, asynchronously reset by !\HRSTn
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 4 outputs.

3.129.14.1. Executing ABC.

3.129.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55154$abc$52670$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 81 gates and 118 wires to a netlist network with 37 inputs and 7 outputs.

3.129.15.1. Executing ABC.

3.129.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 17 outputs.

3.129.16.1. Executing ABC.

3.129.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.129.17.1. Executing ABC.

3.129.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.129.18.1. Executing ABC.

3.129.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55453$abc$54877$auto$opt_dff.cc:194:make_patterns_logic$21983, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.19.1. Executing ABC.

3.129.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55463$auto$opt_dff.cc:194:make_patterns_logic$21893, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.129.20.1. Executing ABC.

3.129.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55473$auto$opt_dff.cc:194:make_patterns_logic$21905, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.129.21.1. Executing ABC.

3.129.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55481$abc$54885$auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.22.1. Executing ABC.

3.129.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55489$auto$opt_dff.cc:194:make_patterns_logic$21890, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.129.23.1. Executing ABC.

3.129.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55497$auto$opt_dff.cc:194:make_patterns_logic$21902, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.129.24.1. Executing ABC.

3.129.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55505$abc$54861$auto$opt_dff.cc:194:make_patterns_logic$21989, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.25.1. Executing ABC.

3.129.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55513$auto$opt_dff.cc:194:make_patterns_logic$21899, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.129.26.1. Executing ABC.

3.129.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55521$abc$54869$auto$opt_dff.cc:194:make_patterns_logic$21986, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.27.1. Executing ABC.

3.129.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.129.28.1. Executing ABC.

3.129.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 18 outputs.

3.129.29.1. Executing ABC.

3.129.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55628$auto$opt_dff.cc:194:make_patterns_logic$21896, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.129.30.1. Executing ABC.

3.129.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55636$auto$opt_dff.cc:194:make_patterns_logic$21908, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.129.31.1. Executing ABC.

3.129.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.129.32.1. Executing ABC.

3.129.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55718$abc$54893$auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.33.1. Executing ABC.

3.129.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55726$abc$54578$auto$opt_dff.cc:219:make_patterns_logic$22202, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 8 outputs.

3.129.34.1. Executing ABC.

3.129.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55739$abc$52660$auto$opt_dff.cc:194:make_patterns_logic$22162, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.129.35.1. Executing ABC.

3.129.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.129.36.1. Executing ABC.

3.129.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55120$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.129.37.1. Executing ABC.

3.129.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.129.38.1. Executing ABC.

3.129.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.129.39.1. Executing ABC.

3.129.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.129.40.1. Executing ABC.

3.129.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 14 outputs.

3.129.41.1. Executing ABC.

3.129.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 22 outputs.

3.129.42.1. Executing ABC.

3.129.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 21 outputs.

3.129.43.1. Executing ABC.

3.129.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 21 outputs.

3.129.44.1. Executing ABC.

3.129.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 21 outputs.

3.129.45.1. Executing ABC.

3.129.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 21 outputs.

3.129.46.1. Executing ABC.

3.129.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56167$abc$54853$auto$opt_dff.cc:194:make_patterns_logic$21992, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.47.1. Executing ABC.

3.129.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56175$abc$47594$auto$opt_dff.cc:194:make_patterns_logic$21390, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.129.48.1. Executing ABC.

3.129.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56200$abc$53125$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.129.49.1. Executing ABC.

3.129.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56218$abc$53125$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 17 outputs.

3.129.50.1. Executing ABC.

3.129.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56252$abc$47989$auto$opt_dff.cc:194:make_patterns_logic$21310, asynchronously reset by !\HRSTn
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 11 outputs.

3.129.51.1. Executing ABC.

3.129.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56268$abc$47645$auto$opt_dff.cc:194:make_patterns_logic$21405, asynchronously reset by !\HRSTn
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 11 outputs.

3.129.52.1. Executing ABC.

3.129.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.129.53.1. Executing ABC.

3.129.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 35 wires to a netlist network with 19 inputs and 14 outputs.

3.129.54.1. Executing ABC.

3.129.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.129.55.1. Executing ABC.

3.129.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 21 outputs.

3.129.56.1. Executing ABC.

3.129.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 54 wires to a netlist network with 24 inputs and 21 outputs.

3.129.57.1. Executing ABC.

3.129.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 21 outputs.

3.129.58.1. Executing ABC.

3.129.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 22 outputs.

3.129.59.1. Executing ABC.

3.129.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56552$abc$54848$auto$opt_dff.cc:219:make_patterns_logic$22169, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.129.60.1. Executing ABC.

3.129.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.129.61.1. Executing ABC.

3.129.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 22 outputs.

3.129.62.1. Executing ABC.

3.129.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 21 outputs.

3.129.63.1. Executing ABC.

3.129.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 22 outputs.

3.129.64.1. Executing ABC.

3.129.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 21 outputs.

3.129.65.1. Executing ABC.

3.129.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 21 outputs.

3.129.66.1. Executing ABC.

3.129.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 21 outputs.

3.129.67.1. Executing ABC.

3.129.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.129.68.1. Executing ABC.

3.129.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.129.69.1. Executing ABC.

3.129.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 14 outputs.

3.129.70.1. Executing ABC.

3.129.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 13 outputs.

3.129.71.1. Executing ABC.

3.129.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.129.72.1. Executing ABC.

3.129.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 21 outputs.

3.129.73.1. Executing ABC.

3.129.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 22 outputs.

3.129.74.1. Executing ABC.

3.129.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 22 outputs.

3.129.75.1. Executing ABC.

3.129.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.129.76.1. Executing ABC.

3.129.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 13 gates and 28 wires to a netlist network with 15 inputs and 13 outputs.

3.129.77.1. Executing ABC.

3.129.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 16 outputs.

3.129.78.1. Executing ABC.

3.129.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 14 outputs.

3.129.79.1. Executing ABC.

3.129.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 21 outputs.

3.129.80.1. Executing ABC.

3.129.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55296$abc$53378$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 155 gates and 302 wires to a netlist network with 147 inputs and 26 outputs.

3.129.81.1. Executing ABC.

3.129.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 52 wires to a netlist network with 22 inputs and 24 outputs.

3.129.82.1. Executing ABC.

3.129.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 11 outputs.

3.129.83.1. Executing ABC.

3.129.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57249$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 22 outputs.

3.129.84.1. Executing ABC.

3.129.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.129.85.1. Executing ABC.

3.129.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 18 outputs.

3.129.86.1. Executing ABC.

3.129.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57325$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.129.87.1. Executing ABC.

3.129.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57363$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 10 outputs.

3.129.88.1. Executing ABC.

3.129.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 22 outputs.

3.129.89.1. Executing ABC.

3.129.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.129.90.1. Executing ABC.

3.129.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57468$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.129.91.1. Executing ABC.

3.129.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 246 gates and 462 wires to a netlist network with 216 inputs and 47 outputs.

3.129.92.1. Executing ABC.

3.129.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60801$abc$49486$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 21 outputs.

3.129.93.1. Executing ABC.

3.129.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.129.94.1. Executing ABC.

3.129.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22146, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.129.95.1. Executing ABC.

3.129.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61572$abc$48492$auto$opt_dff.cc:219:make_patterns_logic$22027, asynchronously reset by !\HRSTn
Extracted 159 gates and 200 wires to a netlist network with 41 inputs and 7 outputs.

3.129.96.1. Executing ABC.

3.129.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 11 outputs.

3.129.97.1. Executing ABC.

3.129.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61543$abc$48460$auto$opt_dff.cc:194:make_patterns_logic$21222, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 14 outputs.

3.129.98.1. Executing ABC.

3.129.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.129.99.1. Executing ABC.

3.129.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61756$abc$47873$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 19 outputs.

3.129.100.1. Executing ABC.

3.129.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57532$abc$48016$auto$opt_dff.cc:194:make_patterns_logic$21317, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 14 outputs.

3.129.101.1. Executing ABC.

3.129.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57562$abc$47671$auto$opt_dff.cc:194:make_patterns_logic$21412, asynchronously reset by !\HRSTn
Extracted 19 gates and 30 wires to a netlist network with 11 inputs and 14 outputs.

3.129.102.1. Executing ABC.

3.129.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.129.103.1. Executing ABC.

3.129.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57650$abc$48346$auto$opt_dff.cc:194:make_patterns_logic$21200, asynchronously reset by !\HRSTn
Extracted 23 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.129.104.1. Executing ABC.

3.129.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57675$abc$47930$auto$opt_dff.cc:194:make_patterns_logic$21295, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.129.105.1. Executing ABC.

3.129.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61171$abc$53125$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 19 outputs.

3.129.106.1. Executing ABC.

3.129.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.129.107.1. Executing ABC.

3.129.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 22 outputs.

3.129.108.1. Executing ABC.

3.129.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21602, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.129.109.1. Executing ABC.

3.129.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57700$abc$49676$auto$opt_dff.cc:219:make_patterns_logic$22097, asynchronously reset by !\HRSTn
Extracted 159 gates and 195 wires to a netlist network with 36 inputs and 9 outputs.

3.129.110.1. Executing ABC.

3.129.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57858$abc$48096$auto$opt_dff.cc:194:make_patterns_logic$21144, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.129.111.1. Executing ABC.

3.129.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$57868$abc$47753$auto$opt_dff.cc:194:make_patterns_logic$21239, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.129.112.1. Executing ABC.

3.129.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 12 outputs.

3.129.113.1. Executing ABC.

3.129.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58035$abc$48643$auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.129.114.1. Executing ABC.

3.129.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58043$abc$52994$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 104 gates and 177 wires to a netlist network with 73 inputs and 40 outputs.

3.129.115.1. Executing ABC.

3.129.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58162$abc$48062$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 55 wires to a netlist network with 30 inputs and 17 outputs.

3.129.116.1. Executing ABC.

3.129.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 12 outputs.

3.129.117.1. Executing ABC.

3.129.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58234$abc$49520$auto$opt_dff.cc:194:make_patterns_logic$22136, asynchronously reset by !\HRSTn
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.129.118.1. Executing ABC.

3.129.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58243$abc$53125$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.129.119.1. Executing ABC.

3.129.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58271$abc$53125$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 17 outputs.

3.129.120.1. Executing ABC.

3.129.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58305$abc$53125$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.129.121.1. Executing ABC.

3.129.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58333$abc$53125$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 17 outputs.

3.129.122.1. Executing ABC.

3.129.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58367$abc$53125$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.129.123.1. Executing ABC.

3.129.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58395$abc$53125$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 15 outputs.

3.129.124.1. Executing ABC.

3.129.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 23 outputs.

3.129.125.1. Executing ABC.

3.129.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58429$abc$53125$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 18 outputs.

3.129.126.1. Executing ABC.

3.129.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58457$abc$48325$auto$opt_dff.cc:194:make_patterns_logic$21197, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.127.1. Executing ABC.

3.129.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58478$abc$48047$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.129.128.1. Executing ABC.

3.129.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58491$abc$47909$auto$opt_dff.cc:194:make_patterns_logic$21292, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.129.1. Executing ABC.

3.129.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58512$abc$47704$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.129.130.1. Executing ABC.

3.129.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58198$abc$47719$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 17 outputs.

3.129.131.1. Executing ABC.

3.129.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 18 outputs.

3.129.132.1. Executing ABC.

3.129.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54966$abc$53125$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 21 outputs.

3.129.133.1. Executing ABC.

3.129.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46486$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.129.134.1. Executing ABC.

3.129.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46441$auto$opt_dff.cc:194:make_patterns_logic$21788, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.129.135.1. Executing ABC.

3.129.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46429$auto$opt_dff.cc:194:make_patterns_logic$21785, asynchronously reset by !\HRSTn
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 10 outputs.

3.129.136.1. Executing ABC.

3.129.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46357$auto$opt_dff.cc:194:make_patterns_logic$21767, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.137.1. Executing ABC.

3.129.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47222$auto$opt_dff.cc:194:make_patterns_logic$21467, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.129.138.1. Executing ABC.

3.129.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45884$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

3.129.139.1. Executing ABC.

3.129.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21109, asynchronously reset by !\HRSTn
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 10 outputs.

3.129.140.1. Executing ABC.

3.129.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 9 outputs.

3.129.141.1. Executing ABC.

3.129.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47311$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.129.142.1. Executing ABC.

3.129.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46964$auto$opt_dff.cc:194:make_patterns_logic$21577, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.143.1. Executing ABC.

3.129.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47049$auto$opt_dff.cc:194:make_patterns_logic$21598, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 8 outputs.

3.129.144.1. Executing ABC.

3.129.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$54585$auto$opt_dff.cc:219:make_patterns_logic$22183, asynchronously reset by !\HRSTn
Extracted 270 gates and 371 wires to a netlist network with 101 inputs and 34 outputs.

3.129.145.1. Executing ABC.

3.129.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46614$auto$opt_dff.cc:194:make_patterns_logic$21657, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.129.146.1. Executing ABC.

3.129.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$46546$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.129.147.1. Executing ABC.

3.129.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46510$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 17 outputs.

3.129.148.1. Executing ABC.

3.129.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46501$auto$opt_dff.cc:194:make_patterns_logic$21619, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.129.149.1. Executing ABC.

3.129.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46454$auto$opt_dff.cc:194:make_patterns_logic$21792, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.129.150.1. Executing ABC.

3.129.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49310$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.129.151.1. Executing ABC.

3.129.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46378$auto$opt_dff.cc:194:make_patterns_logic$21770, asynchronously reset by !\HRSTn
Extracted 20 gates and 26 wires to a netlist network with 6 inputs and 5 outputs.

3.129.152.1. Executing ABC.

3.129.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62137$abc$47619$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 13 outputs.

3.129.153.1. Executing ABC.

3.129.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.129.154.1. Executing ABC.

3.129.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58525$abc$49452$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 21 outputs.

3.129.155.1. Executing ABC.

3.129.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58562$abc$48397$auto$opt_dff.cc:194:make_patterns_logic$21215, asynchronously reset by !\HRSTn
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.129.156.1. Executing ABC.

3.129.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58577$abc$48106$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 17 outputs.

3.129.157.1. Executing ABC.

3.129.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58610$abc$47762$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 18 outputs.

3.129.158.1. Executing ABC.

3.129.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46028$auto$opt_dff.cc:194:make_patterns_logic$21847, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.129.159.1. Executing ABC.

3.129.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45994$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.129.160.1. Executing ABC.

3.129.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45960$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.129.161.1. Executing ABC.

3.129.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45912$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 37 gates and 73 wires to a netlist network with 36 inputs and 23 outputs.

3.129.162.1. Executing ABC.

3.129.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$45903$auto$opt_dff.cc:194:make_patterns_logic$21809, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.129.163.1. Executing ABC.

3.129.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$45781$inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 96 gates and 166 wires to a netlist network with 70 inputs and 30 outputs.

3.129.164.1. Executing ABC.

3.129.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$53125$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 20 outputs.

3.129.165.1. Executing ABC.

3.129.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45467$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 21 outputs.

3.129.166.1. Executing ABC.

3.129.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64613$abc$45025$auto$opt_dff.cc:219:make_patterns_logic$22062, asynchronously reset by !\HRSTn
Extracted 130 gates and 147 wires to a netlist network with 17 inputs and 4 outputs.

3.129.167.1. Executing ABC.

3.129.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64785$abc$45228$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 59 wires to a netlist network with 32 inputs and 18 outputs.

3.129.168.1. Executing ABC.

3.129.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$lo46, asynchronously reset by !\HRSTn
Extracted 26 gates and 29 wires to a netlist network with 3 inputs and 11 outputs.

3.129.169.1. Executing ABC.

3.129.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45307$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 20 outputs.

3.129.170.1. Executing ABC.

3.129.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45345$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.129.171.1. Executing ABC.

3.129.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45395$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 11 outputs.

3.129.172.1. Executing ABC.

3.129.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47345$auto$opt_dff.cc:194:make_patterns_logic$21500, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.129.173.1. Executing ABC.

3.129.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 18 outputs.

3.129.174.1. Executing ABC.

3.129.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61824$abc$48289$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 21 outputs.

3.129.175.1. Executing ABC.

3.129.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46794$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.129.176.1. Executing ABC.

3.129.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46751$auto$opt_dff.cc:194:make_patterns_logic$21693, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.129.177.1. Executing ABC.

3.129.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46737$auto$opt_dff.cc:194:make_patterns_logic$21690, asynchronously reset by !\HRSTn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs.

3.129.178.1. Executing ABC.

3.129.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46657$auto$opt_dff.cc:194:make_patterns_logic$21672, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.179.1. Executing ABC.

3.129.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62504$abc$49976$inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1714 gates and 2641 wires to a netlist network with 927 inputs and 33 outputs.

3.129.180.1. Executing ABC.

3.129.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$48175$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 14 gates and 32 wires to a netlist network with 18 inputs and 13 outputs.

3.129.181.1. Executing ABC.

3.129.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$64287$abc$51885$auto$opt_dff.cc:219:make_patterns_logic$22178, asynchronously reset by !\HRSTn
Extracted 328 gates and 552 wires to a netlist network with 224 inputs and 214 outputs.

3.129.182.1. Executing ABC.

3.129.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46928$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 19 outputs.

3.129.183.1. Executing ABC.

3.129.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47286$auto$opt_dff.cc:194:make_patterns_logic$21485, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.129.184.1. Executing ABC.

3.129.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47188$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.129.185.1. Executing ABC.

3.129.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47109$auto$opt_dff.cc:194:make_patterns_logic$21429, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.129.186.1. Executing ABC.

3.129.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46621$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 19 outputs.

3.129.187.1. Executing ABC.

3.129.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.129.188.1. Executing ABC.

3.129.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61934$abc$52871$auto$opt_dff.cc:219:make_patterns_logic$22214, asynchronously reset by !\HRSTn
Extracted 158 gates and 321 wires to a netlist network with 163 inputs and 52 outputs.

3.129.189.1. Executing ABC.

3.129.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$49381$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 20 outputs.

3.129.190.1. Executing ABC.

3.129.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47094$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs.

3.129.191.1. Executing ABC.

3.129.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59191$abc$53125$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 37 wires to a netlist network with 21 inputs and 10 outputs.

3.129.192.1. Executing ABC.

3.129.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.129.193.1. Executing ABC.

3.129.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$62099$abc$47537$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.129.194.1. Executing ABC.

3.129.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47265$auto$opt_dff.cc:194:make_patterns_logic$21482, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.129.195.1. Executing ABC.

3.129.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$47036$auto$opt_dff.cc:194:make_patterns_logic$21595, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.129.196.1. Executing ABC.

3.129.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 16 outputs.

3.129.197.1. Executing ABC.

3.129.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60755$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 15 outputs.

3.129.198.1. Executing ABC.

3.129.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$61104$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 14 outputs.

3.129.199.1. Executing ABC.

3.129.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46321$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 19 outputs.

3.129.200.1. Executing ABC.

3.129.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46187$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

3.129.201.1. Executing ABC.

yosys> abc -dff

3.130. Executing ABC pass (technology mapping using ABC).

3.130.1. Summary of detected clock domains:
  4 cells in clk=\HCLK, en=$abc$65253$abc$45775$auto$opt_dff.cc:194:make_patterns_logic$21106, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$65259$abc$54901$auto$opt_dff.cc:194:make_patterns_logic$21974, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65270$abc$54909$abc$47573$auto$opt_dff.cc:194:make_patterns_logic$21387, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65291$abc$54930$abc$47530$auto$opt_dff.cc:194:make_patterns_logic$21372, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$65298$abc$54937$abc$48416$auto$opt_dff.cc:194:make_patterns_logic$21218, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65312$abc$54952$abc$48252$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$65319$abc$54959$abc$47866$auto$opt_dff.cc:194:make_patterns_logic$21277, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$65360$abc$54996$abc$52953$auto$opt_dff.cc:194:make_patterns_logic$22205, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$65375$abc$55038$abc$51574$auto$opt_dff.cc:194:make_patterns_logic$22142, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$65396$abc$55058$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22159, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65411$abc$55072$abc$53364$auto$opt_dff.cc:194:make_patterns_logic$22195, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$65419$abc$55080$abc$54232$inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$65451$abc$55108$abc$51552$auto$opt_dff.cc:194:make_patterns_logic$22149, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$65326$abc$61860$abc$48371$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  75 cells in clk=\HCLK, en=$abc$65463$abc$55154$abc$52670$inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$65573$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$65591$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65609$abc$55453$abc$54877$auto$opt_dff.cc:194:make_patterns_logic$21983, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$abc$65617$abc$55463$auto$opt_dff.cc:194:make_patterns_logic$21893, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65628$abc$55473$auto$opt_dff.cc:194:make_patterns_logic$21905, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65636$abc$55481$abc$54885$auto$opt_dff.cc:194:make_patterns_logic$21980, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65644$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$21890, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65652$abc$55497$auto$opt_dff.cc:194:make_patterns_logic$21902, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65660$abc$55505$abc$54861$auto$opt_dff.cc:194:make_patterns_logic$21989, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65668$abc$55513$auto$opt_dff.cc:194:make_patterns_logic$21899, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65676$abc$55521$abc$54869$auto$opt_dff.cc:194:make_patterns_logic$21986, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$65684$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$65753$abc$55628$auto$opt_dff.cc:194:make_patterns_logic$21896, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65761$abc$55636$auto$opt_dff.cc:194:make_patterns_logic$21908, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$65807$abc$55718$abc$54893$auto$opt_dff.cc:194:make_patterns_logic$21977, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$65815$abc$55726$abc$54578$auto$opt_dff.cc:219:make_patterns_logic$22202, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$65827$abc$55739$abc$52660$auto$opt_dff.cc:194:make_patterns_logic$22162, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$65837$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$65875$abc$55120$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$65908$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$65946$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$65980$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$66013$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$66044$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$66085$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$66125$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$66165$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$66205$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$66245$abc$56167$abc$54853$auto$opt_dff.cc:194:make_patterns_logic$21992, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$66253$abc$56175$abc$47594$auto$opt_dff.cc:194:make_patterns_logic$21390, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$66278$abc$56200$abc$53125$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$65718$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$66330$abc$56252$abc$47989$auto$opt_dff.cc:194:make_patterns_logic$21310, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$66345$abc$56268$abc$47645$auto$opt_dff.cc:194:make_patterns_logic$21405, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$66360$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$66394$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$66425$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$66464$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$66504$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$66544$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$66584$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  2 cells in clk=\HCLK, en=$abc$66625$abc$56552$abc$54848$auto$opt_dff.cc:219:make_patterns_logic$22169, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$66630$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$66662$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$66703$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$66743$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$66784$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$66824$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$66904$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$66922$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$66954$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$66985$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67015$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$67053$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67091$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$67130$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$67169$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$67201$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$67231$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$67264$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  148 cells in clk=\HCLK, en=$abc$67335$abc$55296$abc$53378$inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$67493$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$67534$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$67562$abc$57249$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$67601$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$67639$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$67674$abc$57325$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$67712$abc$57363$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$67739$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$67778$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  242 cells in clk=\HCLK, en=$abc$59356$inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$68130$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22146, arst=!\HRSTn, srst={ }
  155 cells in clk=\HCLK, en=$abc$68159$abc$61572$abc$48492$auto$opt_dff.cc:219:make_patterns_logic$22027, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$68319$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$68339$abc$61543$abc$48460$auto$opt_dff.cc:194:make_patterns_logic$21222, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68368$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$68401$abc$61756$abc$47873$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68437$abc$57532$abc$48016$auto$opt_dff.cc:194:make_patterns_logic$21317, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$68466$abc$57562$abc$47671$auto$opt_dff.cc:194:make_patterns_logic$21412, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$68495$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$68528$abc$57650$abc$48346$auto$opt_dff.cc:194:make_patterns_logic$21200, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$68553$abc$57675$abc$47930$auto$opt_dff.cc:194:make_patterns_logic$21295, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$68578$abc$61171$abc$53125$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$68614$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$68646$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$68685$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21602, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en=$abc$68714$abc$57700$abc$49676$auto$opt_dff.cc:219:make_patterns_logic$22097, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$68867$abc$57858$abc$48096$auto$opt_dff.cc:194:make_patterns_logic$21144, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$68877$abc$57868$abc$47753$auto$opt_dff.cc:194:make_patterns_logic$21239, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$68886$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$68915$abc$58035$abc$48643$auto$opt_dff.cc:194:make_patterns_logic$21971, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$69037$abc$58162$abc$48062$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$69071$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$69100$abc$58234$abc$49520$auto$opt_dff.cc:194:make_patterns_logic$22136, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$69108$abc$58243$abc$53125$inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$69139$abc$58271$abc$53125$inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$69173$abc$58305$abc$53125$inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$69204$abc$58333$abc$53125$inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$69238$abc$58367$abc$53125$inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$69271$abc$58395$abc$53125$inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$69303$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$69343$abc$58429$abc$53125$inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$69378$abc$58457$abc$48325$auto$opt_dff.cc:194:make_patterns_logic$21197, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$69413$abc$58491$abc$47909$auto$opt_dff.cc:194:make_patterns_logic$21292, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$69434$abc$58512$abc$47704$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$69448$abc$58198$abc$47719$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$66864$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$68092$abc$60801$abc$49486$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$69482$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$69517$abc$54966$abc$53125$inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69562$abc$46441$auto$opt_dff.cc:194:make_patterns_logic$21788, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$69577$abc$46429$auto$opt_dff.cc:194:make_patterns_logic$21785, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$69592$abc$46357$auto$opt_dff.cc:194:make_patterns_logic$21767, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$69613$abc$47222$auto$opt_dff.cc:194:make_patterns_logic$21467, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$69620$abc$45884$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$69635$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21109, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$69653$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21115, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$69699$abc$46964$auto$opt_dff.cc:194:make_patterns_logic$21577, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$69720$abc$47049$auto$opt_dff.cc:194:make_patterns_logic$21598, arst=!\HRSTn, srst={ }
  261 cells in clk=\HCLK, en=$abc$69734$abc$54585$auto$opt_dff.cc:219:make_patterns_logic$22183, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$70008$abc$46614$auto$opt_dff.cc:194:make_patterns_logic$21657, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$46546$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$70081$abc$46501$auto$opt_dff.cc:194:make_patterns_logic$21619, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$70091$abc$46454$auto$opt_dff.cc:194:make_patterns_logic$21792, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70048$abc$46510$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46403$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$70120$abc$49310$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$70157$abc$46378$auto$opt_dff.cc:194:make_patterns_logic$21770, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$70182$abc$62137$abc$47619$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$70212$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$70246$abc$58525$abc$49452$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$70284$abc$58562$abc$48397$auto$opt_dff.cc:194:make_patterns_logic$21215, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$70299$abc$58577$abc$48106$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$65539$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$70332$abc$58610$abc$47762$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$70366$abc$46028$auto$opt_dff.cc:194:make_patterns_logic$21847, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$70373$abc$45994$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$60193$abc$45960$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$69548$abc$46486$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$70478$abc$45903$auto$opt_dff.cc:194:make_patterns_logic$21809, arst=!\HRSTn, srst={ }
  95 cells in clk=\HCLK, en=$abc$70488$abc$59356$abc$45781$inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  36 cells in clk=\HCLK, en=$abc$70439$abc$45912$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  33 cells in clk=\HCLK, en=$abc$70585$abc$53125$inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  135 cells in clk=\HCLK, en=$abc$70662$abc$64613$abc$45025$auto$opt_dff.cc:219:make_patterns_logic$22062, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$70796$abc$64785$abc$45228$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$59356$lo46, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$45307$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$60193$abc$45345$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$60193$abc$45395$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$70956$abc$47345$auto$opt_dff.cc:194:make_patterns_logic$21500, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$70971$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$71006$abc$61824$abc$48289$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$71058$abc$46751$auto$opt_dff.cc:194:make_patterns_logic$21693, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$71073$abc$46737$auto$opt_dff.cc:194:make_patterns_logic$21690, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$abc$69399$abc$58478$abc$48047$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$71088$abc$46657$auto$opt_dff.cc:194:make_patterns_logic$21672, arst=!\HRSTn, srst={ }
  1881 cells in clk=\HCLK, en=$abc$71109$abc$62504$abc$49976$inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$73003$abc$60193$abc$48175$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$67295$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$66296$abc$56218$abc$53125$inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$65769$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$73362$abc$46928$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$73398$abc$47286$auto$opt_dff.cc:194:make_patterns_logic$21485, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$73456$abc$47109$auto$opt_dff.cc:194:make_patterns_logic$21429, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$67816$abc$57468$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$73466$abc$46621$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$73502$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$55012$abc$52966$inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  157 cells in clk=\HCLK, en=$abc$73535$abc$61934$abc$52871$auto$opt_dff.cc:219:make_patterns_logic$22214, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$abc$73702$abc$49381$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  104 cells in clk=\HCLK, en=$abc$58043$abc$52994$inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$73739$abc$47094$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$73753$abc$59191$abc$53125$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$73772$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$70624$abc$60193$abc$45467$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$73826$abc$47265$auto$opt_dff.cc:194:make_patterns_logic$21482, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$73847$abc$47036$auto$opt_dff.cc:194:make_patterns_logic$21595, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$73862$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$73895$abc$60755$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$73927$abc$61104$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$73958$abc$46321$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46165$auto$opt_dff.cc:194:make_patterns_logic$21883, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$46151$auto$opt_dff.cc:194:make_patterns_logic$21880, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46071$auto$opt_dff.cc:194:make_patterns_logic$21862, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$46035$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$47359$auto$opt_dff.cc:194:make_patterns_logic$21503, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$47372$auto$opt_dff.cc:194:make_patterns_logic$21507, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$abc$47403$inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$47418$auto$opt_dff.cc:194:make_patterns_logic$21334, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$47427$inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$47462$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$49415$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47496$inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$abc$46921$auto$opt_dff.cc:194:make_patterns_logic$21562, arst=!\HRSTn, srst={ }
  14 cells in clk=\HCLK, en=$abc$46887$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$46853$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46818$inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46809$auto$opt_dff.cc:194:make_patterns_logic$21524, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$46764$auto$opt_dff.cc:194:make_patterns_logic$21697, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$49344$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46703$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46678$auto$opt_dff.cc:194:make_patterns_logic$21675, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60193$abc$47154$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$47010$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  65 cells in clk=\HCLK, en=$abc$46314$auto$opt_dff.cc:194:make_patterns_logic$21752, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$46246$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$46211$inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$abc$46202$auto$opt_dff.cc:194:make_patterns_logic$21714, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$71044$abc$46794$inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$abc$46178$auto$opt_dff.cc:194:make_patterns_logic$21887, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$49273$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$46117$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46092$auto$opt_dff.cc:194:make_patterns_logic$21865, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$47229$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$46985$auto$opt_dff.cc:194:make_patterns_logic$21580, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=$abc$47118$inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$73423$abc$47188$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  118 cells in clk=\HCLK, en=$abc$59212$abc$52354$inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$58673$abc$53125$inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$58707$abc$53125$inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$58735$abc$53125$inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$58769$abc$53125$inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$58797$abc$53125$inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  146 cells in clk=\HCLK, en=$abc$57878$abc$49528$auto$opt_dff.cc:219:make_patterns_logic$22132, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58831$abc$53125$inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$61792$abc$47832$inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$58859$abc$48429$auto$opt_dff.cc:194:make_patterns_logic$21127, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$abc$58888$abc$48141$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$61723$abc$47955$inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$58922$abc$48003$auto$opt_dff.cc:194:make_patterns_logic$21313, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=$abc$58937$abc$47798$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$58971$abc$47658$auto$opt_dff.cc:194:make_patterns_logic$21408, arst=!\HRSTn, srst={ }
  192 cells in clk=\HCLK, en=$abc$59996$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$22219, arst=!\HRSTn, srst={ }
  225 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  25 cells in clk=\HCLK, en=$abc$73790$abc$62099$abc$47537$inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$abc$46280$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=$abc$60839$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60193$abc$45429$inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  200 cells in clk=\HCLK, en=$abc$65014$abc$53378$inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  101 cells in clk=\HCLK, en=$abc$60498$abc$51622$inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$69665$abc$47311$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=$abc$61132$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  142 cells in clk=\HCLK, en=$abc$59356$lo35, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  618 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  330 cells in clk=\HCLK, en=$abc$73033$abc$64287$abc$51885$auto$opt_dff.cc:219:make_patterns_logic$22178, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=$abc$61894$abc$48209$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$abc$60193$abc$45184$inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$abc$46580$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$abc$57618$abc$53125$inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  11 cells in clk=\HCLK, en=$abc$73994$abc$46187$inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }

3.130.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65253$abc$45775$auto$opt_dff.cc:194:make_patterns_logic$21106, asynchronously reset by !\HRSTn
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.130.2.1. Executing ABC.

3.130.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65259$abc$54901$auto$opt_dff.cc:194:make_patterns_logic$21974, asynchronously reset by !\HRSTn
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.130.3.1. Executing ABC.

3.130.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65270$abc$54909$abc$47573$auto$opt_dff.cc:194:make_patterns_logic$21387, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.4.1. Executing ABC.

3.130.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65291$abc$54930$abc$47530$auto$opt_dff.cc:194:make_patterns_logic$21372, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.130.5.1. Executing ABC.

3.130.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65298$abc$54937$abc$48416$auto$opt_dff.cc:194:make_patterns_logic$21218, asynchronously reset by !\HRSTn
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.130.6.1. Executing ABC.

3.130.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65312$abc$54952$abc$48252$auto$opt_dff.cc:194:make_patterns_logic$21182, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.130.7.1. Executing ABC.

3.130.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65319$abc$54959$abc$47866$auto$opt_dff.cc:194:make_patterns_logic$21277, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.130.8.1. Executing ABC.

3.130.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65360$abc$54996$abc$52953$auto$opt_dff.cc:194:make_patterns_logic$22205, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 4 outputs.

3.130.9.1. Executing ABC.

3.130.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65375$abc$55038$abc$51574$auto$opt_dff.cc:194:make_patterns_logic$22142, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 9 outputs.

3.130.10.1. Executing ABC.

3.130.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65396$abc$55058$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22159, asynchronously reset by !\HRSTn
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 7 outputs.

3.130.11.1. Executing ABC.

3.130.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65411$abc$55072$abc$53364$auto$opt_dff.cc:194:make_patterns_logic$22195, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.130.12.1. Executing ABC.

3.130.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65419$abc$55080$abc$54232$inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 27 gates and 51 wires to a netlist network with 24 inputs and 9 outputs.

3.130.13.1. Executing ABC.

3.130.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65451$abc$55108$abc$51552$auto$opt_dff.cc:194:make_patterns_logic$22149, asynchronously reset by !\HRSTn
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 4 outputs.

3.130.14.1. Executing ABC.

3.130.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65326$abc$61860$abc$48371$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 55 wires to a netlist network with 30 inputs and 20 outputs.

3.130.15.1. Executing ABC.

3.130.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65463$abc$55154$abc$52670$inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 75 gates and 112 wires to a netlist network with 37 inputs and 7 outputs.

3.130.16.1. Executing ABC.

3.130.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65573$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 9 outputs.

3.130.17.1. Executing ABC.

3.130.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65591$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.130.18.1. Executing ABC.

3.130.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65609$abc$55453$abc$54877$auto$opt_dff.cc:194:make_patterns_logic$21983, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.19.1. Executing ABC.

3.130.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65617$abc$55463$auto$opt_dff.cc:194:make_patterns_logic$21893, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.130.20.1. Executing ABC.

3.130.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65628$abc$55473$auto$opt_dff.cc:194:make_patterns_logic$21905, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.130.21.1. Executing ABC.

3.130.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65636$abc$55481$abc$54885$auto$opt_dff.cc:194:make_patterns_logic$21980, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.22.1. Executing ABC.

3.130.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65644$abc$55489$auto$opt_dff.cc:194:make_patterns_logic$21890, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.130.23.1. Executing ABC.

3.130.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65652$abc$55497$auto$opt_dff.cc:194:make_patterns_logic$21902, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.130.24.1. Executing ABC.

3.130.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65660$abc$55505$abc$54861$auto$opt_dff.cc:194:make_patterns_logic$21989, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.25.1. Executing ABC.

3.130.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65668$abc$55513$auto$opt_dff.cc:194:make_patterns_logic$21899, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.130.26.1. Executing ABC.

3.130.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65676$abc$55521$abc$54869$auto$opt_dff.cc:194:make_patterns_logic$21986, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.27.1. Executing ABC.

3.130.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65684$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 18 outputs.

3.130.28.1. Executing ABC.

3.130.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65753$abc$55628$auto$opt_dff.cc:194:make_patterns_logic$21896, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 3 outputs.

3.130.29.1. Executing ABC.

3.130.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65761$abc$55636$auto$opt_dff.cc:194:make_patterns_logic$21908, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.130.30.1. Executing ABC.

3.130.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65807$abc$55718$abc$54893$auto$opt_dff.cc:194:make_patterns_logic$21977, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.31.1. Executing ABC.

3.130.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65815$abc$55726$abc$54578$auto$opt_dff.cc:219:make_patterns_logic$22202, asynchronously reset by !\HRSTn
Extracted 10 gates and 23 wires to a netlist network with 13 inputs and 8 outputs.

3.130.32.1. Executing ABC.

3.130.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65827$abc$55739$abc$52660$auto$opt_dff.cc:194:make_patterns_logic$22162, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.130.33.1. Executing ABC.

3.130.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65837$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.130.34.1. Executing ABC.

3.130.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65875$abc$55120$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.130.35.1. Executing ABC.

3.130.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65908$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.130.36.1. Executing ABC.

3.130.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65946$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.130.37.1. Executing ABC.

3.130.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65980$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 15 outputs.

3.130.38.1. Executing ABC.

3.130.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66013$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.130.39.1. Executing ABC.

3.130.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66044$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 22 outputs.

3.130.40.1. Executing ABC.

3.130.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66085$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.130.41.1. Executing ABC.

3.130.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66125$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.130.42.1. Executing ABC.

3.130.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66165$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 21 outputs.

3.130.43.1. Executing ABC.

3.130.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66205$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 20 outputs.

3.130.44.1. Executing ABC.

3.130.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66245$abc$56167$abc$54853$auto$opt_dff.cc:194:make_patterns_logic$21992, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.45.1. Executing ABC.

3.130.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66253$abc$56175$abc$47594$auto$opt_dff.cc:194:make_patterns_logic$21390, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.130.46.1. Executing ABC.

3.130.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66278$abc$56200$abc$53125$inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 9 outputs.

3.130.47.1. Executing ABC.

3.130.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65718$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 17 outputs.

3.130.48.1. Executing ABC.

3.130.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66330$abc$56252$abc$47989$auto$opt_dff.cc:194:make_patterns_logic$21310, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.130.49.1. Executing ABC.

3.130.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66345$abc$56268$abc$47645$auto$opt_dff.cc:194:make_patterns_logic$21405, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.130.50.1. Executing ABC.

3.130.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66360$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.130.51.1. Executing ABC.

3.130.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66394$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 45 wires to a netlist network with 24 inputs and 17 outputs.

3.130.52.1. Executing ABC.

3.130.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66425$abc$60193$abc$53125$inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.130.53.1. Executing ABC.

3.130.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66464$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.130.54.1. Executing ABC.

3.130.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66504$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.130.55.1. Executing ABC.

3.130.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66544$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 20 outputs.

3.130.56.1. Executing ABC.

3.130.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66584$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.130.57.1. Executing ABC.

3.130.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66625$abc$56552$abc$54848$auto$opt_dff.cc:219:make_patterns_logic$22169, asynchronously reset by !\HRSTn
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

3.130.58.1. Executing ABC.

3.130.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66630$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 13 outputs.

3.130.59.1. Executing ABC.

3.130.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66662$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 22 outputs.

3.130.60.1. Executing ABC.

3.130.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66703$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.130.61.1. Executing ABC.

3.130.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66743$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.130.62.1. Executing ABC.

3.130.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66784$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 22 outputs.

3.130.63.1. Executing ABC.

3.130.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66824$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.130.64.1. Executing ABC.

3.130.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66904$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 9 outputs.

3.130.65.1. Executing ABC.

3.130.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66922$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.130.66.1. Executing ABC.

3.130.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66954$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 13 outputs.

3.130.67.1. Executing ABC.

3.130.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66985$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 24 wires to a netlist network with 13 inputs and 11 outputs.

3.130.68.1. Executing ABC.

3.130.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67015$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 21 outputs.

3.130.69.1. Executing ABC.

3.130.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67053$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.130.70.1. Executing ABC.

3.130.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67091$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 22 outputs.

3.130.71.1. Executing ABC.

3.130.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67130$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 22 outputs.

3.130.72.1. Executing ABC.

3.130.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67169$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 17 outputs.

3.130.73.1. Executing ABC.

3.130.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67201$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 12 outputs.

3.130.74.1. Executing ABC.

3.130.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67231$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 15 outputs.

3.130.75.1. Executing ABC.

3.130.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67264$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 15 outputs.

3.130.76.1. Executing ABC.

3.130.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67335$abc$55296$abc$53378$inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 148 gates and 294 wires to a netlist network with 146 inputs and 25 outputs.

3.130.77.1. Executing ABC.

3.130.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67493$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 18 inputs and 21 outputs.

3.130.78.1. Executing ABC.

3.130.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67534$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs.

3.130.79.1. Executing ABC.

3.130.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67562$abc$57249$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 18 inputs and 21 outputs.

3.130.80.1. Executing ABC.

3.130.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67601$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 39 wires to a netlist network with 15 inputs and 21 outputs.

3.130.81.1. Executing ABC.

3.130.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67639$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 50 wires to a netlist network with 27 inputs and 17 outputs.

3.130.82.1. Executing ABC.

3.130.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67674$abc$57325$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 21 outputs.

3.130.83.1. Executing ABC.

3.130.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67712$abc$57363$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 11 outputs.

3.130.84.1. Executing ABC.

3.130.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67739$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 21 outputs.

3.130.85.1. Executing ABC.

3.130.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67778$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 22 outputs.

3.130.86.1. Executing ABC.

3.130.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 242 gates and 458 wires to a netlist network with 216 inputs and 48 outputs.

3.130.87.1. Executing ABC.

3.130.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68130$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 11 gates and 25 wires to a netlist network with 14 inputs and 9 outputs.

3.130.88.1. Executing ABC.

3.130.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$22146, asynchronously reset by !\HRSTn
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.130.89.1. Executing ABC.

3.130.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68159$abc$61572$abc$48492$auto$opt_dff.cc:219:make_patterns_logic$22027, asynchronously reset by !\HRSTn
Extracted 155 gates and 190 wires to a netlist network with 35 inputs and 6 outputs.

3.130.90.1. Executing ABC.

3.130.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68319$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 10 outputs.

3.130.91.1. Executing ABC.

3.130.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68339$abc$61543$abc$48460$auto$opt_dff.cc:194:make_patterns_logic$21222, asynchronously reset by !\HRSTn
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 14 outputs.

3.130.92.1. Executing ABC.

3.130.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68368$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 43 wires to a netlist network with 23 inputs and 16 outputs.

3.130.93.1. Executing ABC.

3.130.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68401$abc$61756$abc$47873$inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 19 outputs.

3.130.94.1. Executing ABC.

3.130.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68437$abc$57532$abc$48016$auto$opt_dff.cc:194:make_patterns_logic$21317, asynchronously reset by !\HRSTn
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 14 outputs.

3.130.95.1. Executing ABC.

3.130.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68466$abc$57562$abc$47671$auto$opt_dff.cc:194:make_patterns_logic$21412, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 14 outputs.

3.130.96.1. Executing ABC.

3.130.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68495$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 15 outputs.

3.130.97.1. Executing ABC.

3.130.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68528$abc$57650$abc$48346$auto$opt_dff.cc:194:make_patterns_logic$21200, asynchronously reset by !\HRSTn
Extracted 23 gates and 33 wires to a netlist network with 10 inputs and 5 outputs.

3.130.98.1. Executing ABC.

3.130.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68553$abc$57675$abc$47930$auto$opt_dff.cc:194:make_patterns_logic$21295, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.130.99.1. Executing ABC.

3.130.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68578$abc$61171$abc$53125$inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 17 outputs.

3.130.100.1. Executing ABC.

3.130.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68614$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 54 wires to a netlist network with 29 inputs and 19 outputs.

3.130.101.1. Executing ABC.

3.130.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68646$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 23 outputs.

3.130.102.1. Executing ABC.

3.130.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68685$abc$47062$auto$opt_dff.cc:194:make_patterns_logic$21602, asynchronously reset by !\HRSTn
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 14 outputs.

3.130.103.1. Executing ABC.

3.130.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68714$abc$57700$abc$49676$auto$opt_dff.cc:219:make_patterns_logic$22097, asynchronously reset by !\HRSTn
Extracted 151 gates and 187 wires to a netlist network with 36 inputs and 8 outputs.

3.130.104.1. Executing ABC.

3.130.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68867$abc$57858$abc$48096$auto$opt_dff.cc:194:make_patterns_logic$21144, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.130.105.1. Executing ABC.

3.130.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68877$abc$57868$abc$47753$auto$opt_dff.cc:194:make_patterns_logic$21239, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.130.106.1. Executing ABC.

3.130.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68886$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 10 outputs.

3.130.107.1. Executing ABC.

3.130.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68915$abc$58035$abc$48643$auto$opt_dff.cc:194:make_patterns_logic$21971, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.130.108.1. Executing ABC.

3.130.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69037$abc$58162$abc$48062$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 18 gates and 41 wires to a netlist network with 23 inputs and 15 outputs.

3.130.109.1. Executing ABC.

3.130.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69071$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 36 wires to a netlist network with 20 inputs and 15 outputs.

3.130.110.1. Executing ABC.

3.130.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69100$abc$58234$abc$49520$auto$opt_dff.cc:194:make_patterns_logic$22136, asynchronously reset by !\HRSTn
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.130.111.1. Executing ABC.

3.130.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69108$abc$58243$abc$53125$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 14 outputs.

3.130.112.1. Executing ABC.

3.130.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69139$abc$58271$abc$53125$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.130.113.1. Executing ABC.

3.130.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69173$abc$58305$abc$53125$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 13 outputs.

3.130.114.1. Executing ABC.

3.130.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69204$abc$58333$abc$53125$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.130.115.1. Executing ABC.

3.130.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69238$abc$58367$abc$53125$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 14 outputs.

3.130.116.1. Executing ABC.

3.130.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69271$abc$58395$abc$53125$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 14 outputs.

3.130.117.1. Executing ABC.

3.130.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69303$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 22 outputs.

3.130.118.1. Executing ABC.

3.130.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69343$abc$58429$abc$53125$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 17 outputs.

3.130.119.1. Executing ABC.

3.130.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69378$abc$58457$abc$48325$auto$opt_dff.cc:194:make_patterns_logic$21197, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.120.1. Executing ABC.

3.130.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69413$abc$58491$abc$47909$auto$opt_dff.cc:194:make_patterns_logic$21292, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.121.1. Executing ABC.

3.130.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69434$abc$58512$abc$47704$inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.130.122.1. Executing ABC.

3.130.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69448$abc$58198$abc$47719$inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 17 outputs.

3.130.123.1. Executing ABC.

3.130.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66864$abc$60193$abc$53125$inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.130.124.1. Executing ABC.

3.130.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$68092$abc$60801$abc$49486$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 20 outputs.

3.130.125.1. Executing ABC.

3.130.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69482$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 17 outputs.

3.130.126.1. Executing ABC.

3.130.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69517$abc$54966$abc$53125$inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 21 outputs.

3.130.127.1. Executing ABC.

3.130.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69562$abc$46441$auto$opt_dff.cc:194:make_patterns_logic$21788, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.130.128.1. Executing ABC.

3.130.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69577$abc$46429$auto$opt_dff.cc:194:make_patterns_logic$21785, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 11 outputs.

3.130.129.1. Executing ABC.

3.130.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69592$abc$46357$auto$opt_dff.cc:194:make_patterns_logic$21767, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.130.1. Executing ABC.

3.130.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69613$abc$47222$auto$opt_dff.cc:194:make_patterns_logic$21467, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.130.131.1. Executing ABC.

3.130.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69620$abc$45884$inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.130.132.1. Executing ABC.

3.130.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69635$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21109, asynchronously reset by !\HRSTn
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 10 outputs.

3.130.133.1. Executing ABC.

3.130.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69653$abc$59356$abc$53378$auto$opt_dff.cc:194:make_patterns_logic$21115, asynchronously reset by !\HRSTn
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 13 outputs.

3.130.134.1. Executing ABC.

3.130.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69699$abc$46964$auto$opt_dff.cc:194:make_patterns_logic$21577, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.135.1. Executing ABC.

3.130.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69720$abc$47049$auto$opt_dff.cc:194:make_patterns_logic$21598, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.130.136.1. Executing ABC.

3.130.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69734$abc$54585$auto$opt_dff.cc:219:make_patterns_logic$22183, asynchronously reset by !\HRSTn
Extracted 261 gates and 355 wires to a netlist network with 94 inputs and 34 outputs.

3.130.137.1. Executing ABC.

3.130.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70008$abc$46614$auto$opt_dff.cc:194:make_patterns_logic$21657, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.130.138.1. Executing ABC.

3.130.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$46546$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 56 wires to a netlist network with 30 inputs and 18 outputs.

3.130.139.1. Executing ABC.

3.130.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70081$abc$46501$auto$opt_dff.cc:194:make_patterns_logic$21619, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.130.140.1. Executing ABC.

3.130.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70091$abc$46454$auto$opt_dff.cc:194:make_patterns_logic$21792, asynchronously reset by !\HRSTn
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 14 outputs.

3.130.141.1. Executing ABC.

3.130.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70048$abc$46510$inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 25 gates and 47 wires to a netlist network with 22 inputs and 17 outputs.

3.130.142.1. Executing ABC.

3.130.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46403$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.130.143.1. Executing ABC.

3.130.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70120$abc$49310$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 18 outputs.

3.130.144.1. Executing ABC.

3.130.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70157$abc$46378$auto$opt_dff.cc:194:make_patterns_logic$21770, asynchronously reset by !\HRSTn
Extracted 22 gates and 31 wires to a netlist network with 9 inputs and 5 outputs.

3.130.145.1. Executing ABC.

3.130.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70182$abc$62137$abc$47619$inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 15 outputs.

3.130.146.1. Executing ABC.

3.130.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70212$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 17 outputs.

3.130.147.1. Executing ABC.

3.130.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70246$abc$58525$abc$49452$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 19 outputs.

3.130.148.1. Executing ABC.

3.130.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70284$abc$58562$abc$48397$auto$opt_dff.cc:194:make_patterns_logic$21215, asynchronously reset by !\HRSTn
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 11 outputs.

3.130.149.1. Executing ABC.

3.130.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70299$abc$58577$abc$48106$inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 18 outputs.

3.130.150.1. Executing ABC.

3.130.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65539$abc$60193$abc$53125$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 33 wires to a netlist network with 18 inputs and 14 outputs.

3.130.151.1. Executing ABC.

3.130.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70332$abc$58610$abc$47762$inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 17 outputs.

3.130.152.1. Executing ABC.

3.130.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70366$abc$46028$auto$opt_dff.cc:194:make_patterns_logic$21847, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.130.153.1. Executing ABC.

3.130.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70373$abc$45994$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 13 outputs.

3.130.154.1. Executing ABC.

3.130.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45960$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 18 outputs.

3.130.155.1. Executing ABC.

3.130.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69548$abc$46486$inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.130.156.1. Executing ABC.

3.130.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70478$abc$45903$auto$opt_dff.cc:194:make_patterns_logic$21809, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.130.157.1. Executing ABC.

3.130.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70488$abc$59356$abc$45781$inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 95 gates and 165 wires to a netlist network with 70 inputs and 29 outputs.

3.130.158.1. Executing ABC.

3.130.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70439$abc$45912$inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 22 outputs.

3.130.159.1. Executing ABC.

3.130.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70585$abc$53125$inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 33 gates and 63 wires to a netlist network with 30 inputs and 24 outputs.

3.130.160.1. Executing ABC.

3.130.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70662$abc$64613$abc$45025$auto$opt_dff.cc:219:make_patterns_logic$22062, asynchronously reset by !\HRSTn
Extracted 135 gates and 157 wires to a netlist network with 22 inputs and 5 outputs.

3.130.161.1. Executing ABC.

3.130.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70796$abc$64785$abc$45228$inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 30 gates and 65 wires to a netlist network with 35 inputs and 21 outputs.

3.130.162.1. Executing ABC.

3.130.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$59356$lo46, asynchronously reset by !\HRSTn
Extracted 26 gates and 29 wires to a netlist network with 3 inputs and 11 outputs.

3.130.163.1. Executing ABC.

3.130.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45307$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 20 outputs.

3.130.164.1. Executing ABC.

3.130.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45345$inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.130.165.1. Executing ABC.

3.130.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$60193$abc$45395$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 16 outputs.

3.130.166.1. Executing ABC.

3.130.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70956$abc$47345$auto$opt_dff.cc:194:make_patterns_logic$21500, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 10 outputs.

3.130.167.1. Executing ABC.

3.130.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70971$abc$60193$abc$53125$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 27 gates and 58 wires to a netlist network with 31 inputs and 16 outputs.

3.130.168.1. Executing ABC.

3.130.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71006$abc$61824$abc$48289$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 19 outputs.

3.130.169.1. Executing ABC.

3.130.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71058$abc$46751$auto$opt_dff.cc:194:make_patterns_logic$21693, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.130.170.1. Executing ABC.

3.130.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71073$abc$46737$auto$opt_dff.cc:194:make_patterns_logic$21690, asynchronously reset by !\HRSTn
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 11 outputs.

3.130.171.1. Executing ABC.

3.130.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$69399$abc$58478$abc$48047$inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.130.172.1. Executing ABC.

3.130.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71088$abc$46657$auto$opt_dff.cc:194:make_patterns_logic$21672, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.173.1. Executing ABC.

3.130.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$71109$abc$62504$abc$49976$inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1881 gates and 2807 wires to a netlist network with 926 inputs and 33 outputs.

3.130.174.1. Executing ABC.

3.130.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73003$abc$60193$abc$48175$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 12 outputs.

3.130.175.1. Executing ABC.

3.130.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67295$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 21 outputs.

3.130.176.1. Executing ABC.

3.130.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$66296$abc$56218$abc$53125$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 18 outputs.

3.130.177.1. Executing ABC.

3.130.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$65769$abc$60193$abc$53125$inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 21 outputs.

3.130.178.1. Executing ABC.

3.130.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73362$abc$46928$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 20 outputs.

3.130.179.1. Executing ABC.

3.130.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73398$abc$47286$auto$opt_dff.cc:194:make_patterns_logic$21485, asynchronously reset by !\HRSTn
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 5 outputs.

3.130.180.1. Executing ABC.

3.130.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73456$abc$47109$auto$opt_dff.cc:194:make_patterns_logic$21429, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.130.181.1. Executing ABC.

3.130.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$67816$abc$57468$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 18 outputs.

3.130.182.1. Executing ABC.

3.130.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73466$abc$46621$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 18 inputs and 19 outputs.

3.130.183.1. Executing ABC.

3.130.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73502$abc$60193$abc$53125$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 14 gates and 31 wires to a netlist network with 17 inputs and 14 outputs.

3.130.184.1. Executing ABC.

3.130.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$55012$abc$52966$inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 9 outputs.

3.130.185.1. Executing ABC.

3.130.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73535$abc$61934$abc$52871$auto$opt_dff.cc:219:make_patterns_logic$22214, asynchronously reset by !\HRSTn
Extracted 157 gates and 319 wires to a netlist network with 162 inputs and 52 outputs.

3.130.186.1. Executing ABC.

3.130.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73702$abc$49381$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.130.187.1. Executing ABC.

3.130.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$58043$abc$52994$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 104 gates and 176 wires to a netlist network with 72 inputs and 43 outputs.

3.130.188.1. Executing ABC.

3.130.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73739$abc$47094$inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.130.189.1. Executing ABC.

3.130.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73753$abc$59191$abc$53125$inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 15 gates and 34 wires to a netlist network with 19 inputs and 12 outputs.

3.130.190.1. Executing ABC.

3.130.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73772$abc$60193$abc$53125$inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 12 gates and 27 wires to a netlist network with 15 inputs and 11 outputs.

3.130.191.1. Executing ABC.

3.130.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$70624$abc$60193$abc$45467$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 23 gates and 38 wires to a netlist network with 15 inputs and 22 outputs.

3.130.192.1. Executing ABC.

3.130.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73826$abc$47265$auto$opt_dff.cc:194:make_patterns_logic$21482, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.193.1. Executing ABC.

3.130.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73847$abc$47036$auto$opt_dff.cc:194:make_patterns_logic$21595, asynchronously reset by !\HRSTn
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 11 outputs.

3.130.194.1. Executing ABC.

3.130.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73862$abc$60193$abc$53125$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 44 wires to a netlist network with 24 inputs and 15 outputs.

3.130.195.1. Executing ABC.

3.130.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73895$abc$60755$abc$53125$inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 19 gates and 42 wires to a netlist network with 23 inputs and 14 outputs.

3.130.196.1. Executing ABC.

3.130.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73927$abc$61104$abc$53125$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 22 gates and 48 wires to a netlist network with 26 inputs and 15 outputs.

3.130.197.1. Executing ABC.

3.130.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$73958$abc$46321$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 19 outputs.

3.130.198.1. Executing ABC.

3.130.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46165$auto$opt_dff.cc:194:make_patterns_logic$21883, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.130.199.1. Executing ABC.

3.130.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46151$auto$opt_dff.cc:194:make_patterns_logic$21880, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 9 outputs.

3.130.200.1. Executing ABC.

3.130.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$46071$auto$opt_dff.cc:194:make_patterns_logic$21862, asynchronously reset by !\HRSTn
Extracted 20 gates and 38 wires to a netlist network with 18 inputs and 3 outputs.

3.130.201.1. Executing ABC.

yosys> opt_ffinv

3.131. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 8 inverters.

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~31 debug messages>

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~576 debug messages>
Removed a total of 192 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79746 in front of them:
        $abc$75076$auto$blifparse.cc:381:parse_blif$75094
        $abc$61132$auto$blifparse.cc:381:parse_blif$61146

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79754 in front of them:
        $abc$75621$auto$blifparse.cc:381:parse_blif$75635
        $abc$81581$auto$blifparse.cc:381:parse_blif$81602

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79800 in front of them:
        $abc$75659$auto$blifparse.cc:381:parse_blif$75675
        $abc$76058$auto$blifparse.cc:381:parse_blif$76080

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79802 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74498
        $abc$59154$auto$blifparse.cc:381:parse_blif$59171

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79900 in front of them:
        $abc$75621$auto$blifparse.cc:381:parse_blif$75637
        $abc$81581$auto$blifparse.cc:381:parse_blif$81595

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79915 in front of them:
        $abc$61894$auto$blifparse.cc:381:parse_blif$61908
        $abc$77873$auto$blifparse.cc:381:parse_blif$77898

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79953 in front of them:
        $abc$77671$auto$blifparse.cc:381:parse_blif$77690
        $abc$76161$auto$blifparse.cc:381:parse_blif$76176

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79962 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74503
        $abc$59154$auto$blifparse.cc:381:parse_blif$59163

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80070 in front of them:
        $abc$75076$auto$blifparse.cc:381:parse_blif$75101
        $abc$61132$auto$blifparse.cc:381:parse_blif$61154

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80074 in front of them:
        $abc$75621$auto$blifparse.cc:381:parse_blif$75642
        $abc$81581$auto$blifparse.cc:381:parse_blif$81600

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80153 in front of them:
        $abc$58859$auto$blifparse.cc:381:parse_blif$58876
        $abc$76924$auto$blifparse.cc:381:parse_blif$76943

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80158 in front of them:
        $abc$76826$auto$blifparse.cc:381:parse_blif$76848
        $abc$76953$auto$blifparse.cc:381:parse_blif$76976

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80192 in front of them:
        $abc$74556$auto$blifparse.cc:381:parse_blif$74584
        $abc$59117$auto$blifparse.cc:381:parse_blif$59128

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80194 in front of them:
        $abc$75697$auto$blifparse.cc:381:parse_blif$75719
        $abc$75736$auto$blifparse.cc:381:parse_blif$75750

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80220 in front of them:
        $abc$81983$auto$blifparse.cc:381:parse_blif$82005
        $abc$49344$auto$blifparse.cc:381:parse_blif$49358

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80224 in front of them:
        $abc$61894$auto$blifparse.cc:381:parse_blif$61911
        $abc$78661$auto$blifparse.cc:381:parse_blif$78673

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80229 in front of them:
        $abc$77873$auto$blifparse.cc:381:parse_blif$77895
        $abc$49415$auto$blifparse.cc:381:parse_blif$49429

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80245 in front of them:
        $abc$77671$auto$blifparse.cc:381:parse_blif$77687
        $abc$76161$auto$blifparse.cc:381:parse_blif$76175

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80256 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74507
        $abc$59154$auto$blifparse.cc:381:parse_blif$59173

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80284 in front of them:
        $abc$77134$auto$blifparse.cc:381:parse_blif$77160
        $abc$76123$auto$blifparse.cc:381:parse_blif$76146

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80291 in front of them:
        $abc$75076$auto$blifparse.cc:381:parse_blif$75092
        $abc$61132$auto$blifparse.cc:381:parse_blif$61148

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80295 in front of them:
        $abc$75621$auto$blifparse.cc:381:parse_blif$75639
        $abc$81581$auto$blifparse.cc:381:parse_blif$81593

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80321 in front of them:
        $abc$81983$auto$blifparse.cc:381:parse_blif$82008
        $abc$49344$auto$blifparse.cc:381:parse_blif$49362

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80325 in front of them:
        $abc$61894$auto$blifparse.cc:381:parse_blif$61922
        $abc$78661$auto$blifparse.cc:381:parse_blif$78677

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80330 in front of them:
        $abc$77873$auto$blifparse.cc:381:parse_blif$77889
        $abc$49415$auto$blifparse.cc:381:parse_blif$49433

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80354 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74506
        $abc$59154$auto$blifparse.cc:381:parse_blif$59169

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80356 in front of them:
        $abc$75659$auto$blifparse.cc:381:parse_blif$75671
        $abc$76058$auto$blifparse.cc:381:parse_blif$76077

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80366 in front of them:
        $abc$78697$auto$blifparse.cc:381:parse_blif$78706
        $abc$74994$auto$blifparse.cc:381:parse_blif$75005

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80369 in front of them:
        $abc$74980$auto$blifparse.cc:381:parse_blif$74987
        $abc$79387$auto$blifparse.cc:381:parse_blif$79395

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80405 in front of them:
        $abc$75697$auto$blifparse.cc:381:parse_blif$75708
        $abc$75736$auto$blifparse.cc:381:parse_blif$75748

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80407 in front of them:
        $abc$74556$auto$blifparse.cc:381:parse_blif$74578
        $abc$59117$auto$blifparse.cc:381:parse_blif$59135

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80428 in front of them:
        $abc$77354$auto$blifparse.cc:381:parse_blif$77359
        $abc$47418$auto$blifparse.cc:381:parse_blif$47423

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80433 in front of them:
        $abc$77363$auto$blifparse.cc:381:parse_blif$77369
        $abc$81681$auto$blifparse.cc:381:parse_blif$81687

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80457 in front of them:
        $abc$75076$auto$blifparse.cc:381:parse_blif$75095
        $abc$61132$auto$blifparse.cc:381:parse_blif$61152

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80465 in front of them:
        $abc$77134$auto$blifparse.cc:381:parse_blif$77158
        $abc$76123$auto$blifparse.cc:381:parse_blif$76144

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80490 in front of them:
        $abc$61894$auto$blifparse.cc:381:parse_blif$61915
        $abc$78661$auto$blifparse.cc:381:parse_blif$78682

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80495 in front of them:
        $abc$77873$auto$blifparse.cc:381:parse_blif$77897
        $abc$49415$auto$blifparse.cc:381:parse_blif$49436

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80510 in front of them:
        $abc$81983$auto$blifparse.cc:381:parse_blif$82011
        $abc$49344$auto$blifparse.cc:381:parse_blif$49365

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80518 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74502
        $abc$59154$auto$blifparse.cc:381:parse_blif$59165

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80525 in front of them:
        $abc$77671$auto$blifparse.cc:381:parse_blif$77697
        $abc$76161$auto$blifparse.cc:381:parse_blif$76179

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80537 in front of them:
        $abc$58859$auto$blifparse.cc:381:parse_blif$58879
        $abc$76924$auto$blifparse.cc:381:parse_blif$76937

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80540 in front of them:
        $abc$76826$auto$blifparse.cc:381:parse_blif$76839
        $abc$76953$auto$blifparse.cc:381:parse_blif$76966

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80570 in front of them:
        $abc$61441$auto$blifparse.cc:381:parse_blif$61461
        $abc$60983$auto$blifparse.cc:381:parse_blif$60999

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80576 in front of them:
        $abc$74556$auto$blifparse.cc:381:parse_blif$74580
        $abc$59117$auto$blifparse.cc:381:parse_blif$59137

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80608 in front of them:
        $abc$77134$auto$blifparse.cc:381:parse_blif$77161
        $abc$76123$auto$blifparse.cc:381:parse_blif$76141

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80615 in front of them:
        $abc$75621$auto$blifparse.cc:381:parse_blif$75636
        $abc$81581$auto$blifparse.cc:381:parse_blif$81597

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80619 in front of them:
        $abc$75076$auto$blifparse.cc:381:parse_blif$75098
        $abc$61132$auto$blifparse.cc:381:parse_blif$61155

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80630 in front of them:
        $abc$58859$auto$blifparse.cc:381:parse_blif$58878
        $abc$76924$auto$blifparse.cc:381:parse_blif$76941

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80633 in front of them:
        $abc$76826$auto$blifparse.cc:381:parse_blif$76845
        $abc$76953$auto$blifparse.cc:381:parse_blif$76972

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80669 in front of them:
        $abc$74556$auto$blifparse.cc:381:parse_blif$74582
        $abc$59117$auto$blifparse.cc:381:parse_blif$59130

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80671 in front of them:
        $abc$75697$auto$blifparse.cc:381:parse_blif$75723
        $abc$75736$auto$blifparse.cc:381:parse_blif$75759

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80911 in front of them:
        $abc$77671$auto$blifparse.cc:381:parse_blif$77692
        $abc$76161$auto$blifparse.cc:381:parse_blif$76185

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$80918 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74495
        $abc$59154$auto$blifparse.cc:381:parse_blif$59167

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$81141 in front of them:
        $abc$77134$auto$blifparse.cc:381:parse_blif$77151
        $abc$76123$auto$blifparse.cc:381:parse_blif$76137

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$81220 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74499
        $abc$59154$auto$blifparse.cc:381:parse_blif$59170

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$81311 in front of them:
        $abc$46809$auto$blifparse.cc:381:parse_blif$46815
        $abc$78430$auto$blifparse.cc:381:parse_blif$78436

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$81315 in front of them:
        $abc$46202$auto$blifparse.cc:381:parse_blif$46208
        $abc$78895$auto$blifparse.cc:381:parse_blif$78901

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79733 in front of them:
        $abc$77134$auto$blifparse.cc:381:parse_blif$77146
        $abc$76123$auto$blifparse.cc:381:parse_blif$76133

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$79535$auto$blifparse.cc:381:parse_blif$79645 in front of them:
        $abc$74485$auto$blifparse.cc:381:parse_blif$74509
        $abc$59154$auto$blifparse.cc:381:parse_blif$59174


yosys> opt_dff -nosdff -sat

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 2 unused cells and 52147 unused wires.
<suppressed ~617 debug messages>

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~59 debug messages>

yosys> opt_muxtree

3.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

yosys> opt_reduce

3.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.144. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.145. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 59 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.148. Executing BMUXMAP pass.

yosys> demuxmap

3.149. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_nsMypW/abc_tmp_1.scr

3.150. Executing ABC pass (technology mapping using ABC).

3.150.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 8086 gates and 10106 wires to a netlist network with 2020 inputs and 871 outputs.

3.150.1.1. Executing ABC.
DE:   #PIs = 2020  #Luts =  2672  Max Lvl =   6  Avg Lvl =   2.60  [   0.24 sec. at Pass 0]{firstMap}
DE:   #PIs = 2020  #Luts =  2403  Max Lvl =  11  Avg Lvl =   3.25  [   9.80 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 2020  #Luts =  2374  Max Lvl =  10  Avg Lvl =   3.01  [   2.91 sec. at Pass 2]{map}
DE:   #PIs = 2020  #Luts =  2360  Max Lvl =  10  Avg Lvl =   3.23  [   4.44 sec. at Pass 3]{postMap}
DE:   #PIs = 2020  #Luts =  2330  Max Lvl =  10  Avg Lvl =   3.17  [   4.81 sec. at Pass 4]{map}
DE:   #PIs = 2020  #Luts =  2320  Max Lvl =   9  Avg Lvl =   2.99  [   7.01 sec. at Pass 5]{postMap}
DE:   #PIs = 2020  #Luts =  2311  Max Lvl =  10  Avg Lvl =   3.04  [   6.75 sec. at Pass 6]{map}
DE:   #PIs = 2020  #Luts =  2311  Max Lvl =  10  Avg Lvl =   3.04  [   7.38 sec. at Pass 7]{postMap}
DE:   #PIs = 2020  #Luts =  2311  Max Lvl =   9  Avg Lvl =   3.02  [   5.96 sec. at Pass 8]{map}
DE:   #PIs = 2020  #Luts =  2311  Max Lvl =   9  Avg Lvl =   3.02  [   8.50 sec. at Pass 9]{postMap}
DE:   #PIs = 2020  #Luts =  2304  Max Lvl =   9  Avg Lvl =   2.95  [   5.68 sec. at Pass 10]{map}
DE:   #PIs = 2020  #Luts =  2301  Max Lvl =   9  Avg Lvl =   3.12  [   7.74 sec. at Pass 11]{postMap}
DE:   #PIs = 2020  #Luts =  2301  Max Lvl =   9  Avg Lvl =   3.12  [   4.63 sec. at Pass 12]{map}
DE:   #PIs = 2020  #Luts =  2301  Max Lvl =   9  Avg Lvl =   3.12  [   6.88 sec. at Pass 13]{postMap}
DE:   #PIs = 2020  #Luts =  2296  Max Lvl =   8  Avg Lvl =   3.14  [   7.11 sec. at Pass 14]{map}
DE:   #PIs = 2020  #Luts =  2296  Max Lvl =   8  Avg Lvl =   3.14  [  10.19 sec. at Pass 15]{postMap}
DE:   #PIs = 2020  #Luts =  2290  Max Lvl =   8  Avg Lvl =   2.92  [   1.86 sec. at Pass 16]{finalMap}

yosys> opt_expr

3.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

yosys> opt_reduce

3.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.156. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.157. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active async load on $auto$ff.cc:262:slice$30595 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$30594 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$30593 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60012 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60011 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60010 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60009 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60008 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60007 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60006 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60005 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60004 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60003 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60002 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60001 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$60000 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$59999 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$59998 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$59996$auto$blifparse.cc:362:parse_blif$59997 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73049 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73048 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73047 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73046 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73045 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73044 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73043 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73042 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73041 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73040 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73039 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73038 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73037 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73036 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73035 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$73033$auto$blifparse.cc:362:parse_blif$73034 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78132 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78131 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78130 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78129 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78128 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78127 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78126 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78125 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78124 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78123 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78122 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78121 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78120 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78119 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78118 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$78116$auto$blifparse.cc:362:parse_blif$78117 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81832 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81831 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81830 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81829 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81828 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81827 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81826 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81825 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81824 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81823 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81822 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81821 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81820 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81819 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81818 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$81816$auto$blifparse.cc:362:parse_blif$81817 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81817 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81818 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81819 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81820 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81821 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81822 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81823 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81824 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81825 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81826 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81827 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81828 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81829 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81830 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81831 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$81816$auto$blifparse.cc:362:parse_blif$81832 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78117 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78118 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78119 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78120 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78121 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78122 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78123 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78124 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78125 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78126 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78127 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78128 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78129 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78130 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78131 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$78116$auto$blifparse.cc:362:parse_blif$78132 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73034 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73035 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73036 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73037 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73038 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73039 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73040 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73041 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73042 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73043 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73044 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73045 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73046 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73047 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73048 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$73033$auto$blifparse.cc:362:parse_blif$73049 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$59997 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$59998 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$59999 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60000 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60001 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60002 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60003 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60004 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60005 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60006 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60007 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60008 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60009 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60010 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60011 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$59996$auto$blifparse.cc:362:parse_blif$60012 ($_DLATCH_N_) from module wrapper_dma.

yosys> opt_clean

3.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 414 unused cells and 10337 unused wires.
<suppressed ~722 debug messages>

yosys> opt_expr

3.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

yosys> opt_reduce

3.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

yosys> opt_share

3.163. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.164. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_muxtree

3.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

yosys> opt_reduce

3.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.170. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.171. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 3

yosys> opt_ffinv

3.174. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.175. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4345
   Number of wire bits:          15290
   Number of public wires:        1501
   Number of public wire bits:   12446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3669
     $_DFFE_PN0P_                 1627
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                     54
     $_DFF_PN1_                      1
     $_DFF_P_                       20
     $lut                         1899
     $mux                           59


yosys> shregmap -minlen 8 -maxlen 20

3.176. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.177. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.178. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4345
   Number of wire bits:          15290
   Number of public wires:        1501
   Number of public wire bits:   12446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3669
     $_DFFE_PN0P_                 1627
     $_DFFE_PN1P_                    9
     $_DFF_PN0_                     54
     $_DFF_PN1_                      1
     $_DFF_P_                       20
     $lut                         1899
     $mux                           59


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.179. Executing TECHMAP pass (map to technology primitives).

3.179.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.179.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.179.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~3805 debug messages>

yosys> opt_expr -mux_undef

3.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~57900 debug messages>

yosys> simplemap

3.181. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge

3.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~26646 debug messages>
Removed a total of 8882 cells.

yosys> opt_dff -nodffe -nosdff

3.184. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 26 unused cells and 12784 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2859 debug messages>

yosys> opt_merge -nomux

3.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.191. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.192. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.193. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 433 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_nsMypW/abc_tmp_2.scr

3.195. Executing ABC pass (technology mapping using ABC).

3.195.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 7604 gates and 9446 wires to a netlist network with 1840 inputs and 727 outputs.

3.195.1.1. Executing ABC.
DE:   #PIs = 1840  #Luts =  1888  Max Lvl =   7  Avg Lvl =   2.67  [   0.43 sec. at Pass 0]{firstMap}
DE:   #PIs = 1840  #Luts =  1792  Max Lvl =  10  Avg Lvl =   3.12  [  16.94 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 1840  #Luts =  1769  Max Lvl =  10  Avg Lvl =   3.11  [   2.79 sec. at Pass 2]{map}
DE:   #PIs = 1840  #Luts =  1767  Max Lvl =   9  Avg Lvl =   3.06  [   5.98 sec. at Pass 3]{postMap}
DE:   #PIs = 1840  #Luts =  1757  Max Lvl =   9  Avg Lvl =   3.03  [   4.43 sec. at Pass 4]{map}
DE:   #PIs = 1840  #Luts =  1757  Max Lvl =   9  Avg Lvl =   3.03  [   6.22 sec. at Pass 5]{postMap}
DE:   #PIs = 1840  #Luts =  1757  Max Lvl =   9  Avg Lvl =   3.03  [   3.26 sec. at Pass 6]{map}
DE:   #PIs = 1840  #Luts =  1753  Max Lvl =  10  Avg Lvl =   3.10  [   8.20 sec. at Pass 7]{postMap}
DE:   #PIs = 1840  #Luts =  1751  Max Lvl =  10  Avg Lvl =   3.10  [   5.08 sec. at Pass 8]{map}
DE:   #PIs = 1840  #Luts =  1751  Max Lvl =  10  Avg Lvl =   3.10  [   7.46 sec. at Pass 9]{postMap}
DE:   #PIs = 1840  #Luts =  1751  Max Lvl =  10  Avg Lvl =   3.10  [   5.56 sec. at Pass 10]{map}
DE:   #PIs = 1840  #Luts =  1751  Max Lvl =  10  Avg Lvl =   3.10  [   8.64 sec. at Pass 11]{postMap}
DE:   #PIs = 1840  #Luts =  1751  Max Lvl =  10  Avg Lvl =   3.10  [   1.51 sec. at Pass 12]{finalMap}

yosys> opt_expr

3.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.199. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.201. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.202. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.203. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 8331 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.205. Executing HIERARCHY pass (managing design hierarchy).

3.205.1. Analyzing design hierarchy..
Top module:  \wrapper_dma

3.205.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Removed 0 unused modules.

yosys> stat

3.206. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4160
   Number of wire bits:          15083
   Number of public wires:        1489
   Number of public wire bits:   12412
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3462
     $lut                         1751
     dffsre                       1711


yosys> opt_clean -purge

3.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1154 unused wires.
<suppressed ~1154 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.208. Executing Verilog backend.
Dumping module `\wrapper_dma'.

Warnings: 17 unique messages, 32 total
End of script. Logfile hash: d962b3fb24, CPU: user 111.98s system 0.75s, MEM: 201.54 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 93% 6x abc (973 sec), 2% 23x opt_dff (29 sec), ...
real 450.41
user 977.54
sys 66.79
