Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 12:09:07 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_19_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 ModCount21_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No70_instance/Y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.130ns (3.772%)  route 3.316ns (96.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 6.706 - 4.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.154ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.706ns
    Common Clock Delay      (CCD):    1.680ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.380ns (routing 0.937ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.853ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=39022, routed)       2.380     3.411    ModCount21_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X123Y481       FDCE                                         r  ModCount21_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y481       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.490 r  ModCount21_instance/count_reg[0]/Q
                         net (fo=6552, routed)        3.265     6.755    MUX_Product112_impl_0_instance/Counter_out
    SLR Crossing[2->1]   
    SLICE_X170Y405       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.806 r  MUX_Product112_impl_0_instance/Y[15]_i_1/O
                         net (fo=1, routed)           0.051     6.857    Delay1No70_instance/D[6]
    SLICE_X170Y405       FDCE                                         r  Delay1No70_instance/Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=39022, routed)       1.967     6.706    Delay1No70_instance/clk_IBUF_BUFG
    SLICE_X170Y405       FDCE                                         r  Delay1No70_instance/Y_reg[15]/C
                         clock pessimism              0.384     7.090    
                         inter-SLR compensation      -0.154     6.936    
                         clock uncertainty           -0.035     6.901    
    SLICE_X170Y405       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.926    Delay1No70_instance/Y_reg[15]
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.069    




