# MIPS-Multi-Cycle-Processor-Implementation
This project involves the implementation of a MIPS multi-cycle processor using Verilog. The processor is designed to execute a set of MIPS instructions in multiple clock cycles, optimizing for minimal cycle count per instruction.
