This page is created by Trong-Thuc Hoang. \[[Biography](./bio.md)\]

The page first is for my self-study, second is for helping newcomers to computer science.

* * *

<p style="text-align:center">RTL CODING TUTORIAL</p>

- [Verilog Basic Labs:] *basic exercises for newcomers to practice*.

- [Verilog Basic Labs Solution:] *the reference solutions for the above exercises*.

- [Other tutorials:] *guide how to write testbench, how to use ModelSim, SignalTap, etc*.

* * *

<p style="text-align:center">INITIAL SETUP</p>

- [Initial Setup](./init.md) *sets up a new Ubuntu machine & install necessary tools*.

* * *

<p style="text-align:center">SOFTWARE</p>

- Keystone: TEE framework *(using Makefile)*

  * [For RV64 Build](./keystone-makefile-64.md)

- Keystone: TEE framework *(using CMake)* *(\*upstream\*)*

  * [For RV64 Build](./keystone-cmake-64.md)

* * *

<p style="text-align:center">HARDWARE</p>

- [SiFive Freedom](./vc707.md) *implements on VC707 (with/without Keystone)*.

- [VexRiscv 32-bit MCU](./vexriscv.md) *(don't have Keystone)*.

* * *
