From 777d3db853a7a9e6ec6e19d97ed12db689faa051 Mon Sep 17 00:00:00 2001
From: AppaRao Puli <apparao.puli@linux.intel.com>
Date: Mon, 13 May 2019 23:49:02 +0530
Subject: [PATCH] Enabling uart1&uart2 in u-boot for BIOS messages

Added uart init function in u-boot aspeed code
to enable uart1 and uart2 for BIOS serial messages.

Tested:
Forced BMC to stop in u-boot( using Force Firmware Update
Jumper), AC cycled system for multiple times, booted system
to uefi, checked bios serial logs working fine and accessed
keyboard in uefi without any issues.

Signed-off-by: AppaRao Puli <apparao.puli@linux.intel.com>
---
 board/aspeed/ast-g5/ast-g5-intel.c | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/board/aspeed/ast-g5/ast-g5-intel.c b/board/aspeed/ast-g5/ast-g5-intel.c
index 4eaed429e327..4190fb05acbe 100644
--- a/board/aspeed/ast-g5/ast-g5-intel.c
+++ b/board/aspeed/ast-g5/ast-g5-intel.c
@@ -492,6 +492,26 @@ void board_pre_abort_autoboot(void)
 	ast_enable_pass_through();
 }
 
+static void uart_init(void)
+{
+	u32 val;
+
+	/* Enable UART1 and UART2 for BIOS messages */
+	val = ast_scu_read(AST_SCU_FUN_PIN_CTRL2);
+
+	/* UART1 */
+	val |= (SCU_FUN_PIN_UART1_NCTS | SCU_FUN_PIN_UART1_NDCD |
+		SCU_FUN_PIN_UART1_NDSR | SCU_FUN_PIN_UART1_NRI |
+		SCU_FUN_PIN_UART1_NDTR | SCU_FUN_PIN_UART1_NRTS |
+		SCU_FUN_PIN_UART1_TXD | SCU_FUN_PIN_UART1_RXD);
+	/* UART2 */
+	val |= (SCU_FUN_PIN_UART2_NCTS | SCU_FUN_PIN_UART2_NDCD |
+		SCU_FUN_PIN_UART2_NDSR | SCU_FUN_PIN_UART2_NRI |
+		SCU_FUN_PIN_UART2_NDTR | SCU_FUN_PIN_UART2_NRTS |
+		SCU_FUN_PIN_UART2_TXD | SCU_FUN_PIN_UART2_RXD);
+	ast_scu_write(val, AST_SCU_FUN_PIN_CTRL2);
+}
+
 static void pwm_init(void)
 {
 	uint32_t val;
@@ -543,6 +563,7 @@ extern void espi_init(void);
 extern void kcs_init(void);
 void ast_g5_intel(void)
 {
+	uart_init();
 	pwm_init();
 	gpio_init(gpio_table, ARRAY_SIZE(gpio_table));
 	espi_init();
-- 
2.17.1

