<div id="pf7b" class="pf w0 h0" data-page-no="7b"><div class="pc pc7b w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg7b.png"/><div class="c x9c y975 w1b h50"><div class="t m6 x89 h51 y976 ff2 fs25 fc0 sc0 ls0">SIM_COPCTRL[COPCLKS]</div><div class="t m6 xe8 h52 y977 ff2 fs26 fc0 sc0 ls0 ws0">COP clock</div><div class="t m6 xc0 h51 y978 ff2 fs25 fc0 sc0 ls0 ws0">Bus clock</div><div class="t m6 x38 h51 y979 ff2 fs25 fc0 sc0 ls0">LPO</div></div><div class="t m0 x1c h9 y97a ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-2. COP clock generation</div><div class="t m0 x9 he y97b ff1 fs1 fc0 sc0 ls0 ws0">5.7.3<span class="_ _b"> </span>RTC clocking</div><div class="t m0 x9 hf y97c ff3 fs5 fc0 sc0 ls0 ws0">The RTC module can be clocked as shown in the following figure.</div><div class="t m0 x14 h8 y97d ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y97e ff3 fs5 fc0 sc0 ls0 ws0">The chosen clock must remain enabled if the RTC is to</div><div class="t m0 x3e hf y97f ff3 fs5 fc0 sc0 ls0 ws0">continue operating in all required low-power modes.</div><div class="c x8c y980 w1c h53"><div class="t m6 x37 h51 y981 ff2 fs25 fc0 sc0 ls0">SIM_SOPT1[OSC32KSEL]</div><div class="t m6 xa7 h51 y982 ff2 fs25 fc0 sc0 ls0">OSC32KCLK</div><div class="t m6 xf9 h51 y983 ff2 fs25 fc0 sc0 ls0">RTC_CLKIN</div><div class="t m6 x91 h51 y984 ff2 fs25 fc0 sc0 ls0">LPO</div><div class="t m6 x17 h51 y985 ff2 fs25 fc0 sc0 ls0 ws0">ERCLK32K </div><div class="t m6 x28 h51 y986 ff2 fs25 fc0 sc0 ls0 ws0">(to RTC)</div></div><div class="t m0 x1c h9 y987 ff1 fs2 fc0 sc0 ls0 ws0">Figure 5-3. RTC clock generation</div><div class="t m0 x9 he y988 ff1 fs1 fc0 sc0 ls0 ws0">5.7.4<span class="_ _b"> </span>LPTMR clocking</div><div class="t m0 x9 hf y989 ff3 fs5 fc0 sc0 ls0 ws0">The prescaler and glitch filters in each of the LPTMR<span class="ff4 ws1a6">x</span> modules can be clocked as shown</div><div class="t m0 x9 hf y98a ff3 fs5 fc0 sc0 ls0 ws0">in the following figure.</div><div class="t m0 x14 h8 y98b ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y98c ff3 fs5 fc0 sc0 ls0 ws0">The chosen clock must remain enabled if the LPTMR<span class="ff4 ws1a6">x</span> is to</div><div class="t m0 x3e hf y98d ff3 fs5 fc0 sc0 ls0 ws0">continue operating in all required low-power modes.</div><div class="t m0 x76 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 5 Clock Distribution</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>123</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
