DECL|CLOCK_CTL|member|__IOM uint32_t CLOCK_CTL; /*!< 0x00000000 Clock control */
DECL|CLOCK_CTL|member|__IOM uint32_t CLOCK_CTL[256]; /*!< 0x00000C00 Clock control */
DECL|DIV_16_5_CTL|member|__IOM uint32_t DIV_16_5_CTL[256]; /*!< 0x00001800 Divider control (for 16.5 divider) */
DECL|DIV_16_CTL|member|__IOM uint32_t DIV_16_CTL[256]; /*!< 0x00001400 Divider control (for 16.0 divider) */
DECL|DIV_24_5_CTL|member|__IOM uint32_t DIV_24_5_CTL[255]; /*!< 0x00001C00 Divider control (for 24.5 divider) */
DECL|DIV_8_CTL|member|__IOM uint32_t DIV_8_CTL[256]; /*!< 0x00001000 Divider control (for 8.0 divider) */
DECL|DIV_CMD|member|__IOM uint32_t DIV_CMD; /*!< 0x00000400 Divider command */
DECL|ECC_CTL|member|__IOM uint32_t ECC_CTL; /*!< 0x00002000 ECC control */
DECL|GR|member|PERI_GR_V2_Type GR[16]; /*!< 0x00004000 Peripheral group structure */
DECL|PERI_GR_V2_CLOCK_CTL_INT8_DIV_Msk|macro|PERI_GR_V2_CLOCK_CTL_INT8_DIV_Msk
DECL|PERI_GR_V2_CLOCK_CTL_INT8_DIV_Pos|macro|PERI_GR_V2_CLOCK_CTL_INT8_DIV_Pos
DECL|PERI_GR_V2_SECTION_SIZE|macro|PERI_GR_V2_SECTION_SIZE
DECL|PERI_GR_V2_SL_CTL_DISABLED_0_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_0_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_0_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_0_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_10_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_10_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_10_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_10_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_11_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_11_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_11_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_11_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_12_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_12_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_12_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_12_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_13_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_13_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_13_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_13_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_14_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_14_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_14_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_14_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_15_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_15_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_15_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_15_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_1_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_1_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_1_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_1_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_2_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_2_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_2_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_2_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_3_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_3_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_3_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_3_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_4_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_4_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_4_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_4_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_5_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_5_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_5_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_5_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_6_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_6_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_6_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_6_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_7_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_7_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_7_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_7_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_8_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_8_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_8_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_8_Pos
DECL|PERI_GR_V2_SL_CTL_DISABLED_9_Msk|macro|PERI_GR_V2_SL_CTL_DISABLED_9_Msk
DECL|PERI_GR_V2_SL_CTL_DISABLED_9_Pos|macro|PERI_GR_V2_SL_CTL_DISABLED_9_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_0_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_0_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_0_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_0_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_10_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_10_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_10_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_10_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_11_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_11_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_11_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_11_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_12_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_12_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_12_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_12_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_13_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_13_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_13_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_13_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_14_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_14_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_14_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_14_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_15_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_15_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_15_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_15_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_1_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_1_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_1_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_1_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_2_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_2_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_2_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_2_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_3_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_3_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_3_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_3_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_4_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_4_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_4_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_4_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_5_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_5_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_5_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_5_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_6_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_6_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_6_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_6_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_7_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_7_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_7_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_7_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_8_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_8_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_8_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_8_Pos
DECL|PERI_GR_V2_SL_CTL_ENABLED_9_Msk|macro|PERI_GR_V2_SL_CTL_ENABLED_9_Msk
DECL|PERI_GR_V2_SL_CTL_ENABLED_9_Pos|macro|PERI_GR_V2_SL_CTL_ENABLED_9_Pos
DECL|PERI_GR_V2_Type|typedef|} PERI_GR_V2_Type; /*!< Size = 32 (0x20) */
DECL|PERI_TR_1TO1_GR_V2_SECTION_SIZE|macro|PERI_TR_1TO1_GR_V2_SECTION_SIZE
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_DBG_FREEZE_EN_Msk|macro|PERI_TR_1TO1_GR_V2_TR_CTL_DBG_FREEZE_EN_Msk
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_DBG_FREEZE_EN_Pos|macro|PERI_TR_1TO1_GR_V2_TR_CTL_DBG_FREEZE_EN_Pos
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_TR_EDGE_Msk|macro|PERI_TR_1TO1_GR_V2_TR_CTL_TR_EDGE_Msk
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_TR_EDGE_Pos|macro|PERI_TR_1TO1_GR_V2_TR_CTL_TR_EDGE_Pos
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_TR_INV_Msk|macro|PERI_TR_1TO1_GR_V2_TR_CTL_TR_INV_Msk
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_TR_INV_Pos|macro|PERI_TR_1TO1_GR_V2_TR_CTL_TR_INV_Pos
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_TR_SEL_Msk|macro|PERI_TR_1TO1_GR_V2_TR_CTL_TR_SEL_Msk
DECL|PERI_TR_1TO1_GR_V2_TR_CTL_TR_SEL_Pos|macro|PERI_TR_1TO1_GR_V2_TR_CTL_TR_SEL_Pos
DECL|PERI_TR_1TO1_GR_V2_Type|typedef|} PERI_TR_1TO1_GR_V2_Type; /*!< Size = 1024 (0x400) */
DECL|PERI_TR_GR_V2_SECTION_SIZE|macro|PERI_TR_GR_V2_SECTION_SIZE
DECL|PERI_TR_GR_V2_TR_CTL_DBG_FREEZE_EN_Msk|macro|PERI_TR_GR_V2_TR_CTL_DBG_FREEZE_EN_Msk
DECL|PERI_TR_GR_V2_TR_CTL_DBG_FREEZE_EN_Pos|macro|PERI_TR_GR_V2_TR_CTL_DBG_FREEZE_EN_Pos
DECL|PERI_TR_GR_V2_TR_CTL_TR_EDGE_Msk|macro|PERI_TR_GR_V2_TR_CTL_TR_EDGE_Msk
DECL|PERI_TR_GR_V2_TR_CTL_TR_EDGE_Pos|macro|PERI_TR_GR_V2_TR_CTL_TR_EDGE_Pos
DECL|PERI_TR_GR_V2_TR_CTL_TR_INV_Msk|macro|PERI_TR_GR_V2_TR_CTL_TR_INV_Msk
DECL|PERI_TR_GR_V2_TR_CTL_TR_INV_Pos|macro|PERI_TR_GR_V2_TR_CTL_TR_INV_Pos
DECL|PERI_TR_GR_V2_TR_CTL_TR_SEL_Msk|macro|PERI_TR_GR_V2_TR_CTL_TR_SEL_Msk
DECL|PERI_TR_GR_V2_TR_CTL_TR_SEL_Pos|macro|PERI_TR_GR_V2_TR_CTL_TR_SEL_Pos
DECL|PERI_TR_GR_V2_Type|typedef|} PERI_TR_GR_V2_Type; /*!< Size = 1024 (0x400) */
DECL|PERI_V2_CLOCK_CTL_DIV_SEL_Msk|macro|PERI_V2_CLOCK_CTL_DIV_SEL_Msk
DECL|PERI_V2_CLOCK_CTL_DIV_SEL_Pos|macro|PERI_V2_CLOCK_CTL_DIV_SEL_Pos
DECL|PERI_V2_CLOCK_CTL_TYPE_SEL_Msk|macro|PERI_V2_CLOCK_CTL_TYPE_SEL_Msk
DECL|PERI_V2_CLOCK_CTL_TYPE_SEL_Pos|macro|PERI_V2_CLOCK_CTL_TYPE_SEL_Pos
DECL|PERI_V2_DIV_16_5_CTL_EN_Msk|macro|PERI_V2_DIV_16_5_CTL_EN_Msk
DECL|PERI_V2_DIV_16_5_CTL_EN_Pos|macro|PERI_V2_DIV_16_5_CTL_EN_Pos
DECL|PERI_V2_DIV_16_5_CTL_FRAC5_DIV_Msk|macro|PERI_V2_DIV_16_5_CTL_FRAC5_DIV_Msk
DECL|PERI_V2_DIV_16_5_CTL_FRAC5_DIV_Pos|macro|PERI_V2_DIV_16_5_CTL_FRAC5_DIV_Pos
DECL|PERI_V2_DIV_16_5_CTL_INT16_DIV_Msk|macro|PERI_V2_DIV_16_5_CTL_INT16_DIV_Msk
DECL|PERI_V2_DIV_16_5_CTL_INT16_DIV_Pos|macro|PERI_V2_DIV_16_5_CTL_INT16_DIV_Pos
DECL|PERI_V2_DIV_16_CTL_EN_Msk|macro|PERI_V2_DIV_16_CTL_EN_Msk
DECL|PERI_V2_DIV_16_CTL_EN_Pos|macro|PERI_V2_DIV_16_CTL_EN_Pos
DECL|PERI_V2_DIV_16_CTL_INT16_DIV_Msk|macro|PERI_V2_DIV_16_CTL_INT16_DIV_Msk
DECL|PERI_V2_DIV_16_CTL_INT16_DIV_Pos|macro|PERI_V2_DIV_16_CTL_INT16_DIV_Pos
DECL|PERI_V2_DIV_24_5_CTL_EN_Msk|macro|PERI_V2_DIV_24_5_CTL_EN_Msk
DECL|PERI_V2_DIV_24_5_CTL_EN_Pos|macro|PERI_V2_DIV_24_5_CTL_EN_Pos
DECL|PERI_V2_DIV_24_5_CTL_FRAC5_DIV_Msk|macro|PERI_V2_DIV_24_5_CTL_FRAC5_DIV_Msk
DECL|PERI_V2_DIV_24_5_CTL_FRAC5_DIV_Pos|macro|PERI_V2_DIV_24_5_CTL_FRAC5_DIV_Pos
DECL|PERI_V2_DIV_24_5_CTL_INT24_DIV_Msk|macro|PERI_V2_DIV_24_5_CTL_INT24_DIV_Msk
DECL|PERI_V2_DIV_24_5_CTL_INT24_DIV_Pos|macro|PERI_V2_DIV_24_5_CTL_INT24_DIV_Pos
DECL|PERI_V2_DIV_8_CTL_EN_Msk|macro|PERI_V2_DIV_8_CTL_EN_Msk
DECL|PERI_V2_DIV_8_CTL_EN_Pos|macro|PERI_V2_DIV_8_CTL_EN_Pos
DECL|PERI_V2_DIV_8_CTL_INT8_DIV_Msk|macro|PERI_V2_DIV_8_CTL_INT8_DIV_Msk
DECL|PERI_V2_DIV_8_CTL_INT8_DIV_Pos|macro|PERI_V2_DIV_8_CTL_INT8_DIV_Pos
DECL|PERI_V2_DIV_CMD_DISABLE_Msk|macro|PERI_V2_DIV_CMD_DISABLE_Msk
DECL|PERI_V2_DIV_CMD_DISABLE_Pos|macro|PERI_V2_DIV_CMD_DISABLE_Pos
DECL|PERI_V2_DIV_CMD_DIV_SEL_Msk|macro|PERI_V2_DIV_CMD_DIV_SEL_Msk
DECL|PERI_V2_DIV_CMD_DIV_SEL_Pos|macro|PERI_V2_DIV_CMD_DIV_SEL_Pos
DECL|PERI_V2_DIV_CMD_ENABLE_Msk|macro|PERI_V2_DIV_CMD_ENABLE_Msk
DECL|PERI_V2_DIV_CMD_ENABLE_Pos|macro|PERI_V2_DIV_CMD_ENABLE_Pos
DECL|PERI_V2_DIV_CMD_PA_DIV_SEL_Msk|macro|PERI_V2_DIV_CMD_PA_DIV_SEL_Msk
DECL|PERI_V2_DIV_CMD_PA_DIV_SEL_Pos|macro|PERI_V2_DIV_CMD_PA_DIV_SEL_Pos
DECL|PERI_V2_DIV_CMD_PA_TYPE_SEL_Msk|macro|PERI_V2_DIV_CMD_PA_TYPE_SEL_Msk
DECL|PERI_V2_DIV_CMD_PA_TYPE_SEL_Pos|macro|PERI_V2_DIV_CMD_PA_TYPE_SEL_Pos
DECL|PERI_V2_DIV_CMD_TYPE_SEL_Msk|macro|PERI_V2_DIV_CMD_TYPE_SEL_Msk
DECL|PERI_V2_DIV_CMD_TYPE_SEL_Pos|macro|PERI_V2_DIV_CMD_TYPE_SEL_Pos
DECL|PERI_V2_ECC_CTL_ECC_EN_Msk|macro|PERI_V2_ECC_CTL_ECC_EN_Msk
DECL|PERI_V2_ECC_CTL_ECC_EN_Pos|macro|PERI_V2_ECC_CTL_ECC_EN_Pos
DECL|PERI_V2_ECC_CTL_ECC_INJ_EN_Msk|macro|PERI_V2_ECC_CTL_ECC_INJ_EN_Msk
DECL|PERI_V2_ECC_CTL_ECC_INJ_EN_Pos|macro|PERI_V2_ECC_CTL_ECC_INJ_EN_Pos
DECL|PERI_V2_ECC_CTL_PARITY_Msk|macro|PERI_V2_ECC_CTL_PARITY_Msk
DECL|PERI_V2_ECC_CTL_PARITY_Pos|macro|PERI_V2_ECC_CTL_PARITY_Pos
DECL|PERI_V2_ECC_CTL_WORD_ADDR_Msk|macro|PERI_V2_ECC_CTL_WORD_ADDR_Msk
DECL|PERI_V2_ECC_CTL_WORD_ADDR_Pos|macro|PERI_V2_ECC_CTL_WORD_ADDR_Pos
DECL|PERI_V2_SECTION_SIZE|macro|PERI_V2_SECTION_SIZE
DECL|PERI_V2_TIMEOUT_CTL_TIMEOUT_Msk|macro|PERI_V2_TIMEOUT_CTL_TIMEOUT_Msk
DECL|PERI_V2_TIMEOUT_CTL_TIMEOUT_Pos|macro|PERI_V2_TIMEOUT_CTL_TIMEOUT_Pos
DECL|PERI_V2_TR_CMD_ACTIVATE_Msk|macro|PERI_V2_TR_CMD_ACTIVATE_Msk
DECL|PERI_V2_TR_CMD_ACTIVATE_Pos|macro|PERI_V2_TR_CMD_ACTIVATE_Pos
DECL|PERI_V2_TR_CMD_GROUP_SEL_Msk|macro|PERI_V2_TR_CMD_GROUP_SEL_Msk
DECL|PERI_V2_TR_CMD_GROUP_SEL_Pos|macro|PERI_V2_TR_CMD_GROUP_SEL_Pos
DECL|PERI_V2_TR_CMD_OUT_SEL_Msk|macro|PERI_V2_TR_CMD_OUT_SEL_Msk
DECL|PERI_V2_TR_CMD_OUT_SEL_Pos|macro|PERI_V2_TR_CMD_OUT_SEL_Pos
DECL|PERI_V2_TR_CMD_TR_EDGE_Msk|macro|PERI_V2_TR_CMD_TR_EDGE_Msk
DECL|PERI_V2_TR_CMD_TR_EDGE_Pos|macro|PERI_V2_TR_CMD_TR_EDGE_Pos
DECL|PERI_V2_TR_CMD_TR_SEL_Msk|macro|PERI_V2_TR_CMD_TR_SEL_Msk
DECL|PERI_V2_TR_CMD_TR_SEL_Pos|macro|PERI_V2_TR_CMD_TR_SEL_Pos
DECL|PERI_V2_Type|typedef|} PERI_V2_Type; /*!< Size = 65536 (0x10000) */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[3];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[7];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[119];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[511];
DECL|RESERVED4|member|__IM uint32_t RESERVED4;
DECL|RESERVED5|member|__IM uint32_t RESERVED5[2047];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[3968];
DECL|RESERVED|member|__IM uint32_t RESERVED[128];
DECL|RESERVED|member|__IM uint32_t RESERVED[3];
DECL|SL_CTL|member|__IOM uint32_t SL_CTL; /*!< 0x00000010 Slave control */
DECL|TIMEOUT_CTL|member|__IOM uint32_t TIMEOUT_CTL; /*!< 0x00000200 Timeout control */
DECL|TR_1TO1_GR|member|PERI_TR_1TO1_GR_V2_Type TR_1TO1_GR[16]; /*!< 0x0000C000 Trigger 1-to-1 group */
DECL|TR_CMD|member|__IOM uint32_t TR_CMD; /*!< 0x00000220 Trigger command */
DECL|TR_CTL|member|__IOM uint32_t TR_CTL[256]; /*!< 0x00000000 Trigger control register */
DECL|TR_CTL|member|__IOM uint32_t TR_CTL[256]; /*!< 0x00000000 Trigger control register */
DECL|TR_GR|member|PERI_TR_GR_V2_Type TR_GR[16]; /*!< 0x00008000 Trigger group */
DECL|_CYIP_PERI_V2_H_|macro|_CYIP_PERI_V2_H_
