The file '/home/lj/ic/riscv_soc/testbench/div/vcdplus.vpd' was opened successfully.
b'
1 driver (1 active statement) found for signal: div_test.u_div.minuend_ge_divisor
