//README: BSG DRAM CONTROLLER TB AREA
//AUTHOR: AKASH S (akashs3@uw.edu)

Detailed status, verification and testbench plan are at : https://docs.google.com/document/d/1e-ojcBzQODQxIfMYF5f7oxfc9FsK3qR0/edit#heading=h.f0lpcea5tcbf (Restricted access)
Compilation from simv/
