![pllpy logo](images/pllpy_logo.svg  "pllpy")

**The author:** ***Dr.Janos Selmeczi, HA5FT***. You could reach me at <ha5ft.jani@freemail.hu>
***
# Loop bandwidth and delay

Following you find the results of the loop bandwidth and delay scenario

**BL=4Hz**

![BL=4Hz](results/pll_df8_BL4_N1250_M5000_type2_phase_error.png  "BL=4Hz")

**BL=16Hz**

![BL=16Hz](results/pll_df8_BL16_N1250_M5000_type2_phase_error.png  "BL=16Hz")

**BL=24Hz**

![BL=24Hz](results/pll_df8_BL24_N1250_M5000_type2_phase_error.png  "BL=24Hz")

**BL=28Hz**

![BL=28Hz](results/pll_df8_BL28_N1250_M5000_type2_phase_error.png  "BL=28Hz")

Go back to the [PLLorCostasLoopTest page](test_PLLorCostasLoopTest.md)\
Go back to the [start page](../README.md)
