{"path":"Revision/PYQ/DLD/media/Pasted image 20231125000726.png","text":"The following expression was to be realized using 2-input AND and OR gates. However, during the fabrication all 2-input AND gates were mistakenly substituted by 2-input NAND gates. (a.b).c + (aâ€™.c).d + (b.c).d + a.d What is the function finally realized ? Al B.a'+b 4 +d Ca +b+c+d D.a'+b +c+d gateit-2007 digital-logic circuit-output normal","libVersion":"0.2.3","langs":"eng"}