INFO-FLOW: Workspace C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1 opened at Mon Jan 09 18:21:53 -0500 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.23 sec.
Execute   set_part xczu19eg-ffvc1760-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 0.661 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.533 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp"  -o "C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/useless.bc
Command       clang done; 1.081 sec.
INFO-FLOW: Done: GCC PP time: 2.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.476 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.465 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 0.457 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 0.593 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 0.473 sec.
Command       tidy_31 done; 1.074 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.097 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.bc
Command       clang done; 1.091 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize softmax -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.806 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.219 ; gain = 17.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.219 ; gain = 17.969
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.pp.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.42 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top softmax -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.281 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.234 ; gain = 44.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.261 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] top.cpp:396: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 145.012 ; gain = 59.762
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.g.1.bc to C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (top.cpp:81) in function 'read_data'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:380) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:145) in function 'subtract_max' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:314) in function 'softmax_divide_precise' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:45) in function 'read_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:196) in function 'process_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:254) in function 'QuantAct_1_channel_mine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:384) in function 'write' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (top.cpp:394) in function 'write' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:155) in function 'subtract_max' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:323) in function 'softmax_divide_precise' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:59) in function 'read_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (top.cpp:78) in function 'read_data' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (top.cpp:83) in function 'read_data' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (top.cpp:96) in function 'read_data' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (top.cpp:105) in function 'read_data' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:205) in function 'process_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (top.cpp:261) in function 'QuantAct_1_channel_mine' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (top.cpp:288) in function 'QuantAct_1_channel_mine' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'temp.V' (top.cpp:373) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_1.V' (top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_2.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_3.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (top.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q.V' (top.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'r.V.2' (top.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp.V' (top.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (top.cpp:248) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'softmax', detected/extracted 6 process function(s): 
	 'read_data'
	 'subtract_max'
	 'process_1'
	 'QuantAct_1_channel_mine'
	 'softmax_divide_precise'
	 'write'.
Command         transform done; 1.316 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:380:80) to (top.cpp:392:9) in function 'write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top.cpp:377:27) in function 'write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:154:6) to (top.cpp:145:50) in function 'subtract_max'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:46:16) to (top.cpp:121:4) in function 'read_data'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'QuantAct_1_channel_mine' (top.cpp:243:28)...15 expression(s) balanced.
Command         transform done; 0.791 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 180.566 ; gain = 95.316
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:377:29) in function 'write'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:144:20) in function 'subtract_max'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:311:20) in function 'softmax_divide_precise'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:42:20) in function 'read_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:194:16) in function 'process_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (top.cpp:252:16) in function 'QuantAct_1_channel_mine'.
WARNING: [XFORM 203-631] Renaming function 'softmax_divide_precise' to 'softmax_divide_preci' (top.cpp:306:49)
WARNING: [XFORM 203-631] Renaming function 'QuantAct_1_channel_mine' to 'QuantAct_1_channel_m' (top.cpp:243:28)
Command         transform done; 1.644 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 243.293 ; gain = 158.043
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.867 sec.
Command     elaborate done; 12.902 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'softmax' ...
Execute       ap_set_top_model softmax 
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
Execute       get_model_list softmax -filter all-wo-channel -topdown 
Execute       preproc_iomode -model softmax 
Execute       preproc_iomode -model write 
Execute       preproc_iomode -model softmax_divide_preci 
Execute       preproc_iomode -model QuantAct_1_channel_m 
Execute       preproc_iomode -model process_1 
Execute       preproc_iomode -model subtract_max 
Execute       preproc_iomode -model read_data 
Execute       get_model_list softmax -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax
INFO-FLOW: Configuring Module : read_data ...
Execute       set_default_model read_data 
Execute       apply_spec_resource_limit read_data 
INFO-FLOW: Configuring Module : subtract_max ...
Execute       set_default_model subtract_max 
Execute       apply_spec_resource_limit subtract_max 
INFO-FLOW: Configuring Module : process_1 ...
Execute       set_default_model process_1 
Execute       apply_spec_resource_limit process_1 
INFO-FLOW: Configuring Module : QuantAct_1_channel_m ...
Execute       set_default_model QuantAct_1_channel_m 
Execute       apply_spec_resource_limit QuantAct_1_channel_m 
INFO-FLOW: Configuring Module : softmax_divide_preci ...
Execute       set_default_model softmax_divide_preci 
Execute       apply_spec_resource_limit softmax_divide_preci 
INFO-FLOW: Configuring Module : write ...
Execute       set_default_model write 
Execute       apply_spec_resource_limit write 
INFO-FLOW: Configuring Module : softmax ...
Execute       set_default_model softmax 
Execute       apply_spec_resource_limit softmax 
INFO-FLOW: Model list for preprocess: read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax
INFO-FLOW: Preprocessing Module: read_data ...
Execute       set_default_model read_data 
Execute       cdfg_preprocess -model read_data 
Execute       rtl_gen_preprocess read_data 
INFO-FLOW: Preprocessing Module: subtract_max ...
Execute       set_default_model subtract_max 
Execute       cdfg_preprocess -model subtract_max 
Execute       rtl_gen_preprocess subtract_max 
INFO-FLOW: Preprocessing Module: process_1 ...
Execute       set_default_model process_1 
Execute       cdfg_preprocess -model process_1 
Execute       rtl_gen_preprocess process_1 
INFO-FLOW: Preprocessing Module: QuantAct_1_channel_m ...
Execute       set_default_model QuantAct_1_channel_m 
Execute       cdfg_preprocess -model QuantAct_1_channel_m 
Execute       rtl_gen_preprocess QuantAct_1_channel_m 
INFO-FLOW: Preprocessing Module: softmax_divide_preci ...
Execute       set_default_model softmax_divide_preci 
Execute       cdfg_preprocess -model softmax_divide_preci 
Execute       rtl_gen_preprocess softmax_divide_preci 
INFO-FLOW: Preprocessing Module: write ...
Execute       set_default_model write 
Execute       cdfg_preprocess -model write 
Execute       rtl_gen_preprocess write 
INFO-FLOW: Preprocessing Module: softmax ...
Execute       set_default_model softmax 
Execute       cdfg_preprocess -model softmax 
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Model list for synthesis: read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data 
Execute       schedule -model read_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 13.964 seconds; current allocated memory: 196.183 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.sched.adb -f 
INFO-FLOW: Finish scheduling read_data.
Execute       set_default_model read_data 
Execute       bind -model read_data 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=read_data
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 196.611 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.bind.adb -f 
INFO-FLOW: Finish binding read_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model subtract_max 
Execute       schedule -model subtract_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 196.976 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.sched.adb -f 
INFO-FLOW: Finish scheduling subtract_max.
Execute       set_default_model subtract_max 
Execute       bind -model subtract_max 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=subtract_max
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 197.473 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.bind.adb -f 
INFO-FLOW: Finish binding subtract_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_1 
Execute       schedule -model process_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.753 sec.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 198.886 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling process_1.
Execute       set_default_model process_1 
Execute       bind -model process_1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=process_1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 200.699 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.466 sec.
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.bind.adb -f 
Command       db_write done; 0.128 sec.
INFO-FLOW: Finish binding process_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QuantAct_1_channel_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QuantAct_1_channel_m 
Execute       schedule -model QuantAct_1_channel_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.635 sec.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 202.069 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.sched.adb -f 
INFO-FLOW: Finish scheduling QuantAct_1_channel_m.
Execute       set_default_model QuantAct_1_channel_m 
Execute       bind -model QuantAct_1_channel_m 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=QuantAct_1_channel_m
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 203.072 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.verbose.bind.rpt -verbose -f 
Command       report done; 0.181 sec.
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.bind.adb -f 
INFO-FLOW: Finish binding QuantAct_1_channel_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_divide_preci 
Execute       schedule -model softmax_divide_preci 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 204.062 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.verbose.sched.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_divide_preci.
Execute       set_default_model softmax_divide_preci 
Execute       bind -model softmax_divide_preci 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_divide_preci
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 205.425 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.verbose.bind.rpt -verbose -f 
Command       report done; 0.251 sec.
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.bind.adb -f 
INFO-FLOW: Finish binding softmax_divide_preci.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write 
Execute       schedule -model write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 205.891 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.sched.adb -f 
INFO-FLOW: Finish scheduling write.
Execute       set_default_model write 
Execute       bind -model write 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=write
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 206.234 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.bind.adb -f 
INFO-FLOW: Finish binding write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax 
Execute       schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 206.395 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.sched.adb -f 
INFO-FLOW: Finish scheduling softmax.
Execute       set_default_model softmax 
Execute       bind -model softmax 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.915 sec.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 207.709 MB.
Execute       report -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.verbose.bind.rpt -verbose -f 
Command       report done; 0.544 sec.
Execute       db_write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.bind.adb -f 
INFO-FLOW: Finish binding softmax.
Execute       get_model_list softmax -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess read_data 
Execute       rtl_gen_preprocess subtract_max 
Execute       rtl_gen_preprocess process_1 
Execute       rtl_gen_preprocess QuantAct_1_channel_m 
Execute       rtl_gen_preprocess softmax_divide_preci 
Execute       rtl_gen_preprocess write 
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Model list for RTL generation: read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model read_data -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 209.349 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/read_data -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl read_data -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/read_data 
Execute       gen_rtl read_data -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/read_data 
Execute       gen_tb_info read_data -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Execute       report -model read_data -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/read_data_csynth.rpt -f 
Execute       report -model read_data -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/read_data_csynth.xml -f -x 
Execute       report -model read_data -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.verbose.rpt -verbose -f 
Execute       db_write -model read_data -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model subtract_max -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_max'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 210.480 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl subtract_max -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/subtract_max -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl subtract_max -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/subtract_max 
Execute       gen_rtl subtract_max -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/subtract_max 
Execute       gen_tb_info subtract_max -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Execute       report -model subtract_max -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/subtract_max_csynth.rpt -f 
Execute       report -model subtract_max -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/subtract_max_csynth.xml -f -x 
Execute       report -model subtract_max -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.verbose.rpt -verbose -f 
Execute       db_write -model subtract_max -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model process_1 -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_1'.
Command       create_rtl_model done; 0.146 sec.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 213.992 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/process_1 -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl process_1 -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/process_1 
Execute       gen_rtl process_1 -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/process_1 
Execute       gen_tb_info process_1 -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1 -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Command       gen_tb_info done; 0.113 sec.
Execute       report -model process_1 -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/process_1_csynth.rpt -f 
Command       report done; 0.127 sec.
Execute       report -model process_1 -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/process_1_csynth.xml -f -x 
Command       report done; 0.108 sec.
Execute       report -model process_1 -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.verbose.rpt -verbose -f 
Command       report done; 0.469 sec.
Execute       db_write -model process_1 -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.adb -f 
Command       db_write done; 0.299 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QuantAct_1_channel_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model QuantAct_1_channel_m -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_mul_32ns_64s_95_2_1' to 'softmax_mul_32ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'softmax_mul_32ns_bkb': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QuantAct_1_channel_m'.
INFO: [HLS 200-111]  Elapsed time: 1.835 seconds; current allocated memory: 217.294 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl QuantAct_1_channel_m -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/QuantAct_1_channel_m -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl QuantAct_1_channel_m -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/QuantAct_1_channel_m 
Execute       gen_rtl QuantAct_1_channel_m -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/QuantAct_1_channel_m 
Execute       gen_tb_info QuantAct_1_channel_m -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Execute       report -model QuantAct_1_channel_m -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/QuantAct_1_channel_m_csynth.rpt -f 
Execute       report -model QuantAct_1_channel_m -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/QuantAct_1_channel_m_csynth.xml -f -x 
Execute       report -model QuantAct_1_channel_m -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.verbose.rpt -verbose -f 
Command       report done; 0.174 sec.
Execute       db_write -model QuantAct_1_channel_m -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.adb -f 
Command       db_write done; 0.163 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_divide_preci' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax_divide_preci -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_sdiv_26ns_32ns_32_30_1' to 'softmax_sdiv_26nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'softmax_sdiv_26nscud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_divide_preci'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 220.456 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_divide_preci -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/softmax_divide_preci -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl softmax_divide_preci -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/softmax_divide_preci 
Execute       gen_rtl softmax_divide_preci -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/softmax_divide_preci 
Execute       gen_tb_info softmax_divide_preci -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Execute       report -model softmax_divide_preci -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/softmax_divide_preci_csynth.rpt -f 
Execute       report -model softmax_divide_preci -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/softmax_divide_preci_csynth.xml -f -x 
Execute       report -model softmax_divide_preci -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.verbose.rpt -verbose -f 
Command       report done; 0.267 sec.
Execute       db_write -model softmax_divide_preci -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.adb -f 
Command       db_write done; 0.202 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model write -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_mul_mul_12ns_16ns_28_1_1' to 'softmax_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'softmax_mul_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 221.795 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl write -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/write_r -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl write -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/write_r 
Execute       gen_rtl write -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/write_r 
Execute       gen_tb_info write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Execute       report -model write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/write_r_csynth.rpt -f 
Execute       report -model write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/write_r_csynth.xml -f -x 
Execute       report -model write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.verbose.rpt -verbose -f 
Execute       db_write -model write -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.adb -f 
Command       db_write done; 0.121 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model softmax -vendor xilinx -mg_file C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'softmax/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'softmax' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_subtract_max_U0' to 'start_for_subtraceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_process_1_U0' to 'start_for_processfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_QuantAct_1_channel_m_U0' to 'start_for_QuantAcg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_divide_preci_U0' to 'start_for_softmaxhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 223.026 MB.
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/systemc/softmax -synmodules read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax 
Execute       gen_rtl softmax -istop -style xilinx -f -lang vhdl -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/vhdl/softmax 
Execute       gen_rtl softmax -istop -style xilinx -f -lang vlog -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/verilog/softmax 
Execute       export_constraint_db -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.constraint.tcl -f -tool general 
Execute       report -model softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.design.xml -verbose -f -dv 
Command       report done; 0.466 sec.
Execute       report -model softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax -p C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db 
Execute       report -model softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/softmax_csynth.rpt -f 
Execute       report -model softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/syn/report/softmax_csynth.xml -f -x 
Execute       report -model softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.verbose.rpt -verbose -f 
Command       report done; 0.555 sec.
Execute       db_write -model softmax -o C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.adb -f 
Command       db_write done; 0.105 sec.
Execute       sc_get_clocks softmax 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain softmax 
INFO-FLOW: Model list for RTL component generation: read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write softmax
INFO-FLOW: Handling components in module [read_data] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.compgen.tcl 
INFO-FLOW: Handling components in module [subtract_max] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.compgen.tcl 
INFO-FLOW: Handling components in module [process_1] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.compgen.tcl 
INFO-FLOW: Handling components in module [QuantAct_1_channel_m] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.compgen.tcl 
INFO-FLOW: Found component softmax_mul_32ns_bkb.
INFO-FLOW: Append model softmax_mul_32ns_bkb
INFO-FLOW: Handling components in module [softmax_divide_preci] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
INFO-FLOW: Found component softmax_sdiv_26nscud.
INFO-FLOW: Append model softmax_sdiv_26nscud
INFO-FLOW: Handling components in module [write_r] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.compgen.tcl 
INFO-FLOW: Found component softmax_mul_mul_1dEe.
INFO-FLOW: Append model softmax_mul_mul_1dEe
INFO-FLOW: Handling components in module [softmax] ... 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Found component fifo_w96_d2_A.
INFO-FLOW: Append model fifo_w96_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w512_d32_A.
INFO-FLOW: Append model fifo_w512_d32_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w512_d2_A.
INFO-FLOW: Append model fifo_w512_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w1024_d2_A.
INFO-FLOW: Append model fifo_w1024_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w256_d32_A.
INFO-FLOW: Append model fifo_w256_d32_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component start_for_subtraceOg.
INFO-FLOW: Append model start_for_subtraceOg
INFO-FLOW: Found component start_for_write_U0.
INFO-FLOW: Append model start_for_write_U0
INFO-FLOW: Found component start_for_processfYi.
INFO-FLOW: Append model start_for_processfYi
INFO-FLOW: Found component start_for_QuantAcg8j.
INFO-FLOW: Append model start_for_QuantAcg8j
INFO-FLOW: Found component start_for_softmaxhbi.
INFO-FLOW: Append model start_for_softmaxhbi
INFO-FLOW: Append model read_data
INFO-FLOW: Append model subtract_max
INFO-FLOW: Append model process_1
INFO-FLOW: Append model QuantAct_1_channel_m
INFO-FLOW: Append model softmax_divide_preci
INFO-FLOW: Append model write_r
INFO-FLOW: Append model softmax
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: softmax_mul_32ns_bkb softmax_sdiv_26nscud softmax_mul_mul_1dEe fifo_w96_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w512_d32_A fifo_w32_d2_A fifo_w32_d2_A fifo_w512_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w1024_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w256_d32_A fifo_w32_d2_A fifo_w128_d2_A start_for_subtraceOg start_for_write_U0 start_for_processfYi start_for_QuantAcg8j start_for_softmaxhbi read_data subtract_max process_1 QuantAct_1_channel_m softmax_divide_preci write_r softmax
INFO-FLOW: To file: write model softmax_mul_32ns_bkb
INFO-FLOW: To file: write model softmax_sdiv_26nscud
INFO-FLOW: To file: write model softmax_mul_mul_1dEe
INFO-FLOW: To file: write model fifo_w96_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w512_d32_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w512_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w1024_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w256_d32_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model start_for_subtraceOg
INFO-FLOW: To file: write model start_for_write_U0
INFO-FLOW: To file: write model start_for_processfYi
INFO-FLOW: To file: write model start_for_QuantAcg8j
INFO-FLOW: To file: write model start_for_softmaxhbi
INFO-FLOW: To file: write model read_data
INFO-FLOW: To file: write model subtract_max
INFO-FLOW: To file: write model process_1
INFO-FLOW: To file: write model QuantAct_1_channel_m
INFO-FLOW: To file: write model softmax_divide_preci
INFO-FLOW: To file: write model write_r
INFO-FLOW: To file: write model softmax
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.111 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'softmax_mul_32ns_bkb_MulnS_0'
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'softmax_sdiv_26nscud_div'
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'in_write_n_V_V_U(fifo_w96_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sub_max_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sub_max_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_input_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_sub_max_V_V_U(fifo_w512_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_iter_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_1_V_V_U(fifo_w512_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_iter_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_quant_V_V_U(fifo_w1024_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_iter_r_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_proc_2_V_V_U(fifo_w256_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_iter_c_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_write_V_V_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_subtraceOg_U(start_for_subtraceOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_U0_U(start_for_write_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_processfYi_U(start_for_processfYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_QuantAcg8j_U(start_for_QuantAcg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmaxhbi_U(start_for_softmaxhbi)' using Shift Registers.
Command       ap_source done; 0.298 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.116 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=softmax xml_exists=0
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/read_data.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/subtract_max.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/process_1.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/QuantAct_1_channel_m.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax_divide_preci.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.compgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=32 #gSsdmPorts=20
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.constraint.tcl 
Execute       sc_get_clocks softmax 
Execute       source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 299.992 ; gain = 214.742
INFO: [SYSC 207-301] Generating SystemC RTL for softmax.
INFO: [VHDL 208-304] Generating VHDL RTL for softmax.
INFO: [VLOG 209-307] Generating Verilog RTL for softmax.
Command     autosyn done; 15.682 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 28.601 sec.
Command ap_source done; 28.904 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1 opened at Mon Jan 09 18:22:37 -0500 2023
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.118 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 65340} {LUT 522720}   {FF 1045440} {DSP48E 1968}  {BRAM 1968} {URAM 128}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.229 sec.
Execute   cosim_design 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.112 sec.
Command     ap_source done; 0.112 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     is_encrypted C:/Users/Andy/Desktop/ECE496_final_precise_div/main.cpp 
Execute     is_encrypted C:/Users/Andy/Desktop/ECE496_final_precise_div/top.hpp 
Execute     is_encrypted C:/Users/Andy/Desktop/ECE496_final_precise_div/top.cpp 
Execute     is_encrypted C:/Users/Andy/Desktop/ECE496_final_precise_div/parameters.hpp 
Execute     is_encrypted C:/Users/Andy/Desktop/ECE496_final_precise_div/common.hpp 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Andy/Desktop/ECE496_final_precise_div/main.cpp C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.766 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp.line C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Andy/Desktop/ECE496_final_precise_div/top.cpp C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 1.351 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp.line C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.124 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source C:/Users/Andy/Desktop/ECE496_final_precise_div/softmax/solution1/.autopilot/db/softmax.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 12.743 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 62.989 sec.
Command ap_source done; 63.226 sec.
Execute cleanup_all 
