

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_1'
================================================================
* Date:           Fri Sep 19 13:55:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  2.110 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153230|   153230|  2.298 ms|  2.298 ms|  153230|  153230|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   153228|   153228|         1|          1|          1|  153228|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      20|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      20|      77|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_50_fu_58_p2        |         +|   0|  0|  25|          18|           1|
    |exitcond523358_fu_52_p2  |      icmp|   0|  0|  25|          18|          18|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  50|          36|          19|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   18|         36|
    |empty_fu_26              |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_26  |  18|   0|   18|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  20|   0|   20|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  encoder0_c1_Pipeline_1|  return value|
|padded_address0  |  out|   18|   ap_memory|                  padded|         array|
|padded_ce0       |  out|    1|   ap_memory|                  padded|         array|
|padded_we0       |  out|    1|   ap_memory|                  padded|         array|
|padded_d0        |  out|   32|   ap_memory|                  padded|         array|
+-----------------+-----+-----+------------+------------------------+--------------+

