

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      2.27136MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                   random # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f682ea5309f2b8ba93f360d605fc1e48  /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_c2zhDK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mGYdxi"
Running: cat _ptx_mGYdxi | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_luFbrQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_luFbrQ --output-file  /dev/null 2> _ptx_mGYdxiinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mGYdxi _ptx2_luFbrQ _ptx_mGYdxiinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 92832
gpu_sim_insn = 1245376
gpu_ipc =      13.4154
gpu_tot_sim_cycle = 317518
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2495
partiton_reqs_in_parallel = 2042304
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4321
partiton_reqs_in_parallel_util = 2042304
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 92832
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2667 GB/Sec
L2_BW_total  =       0.6627 GB/Sec
gpu_total_sim_rate=31134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16029	W0_Idle:139754	W0_Scoreboard:623694	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8183 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:130 	32 	41 	66 	131 	143 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	25 	22 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	524 	1015 	579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479         0         0     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570         0     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[9]:     11484     11486         0         0     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480         0         0     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 10.000000  9.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]:  9.000000  9.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]:  9.000000  9.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]:  9.000000 11.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[7]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[9]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         9         0         0         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:         9         9         1         0         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:         9         9         0         1         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:         9         9         1         0         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:         9        10         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        10         9         0         0         0         0         0         1         0         0         0         0         0         0        15        15 
dram[7]:         9         9         1         0         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:         8         8         0         0         0         2         1         0         0         1         0         0         0         0        15        15 
dram[9]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 544
min_bank_accesses = 0!
chip skew: 54/46 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      33845     36902    none      none       10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      36809     36915      6352    none        3246    none      none      none      none      none      none       20860    none      none       30584     30666
dram[2]:      36807     36861    none      none      none      none      none      none      none      none      none      none      none      none       30573     30641
dram[3]:      36823     36883    none        8818    none      none       11481      4103    none      none      none      none      none      none       32531     32622
dram[4]:      36849     36932      7102    none         250    none      none      none      none      none      none      none      none      none       30385     28402
dram[5]:      36790     31046      7963      6731    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      31218     36873    none      none      none      none      none         352    none      none      none      none      none      none       31399     31490
dram[7]:      36901     36945      7532    none         352    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      38225     38221    none      none      none         298       352    none      none       17543    none      none      none      none       31373     31471
dram[9]:      36142     36185    none      none       11647    none      none      none      none      none      none      none      none      none       31370     31460
dram[10]:      36152     36155    none      none         352    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649         0         0      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705         0      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641         0         0         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205         0       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729         0         0         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064         0       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10676
dram[9]:      10639     10664         0         0     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657         0         0       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172175 n_act=6 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.002228
n_activity=480 dram_eff=0.8
bk0: 40a 172211i bk1: 36a 172164i bk2: 0a 172373i bk3: 0a 172375i bk4: 4a 172355i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172375i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0099725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80519280, atomic=0 1 entries : 0x7f962ba7c3a0 :  mf: uid= 50823, sid01:w00, part=1, addr=0x805192a0, load , size=32, unknown  status = IN_PARTITION_DRAM (317517), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172169 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.002297
n_activity=503 dram_eff=0.7873
bk0: 36a 172237i bk1: 36a 172178i bk2: 4a 172347i bk3: 0a 172372i bk4: 4a 172348i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172374i bk8: 0a 172375i bk9: 0a 172375i bk10: 0a 172375i bk11: 3a 172351i bk12: 0a 172373i bk13: 0a 172374i bk14: 56a 172244i bk15: 56a 172151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00985067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172186 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002135
n_activity=400 dram_eff=0.92
bk0: 36a 172222i bk1: 36a 172164i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172374i bk5: 0a 172374i bk6: 0a 172374i bk7: 0a 172374i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172163 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002344
n_activity=572 dram_eff=0.7063
bk0: 36a 172214i bk1: 36a 172163i bk2: 0a 172374i bk3: 4a 172348i bk4: 0a 172374i bk5: 0a 172374i bk6: 8a 172323i bk7: 4a 172346i bk8: 0a 172372i bk9: 0a 172372i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172156 n_act=9 n_pre=3 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=624 dram_eff=0.6603
bk0: 36a 172207i bk1: 36a 172152i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172353i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172377i bk14: 60a 172223i bk15: 64a 172080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172141 n_act=10 n_pre=3 n_req=58 n_rd=216 n_write=4 bw_util=0.002553
n_activity=639 dram_eff=0.6886
bk0: 36a 172229i bk1: 40a 172153i bk2: 4a 172341i bk3: 4a 172332i bk4: 0a 172369i bk5: 0a 172372i bk6: 4a 172348i bk7: 0a 172372i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172376i bk11: 0a 172377i bk12: 0a 172377i bk13: 0a 172379i bk14: 64a 172214i bk15: 64a 172106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172168 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=485 dram_eff=0.8289
bk0: 40a 172181i bk1: 36a 172140i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 0a 172375i bk6: 0a 172375i bk7: 4a 172355i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0115041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172161 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=536 dram_eff=0.7687
bk0: 36a 172212i bk1: 36a 172161i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172374i bk7: 0a 172374i bk8: 4a 172348i bk9: 0a 172372i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0132445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172166 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=538 dram_eff=0.7472
bk0: 32a 172223i bk1: 32a 172171i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 8a 172348i bk6: 4a 172354i bk7: 0a 172373i bk8: 0a 172373i bk9: 4a 172349i bk10: 0a 172373i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 32a 172240i bk1: 32a 172178i bk2: 0a 172373i bk3: 0a 172374i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172376i bk14: 60a 172238i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0103612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172174 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002239
n_activity=492 dram_eff=0.7846
bk0: 32a 172220i bk1: 32a 172168i bk2: 0a 172372i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172375i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172376i bk14: 64a 172200i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00913131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 25, Miss_rate = 0.195, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 27, Miss_rate = 0.270, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[16]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0545
	minimum = 6
	maximum = 108
Network latency average = 19.8995
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.37
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Accepted packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Injected flit rate average = 0.000747914
	minimum = 0.000366255 (at node 0)
	maximum = 0.00179896 (at node 39)
Accepted flit rate average= 0.000747914
	minimum = 0.000495521 (at node 29)
	maximum = 0.0013573 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.0545 (1 samples)
	minimum = 6 (1 samples)
	maximum = 108 (1 samples)
Network latency average = 19.8995 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.37 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Accepted packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Injected flit rate average = 0.000747914 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.00179896 (1 samples)
Accepted flit rate average = 0.000747914 (1 samples)
	minimum = 0.000495521 (1 samples)
	maximum = 0.0013573 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 31134 (inst/sec)
gpgpu_simulation_rate = 7937 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2013
gpu_sim_insn = 1114192
gpu_ipc =     553.4983
gpu_tot_sim_cycle = 541681
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3560
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 44056
partiton_reqs_in_parallel_total    = 2042304
partiton_level_parallism =      21.8857
partiton_level_parallism_total  =       3.8516
partiton_reqs_in_parallel_util = 44056
partiton_reqs_in_parallel_util_total    = 2042304
gpu_sim_cycle_parition_util = 2013
gpu_tot_sim_cycle_parition_util    = 92832
partiton_level_parallism_util =      21.8857
partiton_level_parallism_util_total  =      21.9976
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     100.5756 GB/Sec
L2_BW_total  =       0.7622 GB/Sec
gpu_total_sim_rate=52434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.1265
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
65, 65, 64, 65, 64, 65, 64, 65, 65, 65, 65, 65, 65, 65, 65, 65, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 59, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20499	W0_Idle:162033	W0_Scoreboard:652579	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4328 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541680 
mrq_lat_table:367 	56 	64 	107 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	246 	1890 	11 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	432 	136 	101 	0 	1595 	24 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	873 	1602 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572      1002     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479      1002      1007         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486      1010     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570      1009     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474      1023      1025         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573       988     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996         0     47604     48460         0         0     84582         0         0      1524         0      4580      4581 
dram[9]:     11484     11486      1003       945     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480       984       987     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]: 16.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]: 16.000000 16.000000 16.000000 17.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 17.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan  7.000000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:        16        16        16        16         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:        16        16        16        16         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:        16        16        16        16         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:        16        16        16        16         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        16        16        16        16         0         0         0         1         0         0         0         0         0         0        16        16 
dram[7]:        16        16        16        16         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         0         2         1         0         0         1         0         0         1         0        15        15 
dram[9]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20445     21338      1315      1548     10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      21275     21301      2007      1528      3246    none      none      none      none      none      none       20860    none      none       30600     30666
dram[2]:      21308     21284      1459      1564    none      none      none      none      none      none      none      none      none      none       30573     30675
dram[3]:      21352     21307      1452      2459    none      none       11481      4103    none      none      none      none      none      none       32548     32622
dram[4]:      21354     21343      2100      1419       482    none      none      none      none      none      none      none      none      none       30400     28402
dram[5]:      21328     20628      2176      2113    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      20792     21334      1470      1656    none      none      none         584    none      none      none      none      none      none       29436     29522
dram[7]:      21339     21355      2154      1508       584    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      19807     19777      1402      1550    none         530       584    none      none       17543    none      none         241    none       31373     31471
dram[9]:      18760     18742      1550      1531     11879    none      none      none      none      none      none      none      none      none       31386     31460
dram[10]:      18746     18697      1390      1538       584    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705       468      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641       442       486         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205       459       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729       508       540         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492         0       352       352         0         0     35087         0         0       249         0     10637     10676
dram[9]:      10639     10664       500       487     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657       451       481       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175725 n_act=8 n_pre=1 n_req=94 n_rd=376 n_write=0 bw_util=0.00427
n_activity=907 dram_eff=0.8291
bk0: 68a 175888i bk1: 64a 175807i bk2: 64a 175879i bk3: 64a 175764i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176111i bk14: 56a 175982i bk15: 56a 175890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0196809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004304
n_activity=927 dram_eff=0.8177
bk0: 64a 175908i bk1: 64a 175837i bk2: 64a 175885i bk3: 64a 175773i bk4: 4a 176083i bk5: 0a 176108i bk6: 0a 176108i bk7: 0a 176110i bk8: 0a 176111i bk9: 0a 176111i bk10: 0a 176111i bk11: 4a 176085i bk12: 0a 176109i bk13: 0a 176110i bk14: 56a 175980i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175736 n_act=6 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.004179
n_activity=829 dram_eff=0.8878
bk0: 64a 175906i bk1: 64a 175825i bk2: 64a 175888i bk3: 64a 175787i bk4: 0a 176108i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0224689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175718 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004338
n_activity=992 dram_eff=0.7702
bk0: 64a 175888i bk1: 64a 175817i bk2: 64a 175900i bk3: 64a 175787i bk4: 0a 176109i bk5: 0a 176109i bk6: 8a 176058i bk7: 4a 176081i bk8: 0a 176107i bk9: 0a 176107i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175711 n_act=10 n_pre=3 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=1034 dram_eff=0.7466
bk0: 64a 175891i bk1: 64a 175796i bk2: 64a 175902i bk3: 64a 175796i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176113i bk14: 60a 175959i bk15: 64a 175816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0187951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175705 n_act=10 n_pre=3 n_req=101 n_rd=388 n_write=4 bw_util=0.004452
n_activity=1016 dram_eff=0.7717
bk0: 64a 175882i bk1: 64a 175819i bk2: 64a 175843i bk3: 64a 175771i bk4: 0a 176105i bk5: 0a 176108i bk6: 4a 176084i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176112i bk11: 0a 176113i bk12: 0a 176113i bk13: 0a 176115i bk14: 64a 175950i bk15: 64a 175842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175710 n_act=9 n_pre=2 n_req=98 n_rd=388 n_write=1 bw_util=0.004418
n_activity=944 dram_eff=0.8242
bk0: 64a 175856i bk1: 64a 175782i bk2: 64a 175864i bk3: 64a 175758i bk4: 0a 176109i bk5: 0a 176110i bk6: 0a 176111i bk7: 4a 176091i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175943i bk15: 64a 175822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=977 dram_eff=0.7902
bk0: 64a 175899i bk1: 64a 175823i bk2: 64a 175873i bk3: 64a 175782i bk4: 4a 176089i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 4a 176083i bk9: 0a 176107i bk10: 0a 176107i bk11: 0a 176108i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175974i bk15: 60a 175871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175697 n_act=10 n_pre=0 n_req=106 n_rd=396 n_write=7 bw_util=0.004577
n_activity=1049 dram_eff=0.7684
bk0: 64a 175889i bk1: 64a 175815i bk2: 64a 175871i bk3: 64a 175761i bk4: 0a 176109i bk5: 8a 176083i bk6: 4a 176089i bk7: 0a 176108i bk8: 0a 176108i bk9: 4a 176085i bk10: 0a 176109i bk11: 0a 176111i bk12: 4a 176069i bk13: 0a 176111i bk14: 60a 175973i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.004315
n_activity=901 dram_eff=0.8435
bk0: 64a 175916i bk1: 64a 175815i bk2: 64a 175862i bk3: 64a 175756i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175975i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.025274
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.004372
n_activity=917 dram_eff=0.8397
bk0: 64a 175896i bk1: 64a 175817i bk2: 64a 175854i bk3: 64a 175746i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176111i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175936i bk15: 60a 175870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0214071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 49, Miss_rate = 0.247, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4328
	minimum = 6
	maximum = 94
Network latency average = 16.2231
	minimum = 6
	maximum = 70
Slowest packet = 4441
Flit latency average = 16.663
	minimum = 6
	maximum = 69
Slowest flit = 13255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Accepted packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Injected flit rate average = 0.0326839
	minimum = 0.0164016 (at node 4)
	maximum = 0.0807654 (at node 40)
Accepted flit rate average= 0.0326839
	minimum = 0.0228628 (at node 28)
	maximum = 0.0521869 (at node 3)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2437 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 18.0613 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 17.0165 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Accepted packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Injected flit rate average = 0.0167159 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0412822 (2 samples)
Accepted flit rate average = 0.0167159 (2 samples)
	minimum = 0.0116792 (2 samples)
	maximum = 0.0267721 (2 samples)
Injected packet size average = 1.53986 (2 samples)
Accepted packet size average = 1.53986 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 52434 (inst/sec)
gpgpu_simulation_rate = 12037 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 196033
gpu_sim_insn = 1246472
gpu_ipc =       6.3585
gpu_tot_sim_cycle = 964936
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7371
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 4312726
partiton_reqs_in_parallel_total    = 2086360
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6316
partiton_reqs_in_parallel_util = 4312726
partiton_reqs_in_parallel_util_total    = 2086360
gpu_sim_cycle_parition_util = 196033
gpu_tot_sim_cycle_parition_util    = 94845
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.1754 GB/Sec
L2_BW_total  =       0.6667 GB/Sec
gpu_total_sim_rate=30559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0823
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26506	W0_Idle:888591	W0_Scoreboard:1756443	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2969 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 964935 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2566 	1978 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1883 	141 	101 	0 	2554 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3115 	1680 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	12 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      20805     21754      1344      1563      5971    none         250       313    125876       186    none      none      none         169     27420     31352
dram[1]:      21652     21680      2070      1528      2019       352       250       170    none      none      none       19259     31762     63054     31323     31358
dram[2]:      24561     21662      1490      1587    none      none      none         352    none      none         900    none      none      none       31310     23628
dram[3]:      21722     21687      1467      2459       352       414      7769      3148    none      none      none         170       170    150780     33297     29179
dram[4]:      21734     21701      2114      6268       292       352       306       169    none      none      none      none         170    none       27435     29019
dram[5]:      21698     20971      2225      2113       405     25660     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21178     21713      3453      1686       170       349       233       584       170    none      none      none      none      none       30095     23565
dram[7]:      21744     21740      2154      1522       425       233       352       352     17361    none      none      none      none      none       32081     32156
dram[8]:      20145     20109      1410      1587       349       351       530       170    none        9076    none      none         226    none       32088     32166
dram[9]:      19104     19094      1581      3532      4190       261    none         250    none      none         170    128098    none      none       28348     32148
dram[10]:      19090     19028      1390      1552       464       170    none         352       170    none         242      7589    none      none       29785     28370
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539664 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001589
n_activity=1357 dram_eff=0.6323
bk0: 68a 539888i bk1: 64a 539810i bk2: 64a 539883i bk3: 64a 539769i bk4: 8a 540065i bk5: 0a 540113i bk6: 4a 540095i bk7: 12a 540079i bk8: 4a 540093i bk9: 12a 540038i bk10: 0a 540110i bk11: 0a 540111i bk12: 0a 540114i bk13: 8a 540071i bk14: 60a 539945i bk15: 56a 539889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00647457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539661 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001596
n_activity=1382 dram_eff=0.6237
bk0: 64a 539911i bk1: 64a 539841i bk2: 64a 539891i bk3: 64a 539779i bk4: 12a 540050i bk5: 4a 540092i bk6: 4a 540091i bk7: 4a 540086i bk8: 0a 540112i bk9: 0a 540113i bk10: 0a 540114i bk11: 16a 540003i bk12: 12a 540045i bk13: 4a 540090i bk14: 56a 539979i bk15: 56a 539890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00693744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539705 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001459
n_activity=1094 dram_eff=0.7203
bk0: 68a 539875i bk1: 64a 539825i bk2: 64a 539890i bk3: 64a 539790i bk4: 0a 540112i bk5: 0a 540112i bk6: 0a 540113i bk7: 4a 540094i bk8: 0a 540112i bk9: 0a 540113i bk10: 4a 540094i bk11: 0a 540112i bk12: 0a 540113i bk13: 0a 540115i bk14: 56a 539986i bk15: 68a 539809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00735957
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539673 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001559
n_activity=1332 dram_eff=0.6321
bk0: 64a 539891i bk1: 64a 539820i bk2: 64a 539904i bk3: 64a 539791i bk4: 4a 540093i bk5: 8a 540084i bk6: 12a 540052i bk7: 8a 540051i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540114i bk11: 4a 540089i bk12: 4a 540090i bk13: 4a 540095i bk14: 56a 539985i bk15: 60a 539853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0075225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539639 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.001648
n_activity=1582 dram_eff=0.5626
bk0: 64a 539895i bk1: 64a 539802i bk2: 64a 539908i bk3: 68a 539772i bk4: 16a 540008i bk5: 4a 540091i bk6: 16a 540014i bk7: 8a 540065i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540110i bk11: 0a 540113i bk12: 4a 540088i bk13: 0a 540115i bk14: 64a 539923i bk15: 64a 539819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00625054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539624 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001714
n_activity=1572 dram_eff=0.5891
bk0: 64a 539884i bk1: 64a 539821i bk2: 64a 539847i bk3: 64a 539776i bk4: 16a 540070i bk5: 16a 540046i bk6: 4a 540086i bk7: 0a 540111i bk8: 0a 540113i bk9: 8a 540073i bk10: 8a 540058i bk11: 4a 540087i bk12: 0a 540113i bk13: 0a 540117i bk14: 72a 539899i bk15: 68a 539806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00605799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539656 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.001607
n_activity=1359 dram_eff=0.6387
bk0: 64a 539858i bk1: 64a 539786i bk2: 68a 539837i bk3: 64a 539761i bk4: 4a 540087i bk5: 8a 540087i bk6: 8a 540056i bk7: 4a 540090i bk8: 4a 540084i bk9: 0a 540110i bk10: 0a 540111i bk11: 0a 540113i bk12: 0a 540115i bk13: 0a 540116i bk14: 64a 539947i bk15: 76a 539741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00919252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539689 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001522
n_activity=1185 dram_eff=0.6937
bk0: 64a 539903i bk1: 64a 539827i bk2: 64a 539877i bk3: 64a 539787i bk4: 12a 540081i bk5: 8a 540056i bk6: 4a 540091i bk7: 4a 540090i bk8: 4a 540083i bk9: 0a 540108i bk10: 0a 540108i bk11: 0a 540110i bk12: 0a 540113i bk13: 0a 540115i bk14: 60a 539977i bk15: 60a 539874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00813904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539662 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001611
n_activity=1298 dram_eff=0.6703
bk0: 64a 539894i bk1: 64a 539820i bk2: 64a 539876i bk3: 64a 539766i bk4: 8a 540087i bk5: 12a 540048i bk6: 8a 540083i bk7: 4a 540084i bk8: 0a 540109i bk9: 8a 540069i bk10: 0a 540112i bk11: 0a 540114i bk12: 8a 540035i bk13: 0a 540113i bk14: 60a 539975i bk15: 60a 539871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00880186
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0x80520800, atomic=0 1 entries : 0x7f963422a5e0 :  mf: uid=132338, sid17:w05, part=9, addr=0x80520840, load , size=32, unknown  status = IN_PARTITION_DRAM (964935), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539674 n_act=14 n_pre=3 n_req=108 n_rd=419 n_write=3 bw_util=0.001563
n_activity=1254 dram_eff=0.673
bk0: 64a 539919i bk1: 64a 539819i bk2: 64a 539866i bk3: 68a 539728i bk4: 12a 540077i bk5: 12a 540045i bk6: 0a 540107i bk7: 4a 540090i bk8: 0a 540112i bk9: 0a 540115i bk10: 3a 540091i bk11: 4a 540094i bk12: 0a 540112i bk13: 0a 540114i bk14: 64a 539940i bk15: 60a 539872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00829641
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539667 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001577
n_activity=1291 dram_eff=0.66
bk0: 64a 539897i bk1: 64a 539818i bk2: 64a 539857i bk3: 64a 539750i bk4: 8a 540088i bk5: 4a 540088i bk6: 0a 540114i bk7: 4a 540094i bk8: 4a 540089i bk9: 0a 540115i bk10: 8a 540058i bk11: 8a 540054i bk12: 0a 540109i bk13: 0a 540113i bk14: 64a 539938i bk15: 64a 539834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00708

========= L2 cache stats =========
L2_cache_bank[0]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 332, Miss = 57, Miss_rate = 0.172, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 330, Miss = 56, Miss_rate = 0.170, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.30831
	minimum = 6
	maximum = 22
Network latency average = 7.3042
	minimum = 6
	maximum = 22
Slowest packet = 8951
Flit latency average = 6.90334
	minimum = 6
	maximum = 22
Slowest flit = 13758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Accepted packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Injected flit rate average = 0.000373102
	minimum = 0.000163239 (at node 0)
	maximum = 0.000744776 (at node 38)
Accepted flit rate average= 0.000373102
	minimum = 0.00025506 (at node 34)
	maximum = 0.00080344 (at node 21)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9319 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.6667 (3 samples)
Network latency average = 14.4756 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51 (3 samples)
Flit latency average = 13.6455 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Accepted packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Injected flit rate average = 0.0112683 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0277697 (3 samples)
Accepted flit rate average = 0.0112683 (3 samples)
	minimum = 0.00787113 (3 samples)
	maximum = 0.0181159 (3 samples)
Injected packet size average = 1.53946 (3 samples)
Accepted packet size average = 1.53946 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 58 sec (118 sec)
gpgpu_simulation_rate = 30559 (inst/sec)
gpgpu_simulation_rate = 8177 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1188395
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.9723
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 6399086
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4089
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 6399086
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 290878
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7193 GB/Sec
gpu_total_sim_rate=37765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0627
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
130, 130, 129, 130, 129, 130, 129, 130, 130, 130, 130, 130, 130, 130, 130, 130, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31146	W0_Idle:896492	W0_Scoreboard:1770296	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2291 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1188394 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4786 	1990 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3002 	202 	101 	0 	3606 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4524 	2195 	1690 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	13 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      21112     22090      2107      2306      5971    none         482       545    125876       186    none      none      none         169     27420     31385
dram[1]:      21978     22013      2795      2251      2110       584       380       170    none      none      none       19259     31762     63054     31342     31367
dram[2]:      24903     21995      2224      2289    none      none      none         584    none      none         900    none      none      none       31336     23628
dram[3]:      22051     22034      2213      3123       482       646      7846      3226    none      none      none         170       170    150780     33306     29187
dram[4]:      22072     22032      2814      6948       314       584       445       169    none      none      none      none         170    none       27443     29019
dram[5]:      22039     21306      2962      2802       695     25808     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21512     22027      4204      2479       170       581       310       584       170    none      none      none      none      none       30103     23572
dram[7]:      22051     22051      2919      2328       580       276       584       584     17361    none      none      none      none      none       32081     32156
dram[8]:      20512     20479      2191      2347       582       351       711       170    none        9076    none      none         894    none       32104     32190
dram[9]:      19518     19473      2309      4180      4345       378    none         482    none      none         170    128098    none      none       28361     32163
dram[10]:      19501     19402      2115      2249       580       170    none         584       170    none         242      7589    none      none       29807     28411
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542093 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001581
n_activity=1357 dram_eff=0.6323
bk0: 68a 542317i bk1: 64a 542239i bk2: 64a 542312i bk3: 64a 542198i bk4: 8a 542494i bk5: 0a 542542i bk6: 4a 542524i bk7: 12a 542508i bk8: 4a 542522i bk9: 12a 542467i bk10: 0a 542539i bk11: 0a 542540i bk12: 0a 542543i bk13: 8a 542500i bk14: 60a 542374i bk15: 56a 542318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00644558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542090 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001589
n_activity=1382 dram_eff=0.6237
bk0: 64a 542340i bk1: 64a 542270i bk2: 64a 542320i bk3: 64a 542208i bk4: 12a 542479i bk5: 4a 542521i bk6: 4a 542520i bk7: 4a 542515i bk8: 0a 542541i bk9: 0a 542542i bk10: 0a 542543i bk11: 16a 542432i bk12: 12a 542474i bk13: 4a 542519i bk14: 56a 542408i bk15: 56a 542319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00690638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542134 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001452
n_activity=1094 dram_eff=0.7203
bk0: 68a 542304i bk1: 64a 542254i bk2: 64a 542319i bk3: 64a 542219i bk4: 0a 542541i bk5: 0a 542541i bk6: 0a 542542i bk7: 4a 542523i bk8: 0a 542541i bk9: 0a 542542i bk10: 4a 542523i bk11: 0a 542541i bk12: 0a 542542i bk13: 0a 542544i bk14: 56a 542415i bk15: 68a 542238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00732662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001552
n_activity=1332 dram_eff=0.6321
bk0: 64a 542320i bk1: 64a 542249i bk2: 64a 542333i bk3: 64a 542220i bk4: 4a 542522i bk5: 8a 542513i bk6: 12a 542481i bk7: 8a 542480i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542543i bk11: 4a 542518i bk12: 4a 542519i bk13: 4a 542524i bk14: 56a 542414i bk15: 60a 542282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00748882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542068 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.00164
n_activity=1582 dram_eff=0.5626
bk0: 64a 542324i bk1: 64a 542231i bk2: 64a 542337i bk3: 68a 542201i bk4: 16a 542437i bk5: 4a 542520i bk6: 16a 542443i bk7: 8a 542494i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542539i bk11: 0a 542542i bk12: 4a 542517i bk13: 0a 542544i bk14: 64a 542352i bk15: 64a 542248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00622256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542053 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001707
n_activity=1572 dram_eff=0.5891
bk0: 64a 542313i bk1: 64a 542250i bk2: 64a 542276i bk3: 64a 542205i bk4: 16a 542499i bk5: 16a 542475i bk6: 4a 542515i bk7: 0a 542540i bk8: 0a 542542i bk9: 8a 542502i bk10: 8a 542487i bk11: 4a 542516i bk12: 0a 542542i bk13: 0a 542546i bk14: 72a 542328i bk15: 68a 542235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00603087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542085 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.0016
n_activity=1359 dram_eff=0.6387
bk0: 64a 542287i bk1: 64a 542215i bk2: 68a 542266i bk3: 64a 542190i bk4: 4a 542516i bk5: 8a 542516i bk6: 8a 542485i bk7: 4a 542519i bk8: 4a 542513i bk9: 0a 542539i bk10: 0a 542540i bk11: 0a 542542i bk12: 0a 542544i bk13: 0a 542545i bk14: 64a 542376i bk15: 76a 542170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00915137
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542118 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001515
n_activity=1185 dram_eff=0.6937
bk0: 64a 542332i bk1: 64a 542256i bk2: 64a 542306i bk3: 64a 542216i bk4: 12a 542510i bk5: 8a 542485i bk6: 4a 542520i bk7: 4a 542519i bk8: 4a 542512i bk9: 0a 542537i bk10: 0a 542537i bk11: 0a 542539i bk12: 0a 542542i bk13: 0a 542544i bk14: 60a 542406i bk15: 60a 542303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0081026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542091 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001604
n_activity=1298 dram_eff=0.6703
bk0: 64a 542323i bk1: 64a 542249i bk2: 64a 542305i bk3: 64a 542195i bk4: 8a 542516i bk5: 12a 542477i bk6: 8a 542512i bk7: 4a 542513i bk8: 0a 542538i bk9: 8a 542498i bk10: 0a 542541i bk11: 0a 542543i bk12: 8a 542464i bk13: 0a 542542i bk14: 60a 542404i bk15: 60a 542300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00876246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001559
n_activity=1271 dram_eff=0.6656
bk0: 64a 542348i bk1: 64a 542248i bk2: 64a 542295i bk3: 68a 542157i bk4: 12a 542506i bk5: 12a 542474i bk6: 0a 542536i bk7: 4a 542519i bk8: 0a 542541i bk9: 0a 542544i bk10: 4a 542518i bk11: 4a 542523i bk12: 0a 542541i bk13: 0a 542543i bk14: 64a 542369i bk15: 60a 542301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00825927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542096 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.00157
n_activity=1291 dram_eff=0.66
bk0: 64a 542326i bk1: 64a 542247i bk2: 64a 542286i bk3: 64a 542179i bk4: 8a 542517i bk5: 4a 542517i bk6: 0a 542543i bk7: 4a 542523i bk8: 4a 542518i bk9: 0a 542544i bk10: 8a 542487i bk11: 8a 542483i bk12: 0a 542538i bk13: 0a 542542i bk14: 64a 542367i bk15: 64a 542263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0070483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 434, Miss = 57, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 56, Miss_rate = 0.131, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 445, Miss = 53, Miss_rate = 0.119, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85506
	minimum = 6
	maximum = 51
Network latency average = 9.18952
	minimum = 6
	maximum = 40
Slowest packet = 15123
Flit latency average = 9.17398
	minimum = 6
	maximum = 39
Slowest flit = 23269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 16)
	maximum = 0.0936544 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 28)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4127 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.75 (4 samples)
Network latency average = 13.1541 (4 samples)
	minimum = 6 (4 samples)
	maximum = 48.25 (4 samples)
Flit latency average = 12.5276 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Accepted packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Injected flit rate average = 0.0212494 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0442409 (4 samples)
Accepted flit rate average = 0.0212494 (4 samples)
	minimum = 0.0154599 (4 samples)
	maximum = 0.0328912 (4 samples)
Injected packet size average = 1.51545 (4 samples)
Accepted packet size average = 1.51545 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 37765 (inst/sec)
gpgpu_simulation_rate = 9507 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 51000
gpu_sim_insn = 1253132
gpu_ipc =      24.5712
gpu_tot_sim_cycle = 1466617
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0732
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 1122000
partiton_reqs_in_parallel_total    = 6427884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1478
partiton_reqs_in_parallel_util = 1122000
partiton_reqs_in_parallel_util_total    = 6427884
gpu_sim_cycle_parition_util = 51000
gpu_tot_sim_cycle_parition_util    = 292187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 4379
partiton_replys_in_parallel_total    = 9019
L2_BW  =       8.1384 GB/Sec
L2_BW_total  =       0.8659 GB/Sec
gpu_total_sim_rate=35986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108377
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 153, 152, 153, 153, 153, 153, 153, 153, 153, 153, 153, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 464, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37160	W0_Idle:1318770	W0_Scoreboard:2347997	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1612 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1466616 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8685 	2433 	11 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5754 	213 	101 	0 	5203 	24 	0 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8108 	2329 	1691 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21490     22508      2170      2406      3223       315       443       367     26118      1048     12315      6600       392      1186     22571     22518
dram[1]:      20101     22462      2911      2373       837       268       298       569       400    none         227     15267     11841     10791     28095     20472
dram[2]:      25349     21168      2350      2260      6965       283       346       938       344       216      4410       420       821       515     28129     21975
dram[3]:      20143     22473      2299      3204       429       322      1778      1402       144       286       997       260       250     50375     23905     25275
dram[4]:      21197     22441      2895      7040       492       447       727       298       895    none         696       381       424    none       25720     23104
dram[5]:      22451     20548      3066      2717       446      8801      4554      6465       306       402      2980       970       548      2339     22572     20726
dram[6]:      19685     22437      4140      2534       531      2013       450       683       438       372       170      1354       491       202     27422     22091
dram[7]:      21200     22425      3053      2295      5413       343       261       355      8764       326       144       169       169       158     27444     26019
dram[8]:      20875     20842      3409      2418       311       570       417      2133      1853      3579       349       170       630       453     32877     27695
dram[9]:      19922     19837      2387      4230      1232       370       514       292       885       286       294     18445       972     10911     19091     23551
dram[10]:      19922     19740      3464      2232       589       493       262       399       397       149       933      2216       296       170     24729     21589
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       358       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       359       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       359       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       358       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       359       359       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       358       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       359       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636600 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001845
n_activity=2520 dram_eff=0.4667
bk0: 68a 637014i bk1: 64a 636939i bk2: 68a 636980i bk3: 64a 636896i bk4: 16a 637179i bk5: 20a 637166i bk6: 12a 637211i bk7: 32a 637119i bk8: 16a 637144i bk9: 20a 637087i bk10: 8a 637176i bk11: 16a 637123i bk12: 16a 637144i bk13: 12a 637162i bk14: 68a 637033i bk15: 68a 636943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636520 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002043
n_activity=3143 dram_eff=0.4143
bk0: 72a 636973i bk1: 64a 636968i bk2: 64a 637022i bk3: 64a 636912i bk4: 48a 637010i bk5: 44a 636973i bk6: 16a 637113i bk7: 28a 637116i bk8: 16a 637143i bk9: 0a 637235i bk10: 8a 637197i bk11: 20a 637114i bk12: 28a 637071i bk13: 16a 637131i bk14: 60a 637066i bk15: 72a 636926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00622528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636556 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001927
n_activity=2955 dram_eff=0.4156
bk0: 68a 637003i bk1: 68a 636925i bk2: 64a 637022i bk3: 68a 636893i bk4: 24a 637142i bk5: 16a 637171i bk6: 24a 637107i bk7: 28a 637048i bk8: 16a 637145i bk9: 16a 637126i bk10: 16a 637104i bk11: 16a 637125i bk12: 20a 637138i bk13: 16a 637125i bk14: 60a 637066i bk15: 72a 636917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00657209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636526 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002065
n_activity=3080 dram_eff=0.4273
bk0: 72a 636956i bk1: 64a 636950i bk2: 64a 637035i bk3: 64a 636924i bk4: 36a 637082i bk5: 48a 637049i bk6: 40a 637015i bk7: 24a 637116i bk8: 8a 637188i bk9: 4a 637208i bk10: 20a 637138i bk11: 12a 637174i bk12: 24a 637126i bk13: 8a 637182i bk14: 68a 637037i bk15: 68a 636910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00668194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8050c400, atomic=0 1 entries : 0x7f962aefc500 :  mf: uid=211255, sid02:w13, part=4, addr=0x8050c400, load , size=32, unknown  status = IN_PARTITION_DRAM (1466616), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636476 n_act=48 n_pre=34 n_req=194 n_rd=651 n_write=31 bw_util=0.00214
n_activity=3492 dram_eff=0.3906
bk0: 68a 636988i bk1: 64a 636930i bk2: 64a 637038i bk3: 68a 636902i bk4: 52a 636965i bk5: 28a 637178i bk6: 40a 636936i bk7: 40a 637014i bk8: 23a 637061i bk9: 0a 637227i bk10: 12a 637159i bk11: 28a 637093i bk12: 12a 637179i bk13: 0a 637242i bk14: 72a 636989i bk15: 80a 636836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0055709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636471 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002181
n_activity=3472 dram_eff=0.4003
bk0: 64a 637010i bk1: 68a 636917i bk2: 64a 636978i bk3: 72a 636872i bk4: 48a 637037i bk5: 44a 637072i bk6: 36a 636984i bk7: 16a 637137i bk8: 20a 637122i bk9: 16a 637161i bk10: 20a 637097i bk11: 12a 637170i bk12: 12a 637162i bk13: 12a 637167i bk14: 76a 637006i bk15: 80a 636880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00543437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636487 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.0021
n_activity=3346 dram_eff=0.3999
bk0: 72a 636925i bk1: 64a 636917i bk2: 72a 636941i bk3: 64a 636901i bk4: 52a 636951i bk5: 56a 636878i bk6: 24a 637089i bk7: 16a 637187i bk8: 12a 637136i bk9: 8a 637175i bk10: 4a 637208i bk11: 12a 637132i bk12: 20a 637129i bk13: 16a 637159i bk14: 68a 637026i bk15: 80a 636849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00814921
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636513 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002093
n_activity=3155 dram_eff=0.4228
bk0: 68a 636996i bk1: 64a 636952i bk2: 64a 637008i bk3: 68a 636888i bk4: 48a 637068i bk5: 56a 636957i bk6: 28a 637110i bk7: 32a 637008i bk8: 8a 637184i bk9: 16a 637142i bk10: 8a 637189i bk11: 12a 637176i bk12: 8a 637196i bk13: 20a 637147i bk14: 68a 637036i bk15: 68a 636937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00719038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636473 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002206
n_activity=3350 dram_eff=0.4197
bk0: 64a 637022i bk1: 64a 636952i bk2: 68a 636978i bk3: 64a 636901i bk4: 60a 636920i bk5: 44a 637050i bk6: 32a 637093i bk7: 24a 637086i bk8: 24a 637067i bk9: 24a 637095i bk10: 20a 637124i bk11: 4a 637212i bk12: 20a 637112i bk13: 20a 637135i bk14: 60a 637103i bk15: 68a 636930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00777729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636538 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002021
n_activity=2969 dram_eff=0.4338
bk0: 64a 637049i bk1: 64a 636950i bk2: 64a 636997i bk3: 72a 636853i bk4: 60a 637021i bk5: 44a 636995i bk6: 20a 637121i bk7: 16a 637122i bk8: 8a 637178i bk9: 4a 637211i bk10: 12a 637177i bk11: 16a 637146i bk12: 8a 637179i bk13: 12a 637149i bk14: 80a 636983i bk15: 72a 636918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00734888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636542 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002015
n_activity=2897 dram_eff=0.4432
bk0: 64a 637028i bk1: 64a 636951i bk2: 68a 636960i bk3: 68a 636855i bk4: 44a 637025i bk5: 20a 637163i bk6: 24a 637145i bk7: 28a 637041i bk8: 8a 637187i bk9: 20a 637122i bk10: 16a 637141i bk11: 24a 637105i bk12: 12a 637155i bk13: 4a 637213i bk14: 72a 637031i bk15: 76a 636911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00621587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 646, Miss = 85, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 80, Miss_rate = 0.127, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 632, Miss = 87, Miss_rate = 0.138, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.2158
	minimum = 6
	maximum = 30
Network latency average = 7.19799
	minimum = 6
	maximum = 26
Slowest packet = 18946
Flit latency average = 6.74145
	minimum = 6
	maximum = 25
Slowest flit = 28765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Accepted packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Injected flit rate average = 0.00259218
	minimum = 0.000627457 (at node 4)
	maximum = 0.00547064 (at node 36)
Accepted flit rate average= 0.00259218
	minimum = 0.00125491 (at node 4)
	maximum = 0.00447063 (at node 20)
Injected packet length average = 1.50948
Accepted packet length average = 1.50948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3733 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61 (5 samples)
Network latency average = 11.9629 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.8 (5 samples)
Flit latency average = 11.3704 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Accepted packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Injected flit rate average = 0.017518 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0364868 (5 samples)
Accepted flit rate average = 0.017518 (5 samples)
	minimum = 0.0126189 (5 samples)
	maximum = 0.0272071 (5 samples)
Injected packet size average = 1.51527 (5 samples)
Accepted packet size average = 1.51527 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 35986 (inst/sec)
gpgpu_simulation_rate = 8835 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1415
gpu_sim_insn = 1117092
gpu_ipc =     789.4643
gpu_tot_sim_cycle = 1690182
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.1953
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 31130
partiton_reqs_in_parallel_total    = 7549884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4853
partiton_reqs_in_parallel_util = 31130
partiton_reqs_in_parallel_util_total    = 7549884
gpu_sim_cycle_parition_util = 1415
gpu_tot_sim_cycle_parition_util    = 343187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     208.9937 GB/Sec
L2_BW_total  =       0.9263 GB/Sec
gpu_total_sim_rate=40987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
189, 174, 188, 174, 173, 174, 173, 174, 189, 174, 174, 174, 174, 174, 174, 174, 153, 153, 153, 153, 153, 168, 153, 153, 153, 153, 168, 153, 153, 153, 153, 153, 132, 132, 132, 132, 132, 485, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43420	W0_Idle:1330129	W0_Scoreboard:2361984	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1370 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1690181 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11689 	2547 	13 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7685 	326 	291 	328 	5640 	112 	33 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9957 	2523 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21771     22836      2816      3072      3454       482       696       469     26118      1048     12315      6600       392      1186     22646     22630
dram[1]:      20393     22826      3548      3069      1015       383       379       663       400    none         227     15267     11841     10791     28190     20568
dram[2]:      25684     21500      3024      2865      7197       411       423      1036       344       216      4410       420       821       515     28240     22072
dram[3]:      20432     22767      2976      3827       603       425      1821      1478       144       286       997       260       250     50375     24027     25384
dram[4]:      21513     22763      3514      7693       530       710       821       364       895    none         696       381       424    none       25847     23133
dram[5]:      22760     20860      3734      3306       548      8901      4608      6564       306       402      2980       970       548      2339     22598     20784
dram[6]:      19943     22783      4759      3191       626      2103       522       827       438       372       170      1354       491       202     27575     22149
dram[7]:      21477     22704      3704      2915      5570       485       324       396      8764       326       144       169       169       158     27547     26058
dram[8]:      21210     21198      4042      3122       419       733       486      2256      1853      3579       349       170      3735       453     32944     27801
dram[9]:      20347     20201      3068      4819      1395       500       598       354       885       286       294     18445       972     10911     19120     23672
dram[10]:      20304     20035      4077      2867       732       623       382       464       397       149       933      2216       296       170     24790     21632
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       409       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       496       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       381       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       518       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       519       387       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       439       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639226 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001838
n_activity=2520 dram_eff=0.4667
bk0: 68a 639640i bk1: 64a 639565i bk2: 68a 639606i bk3: 64a 639522i bk4: 16a 639805i bk5: 20a 639792i bk6: 12a 639837i bk7: 32a 639745i bk8: 16a 639770i bk9: 20a 639713i bk10: 8a 639802i bk11: 16a 639749i bk12: 16a 639770i bk13: 12a 639788i bk14: 68a 639659i bk15: 68a 639569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00566837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639146 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002035
n_activity=3143 dram_eff=0.4143
bk0: 72a 639599i bk1: 64a 639594i bk2: 64a 639648i bk3: 64a 639538i bk4: 48a 639636i bk5: 44a 639599i bk6: 16a 639739i bk7: 28a 639742i bk8: 16a 639769i bk9: 0a 639861i bk10: 8a 639823i bk11: 20a 639740i bk12: 28a 639697i bk13: 16a 639757i bk14: 60a 639692i bk15: 72a 639552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00619974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639182 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001919
n_activity=2955 dram_eff=0.4156
bk0: 68a 639629i bk1: 68a 639551i bk2: 64a 639648i bk3: 68a 639519i bk4: 24a 639768i bk5: 16a 639797i bk6: 24a 639733i bk7: 28a 639674i bk8: 16a 639771i bk9: 16a 639752i bk10: 16a 639730i bk11: 16a 639751i bk12: 20a 639764i bk13: 16a 639751i bk14: 60a 639692i bk15: 72a 639543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00654512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639152 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002057
n_activity=3080 dram_eff=0.4273
bk0: 72a 639582i bk1: 64a 639576i bk2: 64a 639661i bk3: 64a 639550i bk4: 36a 639708i bk5: 48a 639675i bk6: 40a 639641i bk7: 24a 639742i bk8: 8a 639814i bk9: 4a 639834i bk10: 20a 639764i bk11: 12a 639800i bk12: 24a 639752i bk13: 8a 639808i bk14: 68a 639663i bk15: 68a 639536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00665452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639101 n_act=48 n_pre=34 n_req=194 n_rd=652 n_write=31 bw_util=0.002135
n_activity=3505 dram_eff=0.3897
bk0: 68a 639614i bk1: 64a 639556i bk2: 64a 639664i bk3: 68a 639528i bk4: 52a 639591i bk5: 28a 639804i bk6: 40a 639562i bk7: 40a 639640i bk8: 24a 639685i bk9: 0a 639853i bk10: 12a 639785i bk11: 28a 639719i bk12: 12a 639805i bk13: 0a 639868i bk14: 72a 639615i bk15: 80a 639462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00554804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639097 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002172
n_activity=3472 dram_eff=0.4003
bk0: 64a 639636i bk1: 68a 639543i bk2: 64a 639604i bk3: 72a 639498i bk4: 48a 639663i bk5: 44a 639698i bk6: 36a 639610i bk7: 16a 639763i bk8: 20a 639748i bk9: 16a 639787i bk10: 20a 639723i bk11: 12a 639796i bk12: 12a 639788i bk13: 12a 639793i bk14: 76a 639632i bk15: 80a 639506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00541207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639113 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.002091
n_activity=3346 dram_eff=0.3999
bk0: 72a 639551i bk1: 64a 639543i bk2: 72a 639567i bk3: 64a 639527i bk4: 52a 639577i bk5: 56a 639504i bk6: 24a 639715i bk7: 16a 639813i bk8: 12a 639762i bk9: 8a 639801i bk10: 4a 639834i bk11: 12a 639758i bk12: 20a 639755i bk13: 16a 639785i bk14: 68a 639652i bk15: 80a 639475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00811576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639139 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002085
n_activity=3155 dram_eff=0.4228
bk0: 68a 639622i bk1: 64a 639578i bk2: 64a 639634i bk3: 68a 639514i bk4: 48a 639694i bk5: 56a 639583i bk6: 28a 639736i bk7: 32a 639634i bk8: 8a 639810i bk9: 16a 639768i bk10: 8a 639815i bk11: 12a 639802i bk12: 8a 639822i bk13: 20a 639773i bk14: 68a 639662i bk15: 68a 639563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00716087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639099 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002197
n_activity=3350 dram_eff=0.4197
bk0: 64a 639648i bk1: 64a 639578i bk2: 68a 639604i bk3: 64a 639527i bk4: 60a 639546i bk5: 44a 639676i bk6: 32a 639719i bk7: 24a 639712i bk8: 24a 639693i bk9: 24a 639721i bk10: 20a 639750i bk11: 4a 639838i bk12: 20a 639738i bk13: 20a 639761i bk14: 60a 639729i bk15: 68a 639556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00774537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639164 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002013
n_activity=2969 dram_eff=0.4338
bk0: 64a 639675i bk1: 64a 639576i bk2: 64a 639623i bk3: 72a 639479i bk4: 60a 639647i bk5: 44a 639621i bk6: 20a 639747i bk7: 16a 639748i bk8: 8a 639804i bk9: 4a 639837i bk10: 12a 639803i bk11: 16a 639772i bk12: 8a 639805i bk13: 12a 639775i bk14: 80a 639609i bk15: 72a 639544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00731872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639168 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002007
n_activity=2897 dram_eff=0.4432
bk0: 64a 639654i bk1: 64a 639577i bk2: 68a 639586i bk3: 68a 639481i bk4: 44a 639651i bk5: 20a 639789i bk6: 24a 639771i bk7: 28a 639667i bk8: 8a 639813i bk9: 20a 639748i bk10: 16a 639767i bk11: 24a 639731i bk12: 12a 639781i bk13: 4a 639839i bk14: 72a 639657i bk15: 76a 639537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00619036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 772, Miss = 85, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 759, Miss = 80, Miss_rate = 0.105, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1028, Miss = 87, Miss_rate = 0.085, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4312
	minimum = 6
	maximum = 295
Network latency average = 16.8647
	minimum = 6
	maximum = 240
Slowest packet = 29431
Flit latency average = 17.5174
	minimum = 6
	maximum = 239
Slowest flit = 44482
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Accepted packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Injected flit rate average = 0.0661952
	minimum = 0.039604 (at node 12)
	maximum = 0.173975 (at node 44)
Accepted flit rate average= 0.0661952
	minimum = 0.0523338 (at node 49)
	maximum = 0.24611 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.883 (6 samples)
	minimum = 6 (6 samples)
	maximum = 100 (6 samples)
Network latency average = 12.7798 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.5 (6 samples)
Flit latency average = 12.3949 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Accepted packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Injected flit rate average = 0.0256308 (6 samples)
	minimum = 0.0136046 (6 samples)
	maximum = 0.0594015 (6 samples)
Accepted flit rate average = 0.0256308 (6 samples)
	minimum = 0.0192381 (6 samples)
	maximum = 0.0636909 (6 samples)
Injected packet size average = 1.50866 (6 samples)
Accepted packet size average = 1.50866 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 40987 (inst/sec)
gpgpu_simulation_rate = 9769 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 152783
gpu_sim_insn = 1294722
gpu_ipc =       8.4743
gpu_tot_sim_cycle = 2070187
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.0506
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 3361226
partiton_reqs_in_parallel_total    = 7581014
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2856
partiton_reqs_in_parallel_util = 3361226
partiton_reqs_in_parallel_util_total    = 7581014
gpu_sim_cycle_parition_util = 152783
gpu_tot_sim_cycle_parition_util    = 344602
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =      10.0626 GB/Sec
L2_BW_total  =       1.4989 GB/Sec
gpu_total_sim_rate=26042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
357, 197, 407, 197, 196, 197, 196, 197, 564, 197, 197, 197, 197, 197, 197, 197, 199, 199, 199, 199, 199, 214, 199, 199, 199, 199, 214, 199, 199, 199, 199, 199, 155, 155, 155, 155, 155, 508, 155, 340, 155, 155, 155, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 341, 340, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9392
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49740	W0_Idle:2232581	W0_Scoreboard:5663499	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 932 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 2070186 
mrq_lat_table:3695 	95 	146 	508 	222 	203 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26622 	3750 	13 	0 	515 	263 	1302 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	22009 	361 	291 	328 	7418 	112 	33 	0 	0 	515 	264 	1301 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22110 	2614 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	423 	17 	1 	6 	16 	22 	21 	18 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         6        18        18        22         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        14         8        10         8         6        28        10         8         6         4        14        14 
dram[2]:        16        16        16        16         6         8         4        13        10         2        15         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        14         8        10         2         6        19        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        20         6         8         4         8        10        14         6         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         8         6         4        12         4        18        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        15        10        10        14         8         2        12         8        15        15 
dram[9]:        16        16        16        16         7         6        15         8        14         3         8         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        20         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475     88440       967       969     46035     46442    190967    101095    187804    119537     31581    139668    140130    147770    186906      4584 
dram[1]:     11479     96321     64572      1002     70616    192674    189030    192581      1969     71832     28033     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     77901     37546     95563      2874     71516      7696      4991    129496     73235     41003      2060     10988     68948 
dram[3]:     11479     11486     75276     79874    124035     75545     52428     71664     43321      9558      6100    141683    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511     57847     74605     33004    184970     68228 
dram[5]:     11486     11491     64576     75424     98664    122498     84579     15344      1717    125418    138092    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     61137      1025    187782    101353    127989     89458    186932     82337    118012     94541     25838     81673      6518     72585 
dram[7]:     96856     11484     64573       988     78200    116190    188173    125754     84581    126127    130064      2698      4904     28527      4580      4581 
dram[8]:     11480     11482     75291     61324     73223    144229     48460     82787    133562    134677    123726     30933    124750      3535     44206      6731 
dram[9]:     11484     11486      1003     33674     61704    132077      3409    188017     83796      6858    196020    190409      3444     42781     95587      4581 
dram[10]:     11479     86223     23862     26522     49316    128677     24972     99648     70329    118869    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.500000  3.600000  5.142857  4.857143  3.555556  6.750000  3.666667  4.625000  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  3.166667  3.500000  2.666667  4.500000  6.400000  4.800000  3.333333  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.500000  2.636364  4.666667  8.000000  3.000000  2.555556  5.833333  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  3.083333  2.700000  4.000000  4.000000  4.833333  5.800000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  4.285714  3.400000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  4.300000  2.666667  2.200000  2.692308  5.400000  3.571429  3.000000  2.666667  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.181818  3.200000  3.833333  4.000000  3.125000  2.888889  3.250000  3.500000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.692308  2.800000  2.076923  2.176471  5.500000  5.800000  3.250000  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.833333  5.000000  2.050000  2.916667  3.166667  3.090909  3.000000  4.428571  3.125000  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  3.071429  4.000000  2.333333  3.125000  5.800000  2.875000  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.272727  3.285714  1.888889  6.000000  8.000000  4.000000  4.285714  2.875000  4.000000  9.500000  6.800000 
average row locality = 4979/1277 = 3.898982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        11         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         8        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        10        10        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12         9        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        12         9         8        11         8 
total reads: 1373
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:      20147     23773      3267      3371      1026      2038      5391      3465     10976       659      1690      5995      4518       868     12763     11296
dram[1]:      17267     26226      3568      2937      3230       831       445      3824       563      2597      1487      8413      5014      2454     14591     13073
dram[2]:      21511     19034      3383      6516      1626      2711       642       730       539       356      5060      4930      1788       613     15257     12545
dram[3]:      19932     17319      6748      7424       692      3626      2666       849      2751       447       651      5472       651      9955     15538     15094
dram[4]:      18778     22106      3730      6912      1461       507       936       632       610       417       475      6164       799      2084     14399     13424
dram[5]:      20815     18585      4077     10468      2530      3871      5744      1510       426      4178      6556       685       472       920     12821     13917
dram[6]:      19407     18887      8527      3471      3115      1494      5748      3742       327      7330      5239      1802      2973       632     15464     13185
dram[7]:      24947     19042      3890      3010      2487       759      6703      2132      1852      4836      5732       720       484      1540     14544     14354
dram[8]:      17869     16973      7114      6310      2002       853      3405       993      6890      1885      6072       304      1732       433     16599     14342
dram[9]:      16305     17771      3307      4531      1175       588       526       751      4153       498      1014      4933       640      2060     12779     12551
dram[10]:      20809     25134      4097      3095       585      4754       558      7231       555      4199       607      1263       475       610     14098     15204
maximum mf latency per bank:
dram[0]:      10635     96299       417       478      9457     49640    103921    106487    125096       366     36216    140229    145299       366     62669     10646
dram[1]:      10633     96312     12705       468    109158       496       383    101364       358     73048     13325     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442     78183     38800     98844       359       359       352       347    129901     52292     41922       361     15930     10642
dram[3]:      10638     10653     75632     80786       381     93728     54906      8206     44496       374       359    142745       364    150260     10631     10661
dram[4]:      10665     10675     14205     82718     31523       359       360       360       360       358       361    140229       368     34123     10640     25891
dram[5]:      10691     10685     15926     88540     49620    100911    103919     31096       359     83391    140230       364       368     10630     10653     10688
dram[6]:      11618     10729     67859       540     49621     28495    114332    106566       359    132492    122109     28941     34110       377     10650     15895
dram[7]:      96308     10718     15064       492     33626       518    103962     60082     34230    127311    137652       361       365     21133     10627     10663
dram[8]:      10655     10646     75621     65254     49701       387    101313     13214    135048     35087    129889       362       359       364     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       359     85970       359     10739    127578       360     41385     62668     10664
dram[10]:      10646     96312     23308       481       439     57467       358    124700       359    119521       359     20729       359       369     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921803 n_act=117 n_pre=101 n_req=486 n_rd=1404 n_write=135 bw_util=0.003333
n_activity=8397 dram_eff=0.3666
bk0: 76a 923257i bk1: 96a 923042i bk2: 68a 923297i bk3: 68a 923195i bk4: 112a 923012i bk5: 108a 922908i bk6: 96a 922983i bk7: 92a 923076i bk8: 88a 923087i bk9: 80a 923024i bk10: 56a 923240i bk11: 80a 923030i bk12: 84a 923027i bk13: 56a 923184i bk14: 124a 923009i bk15: 120a 922892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00491901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921925 n_act=110 n_pre=94 n_req=453 n_rd=1304 n_write=127 bw_util=0.003099
n_activity=8070 dram_eff=0.3546
bk0: 88a 923213i bk1: 72a 923230i bk2: 76a 923276i bk3: 84a 923097i bk4: 124a 922892i bk5: 116a 922986i bk6: 88a 922931i bk7: 88a 922981i bk8: 40a 923286i bk9: 72a 923045i bk10: 56a 923216i bk11: 48a 923248i bk12: 72a 923156i bk13: 76a 923062i bk14: 100a 923135i bk15: 104a 923043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0051832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921873 n_act=120 n_pre=104 n_req=458 n_rd=1340 n_write=123 bw_util=0.003168
n_activity=8487 dram_eff=0.3448
bk0: 84a 923204i bk1: 80a 923196i bk2: 76a 923265i bk3: 92a 923120i bk4: 112a 922935i bk5: 128a 922821i bk6: 72a 923098i bk7: 76a 923036i bk8: 64a 923174i bk9: 48a 923240i bk10: 88a 922996i bk11: 60a 923134i bk12: 84a 923070i bk13: 64a 923137i bk14: 104a 923115i bk15: 108a 923038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00529365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921995 n_act=108 n_pre=92 n_req=429 n_rd=1248 n_write=117 bw_util=0.002956
n_activity=7722 dram_eff=0.3535
bk0: 76a 923249i bk1: 88a 923128i bk2: 80a 923234i bk3: 80a 923115i bk4: 116a 922983i bk5: 112a 922937i bk6: 96a 922946i bk7: 72a 923087i bk8: 48a 923243i bk9: 48a 923214i bk10: 68a 923141i bk11: 64a 923189i bk12: 64a 923234i bk13: 40a 923295i bk14: 96a 923163i bk15: 100a 923020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00552211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921907 n_act=115 n_pre=99 n_req=458 n_rd=1308 n_write=131 bw_util=0.003116
n_activity=8577 dram_eff=0.3355
bk0: 80a 923241i bk1: 68a 923225i bk2: 68a 923340i bk3: 84a 923130i bk4: 128a 922888i bk5: 124a 922939i bk6: 84a 922977i bk7: 100a 922929i bk8: 68a 923105i bk9: 60a 923231i bk10: 52a 923191i bk11: 68a 923143i bk12: 40a 923285i bk13: 60a 923221i bk14: 108a 923107i bk15: 116a 922958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00435597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921893 n_act=118 n_pre=102 n_req=454 n_rd=1324 n_write=123 bw_util=0.003134
n_activity=8345 dram_eff=0.3468
bk0: 72a 923267i bk1: 80a 923172i bk2: 72a 923241i bk3: 88a 923101i bk4: 124a 922980i bk5: 100a 923039i bk6: 92a 922931i bk7: 100a 922927i bk8: 60a 923189i bk9: 64a 923174i bk10: 68a 923122i bk11: 64a 923111i bk12: 56a 923198i bk13: 60a 923187i bk14: 116a 923075i bk15: 108a 923021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00434623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921919 n_act=125 n_pre=109 n_req=441 n_rd=1288 n_write=119 bw_util=0.003047
n_activity=8583 dram_eff=0.3279
bk0: 76a 923206i bk1: 80a 923105i bk2: 76a 923229i bk3: 72a 923190i bk4: 116a 922907i bk5: 108a 922950i bk6: 76a 923111i bk7: 80a 923061i bk8: 52a 923206i bk9: 80a 923122i bk10: 60a 923132i bk11: 64a 923089i bk12: 64a 923165i bk13: 64a 923124i bk14: 100a 923128i bk15: 120a 922900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00622158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0x80514b00, atomic=0 1 entries : 0x7f9628d6c310 :  mf: uid=325656, sid19:w57, part=7, addr=0x80514b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2070186), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921928 n_act=119 n_pre=103 n_req=443 n_rd=1290 n_write=120 bw_util=0.003053
n_activity=8373 dram_eff=0.3368
bk0: 76a 923255i bk1: 80a 923179i bk2: 68a 923309i bk3: 84a 923147i bk4: 108a 922990i bk5: 120a 922891i bk6: 84a 923038i bk7: 96a 922808i bk8: 46a 923262i bk9: 68a 923191i bk10: 64a 923120i bk11: 56a 923252i bk12: 76a 923092i bk13: 48a 923245i bk14: 104a 923128i bk15: 112a 922993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00555026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921856 n_act=124 n_pre=108 n_req=464 n_rd=1344 n_write=128 bw_util=0.003188
n_activity=8544 dram_eff=0.3446
bk0: 80a 923250i bk1: 84a 923130i bk2: 92a 923156i bk3: 80a 923130i bk4: 124a 922772i bk5: 108a 922979i bk6: 100a 922909i bk7: 92a 922983i bk8: 60a 923153i bk9: 76a 923109i bk10: 64a 923116i bk11: 44a 923274i bk12: 72a 923067i bk13: 56a 923231i bk14: 104a 923124i bk15: 108a 923018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00608515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921881 n_act=115 n_pre=99 n_req=463 n_rd=1336 n_write=129 bw_util=0.003173
n_activity=8379 dram_eff=0.3497
bk0: 84a 923234i bk1: 76a 923168i bk2: 72a 923251i bk3: 88a 923131i bk4: 100a 923012i bk5: 120a 922892i bk6: 80a 923086i bk7: 76a 923037i bk8: 68a 923124i bk9: 68a 923188i bk10: 56a 923168i bk11: 68a 923168i bk12: 68a 923114i bk13: 60a 923166i bk14: 136a 922933i bk15: 116a 922940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00584261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=922005 n_act=107 n_pre=91 n_req=430 n_rd=1236 n_write=121 bw_util=0.002939
n_activity=7718 dram_eff=0.3516
bk0: 64a 923343i bk1: 68a 923248i bk2: 76a 923255i bk3: 84a 923098i bk4: 112a 922867i bk5: 108a 922998i bk6: 60a 923185i bk7: 96a 922785i bk8: 56a 923211i bk9: 68a 923158i bk10: 56a 923164i bk11: 72a 923098i bk12: 56a 923169i bk13: 48a 923207i bk14: 108a 923143i bk15: 104a 923066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00551237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[3]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1568, Miss = 166, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1992, Miss = 174, Miss_rate = 0.087, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3212
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.98853
	minimum = 6
	maximum = 21
Network latency average = 6.98564
	minimum = 6
	maximum = 21
Slowest packet = 40210
Flit latency average = 6.47009
	minimum = 6
	maximum = 21
Slowest flit = 60885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00212329
	minimum = 0.0012076 (at node 0)
	maximum = 0.00315482 (at node 44)
Accepted packet rate average = 0.00212329
	minimum = 0.0012076 (at node 0)
	maximum = 0.00315482 (at node 44)
Injected flit rate average = 0.00322034
	minimum = 0.00146941 (at node 0)
	maximum = 0.00577293 (at node 44)
Accepted flit rate average= 0.00322034
	minimum = 0.0021534 (at node 0)
	maximum = 0.00525258 (at node 11)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4695 (7 samples)
	minimum = 6 (7 samples)
	maximum = 88.7143 (7 samples)
Network latency average = 11.9521 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.5714 (7 samples)
Flit latency average = 11.5485 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0148654 (7 samples)
	minimum = 0.0106212 (7 samples)
	maximum = 0.0334516 (7 samples)
Accepted packet rate average = 0.0148654 (7 samples)
	minimum = 0.0106212 (7 samples)
	maximum = 0.0334516 (7 samples)
Injected flit rate average = 0.0224293 (7 samples)
	minimum = 0.011871 (7 samples)
	maximum = 0.0517402 (7 samples)
Accepted flit rate average = 0.0224293 (7 samples)
	minimum = 0.0167974 (7 samples)
	maximum = 0.0553426 (7 samples)
Injected packet size average = 1.50882 (7 samples)
Accepted packet size average = 1.50882 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 22 sec (322 sec)
gpgpu_simulation_rate = 26042 (inst/sec)
gpgpu_simulation_rate = 6429 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2891
gpu_sim_insn = 1132352
gpu_ipc =     391.6818
gpu_tot_sim_cycle = 2295228
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.1468
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7343
partiton_reqs_in_parallel = 63602
partiton_reqs_in_parallel_total    = 10942240
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7951
partiton_reqs_in_parallel_util = 63602
partiton_reqs_in_parallel_util_total    = 10942240
gpu_sim_cycle_parition_util = 2891
gpu_tot_sim_cycle_parition_util    = 497385
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     223.7309 GB/Sec
L2_BW_total  =       1.6338 GB/Sec
gpu_total_sim_rate=28496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
378, 218, 443, 218, 217, 218, 232, 218, 585, 233, 233, 233, 233, 233, 218, 233, 235, 220, 235, 220, 235, 235, 235, 220, 220, 235, 235, 235, 220, 235, 235, 220, 176, 191, 176, 191, 176, 529, 191, 376, 191, 191, 191, 206, 191, 191, 176, 191, 191, 176, 191, 191, 176, 377, 361, 191, 191, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43844
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1005
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108703	W0_Idle:2267404	W0_Scoreboard:5675593	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 812 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 2295227 
mrq_lat_table:3695 	95 	146 	508 	222 	203 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32787 	4404 	14 	4 	515 	263 	1302 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23879 	658 	625 	1561 	9756 	836 	57 	0 	4 	515 	264 	1301 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23845 	2921 	1702 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	429 	17 	1 	6 	16 	22 	21 	18 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         6        18        18        22         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        14         8        10         8         6        28        10         8         6         4        14        14 
dram[2]:        16        16        16        16         6         8         4        13        10         2        15         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        14         8        10         2         6        19        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        20         6         8         4         8        10        14         6         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         8         6         4        12         4        18        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        15        10        10        14         8         2        12         8        15        15 
dram[9]:        16        16        16        16         7         6        15         8        14         3         8         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        20         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475     88440       967       969     46035     46442    190967    101095    187804    119537     31581    139668    140130    147770    186906      4584 
dram[1]:     11479     96321     64572      1002     70616    192674    189030    192581      1969     71832     28033     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     77901     37546     95563      2874     71516      7696      4991    129496     73235     41003      2060     10988     68948 
dram[3]:     11479     11486     75276     79874    124035     75545     52428     71664     43321      9558      6100    141683    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511     57847     74605     33004    184970     68228 
dram[5]:     11486     11491     64576     75424     98664    122498     84579     15344      1717    125418    138092    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     61137      1025    187782    101353    127989     89458    186932     82337    118012     94541     25838     81673      6518     72585 
dram[7]:     96856     11484     64573       988     78200    116190    188173    125754     84581    126127    130064      2698      4904     28527      4580      4581 
dram[8]:     11480     11482     75291     61324     73223    144229     48460     82787    133562    134677    123726     30933    124750      3535     44206      6731 
dram[9]:     11484     11486      1003     33674     61704    132077      3409    188017     83796      6858    196020    190409      3444     42781     95587      4581 
dram[10]:     11479     86223     23862     26522     49316    128677     24972     99648     70329    118869    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.500000  3.600000  5.142857  4.857143  3.555556  6.750000  3.666667  4.625000  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  3.166667  3.500000  2.666667  4.500000  6.400000  4.800000  3.333333  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.500000  2.636364  4.666667  8.000000  3.000000  2.555556  5.833333  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  3.083333  2.700000  4.000000  4.000000  4.833333  5.800000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  4.285714  3.400000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  4.300000  2.666667  2.200000  2.692308  5.400000  3.571429  3.000000  2.666667  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.181818  3.200000  3.833333  4.000000  3.125000  2.888889  3.250000  3.500000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.692308  2.800000  2.076923  2.176471  5.500000  5.800000  3.250000  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.833333  5.000000  2.050000  2.916667  3.166667  3.090909  3.000000  4.428571  3.125000  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  3.071429  4.000000  2.333333  3.125000  5.800000  2.875000  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.272727  3.285714  1.888889  6.000000  8.000000  4.000000  4.285714  2.875000  4.000000  9.500000  6.800000 
average row locality = 4979/1277 = 3.898982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        11         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         8        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        10        10        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12         9        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        12         9         8        11         8 
total reads: 1373
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:      20767     24188      4281      4357      1279      2271      5479      3548     10976       659      1690      5995      4518       868     12911     11443
dram[1]:      17718     26839      4428      3746      3414      1078       550      3931       563      2597      1487      8413      5014      2454     14731     13243
dram[2]:      21982     19620      4358      7332      1824      2943       812       862       539       356      5060      4930      1788       613     15412     12725
dram[3]:      20561     17869      7615      8183       949      3859      2752       937      2751       447       651      5472       651      9955     15733     15262
dram[4]:      19244     22745      4610      7744      1627       653      1028       721       610       417       475      6164       799      2084     14554     13590
dram[5]:      21379     19074      5036     11305      2717      4132      5839      1600       426      4178      6556       685       472       920     13001     14084
dram[6]:      20040     19480      9455      4419      3314      1699      5886      3802       327      7330      5239      1802      2973       632     15663     13396
dram[7]:      25596     19637      4786      3860      2640       934      6804      2213      1852      4836      5732       720       484      1540     14707     14546
dram[8]:      18534     17637      7972      7140      2205      1080      3486      1121      6890      1885      6072       304      8517       433     16848     14519
dram[9]:      16845     18417      4346      5377      1412       751       611       878      4153       498      1014      4933       640      2060     12914     12703
dram[10]:      21541     25900      5034      3903       740      4979       673      7313       555      4199       607      1263       475       610     14255     15421
maximum mf latency per bank:
dram[0]:      10635     96299       417       478      9457     49640    103921    106487    125096       366     36216    140229    145299       366     62669     10646
dram[1]:      10633     96312     12705       468    109158       496       383    101364       358     73048     13325     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442     78183     38800     98844       359       359       352       347    129901     52292     41922       361     15930     10642
dram[3]:      10638     10653     75632     80786      1422     93728     54906      8206     44496       374       359    142745       364    150260     10631     10661
dram[4]:      10665     10675     14205     82718     31523       359       360       360       360       358       361    140229       368     34123     10640     25891
dram[5]:      10691     10685     15926     88540     49620    100911    103919     31096       359     83391    140230       364       368     10630     10653     10688
dram[6]:      11618     10729     67859       540     49621     28495    114332    106566       359    132492    122109     28941     34110       377     10650     15895
dram[7]:      96308     10718     15064       492     33626       518    103962     60082     34230    127311    137652       361       365     21133     10627     10663
dram[8]:      10655     10646     75621     65254     49701       387    101313     13214    135048     35087    129889       362       416       364     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       359     85970       359     10739    127578       360     41385     62668     10664
dram[10]:      10646     96312     23308       481       439     57467       358    124700       359    119521       359     20729       359       369     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927170 n_act=117 n_pre=101 n_req=486 n_rd=1404 n_write=135 bw_util=0.003314
n_activity=8397 dram_eff=0.3666
bk0: 76a 928624i bk1: 96a 928409i bk2: 68a 928664i bk3: 68a 928562i bk4: 112a 928379i bk5: 108a 928275i bk6: 96a 928350i bk7: 92a 928443i bk8: 88a 928454i bk9: 80a 928391i bk10: 56a 928607i bk11: 80a 928397i bk12: 84a 928394i bk13: 56a 928551i bk14: 124a 928376i bk15: 120a 928259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00489059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927292 n_act=110 n_pre=94 n_req=453 n_rd=1304 n_write=127 bw_util=0.003081
n_activity=8070 dram_eff=0.3546
bk0: 88a 928580i bk1: 72a 928597i bk2: 76a 928643i bk3: 84a 928464i bk4: 124a 928259i bk5: 116a 928353i bk6: 88a 928298i bk7: 88a 928348i bk8: 40a 928653i bk9: 72a 928412i bk10: 56a 928583i bk11: 48a 928615i bk12: 72a 928523i bk13: 76a 928429i bk14: 100a 928502i bk15: 104a 928410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00515326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927240 n_act=120 n_pre=104 n_req=458 n_rd=1340 n_write=123 bw_util=0.00315
n_activity=8487 dram_eff=0.3448
bk0: 84a 928571i bk1: 80a 928563i bk2: 76a 928632i bk3: 92a 928487i bk4: 112a 928302i bk5: 128a 928188i bk6: 72a 928465i bk7: 76a 928403i bk8: 64a 928541i bk9: 48a 928607i bk10: 88a 928363i bk11: 60a 928501i bk12: 84a 928437i bk13: 64a 928504i bk14: 104a 928482i bk15: 108a 928405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00526306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927362 n_act=108 n_pre=92 n_req=429 n_rd=1248 n_write=117 bw_util=0.002939
n_activity=7722 dram_eff=0.3535
bk0: 76a 928616i bk1: 88a 928495i bk2: 80a 928601i bk3: 80a 928482i bk4: 116a 928350i bk5: 112a 928304i bk6: 96a 928313i bk7: 72a 928454i bk8: 48a 928610i bk9: 48a 928581i bk10: 68a 928508i bk11: 64a 928556i bk12: 64a 928601i bk13: 40a 928662i bk14: 96a 928530i bk15: 100a 928387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00549021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927274 n_act=115 n_pre=99 n_req=458 n_rd=1308 n_write=131 bw_util=0.003098
n_activity=8577 dram_eff=0.3355
bk0: 80a 928608i bk1: 68a 928592i bk2: 68a 928707i bk3: 84a 928497i bk4: 128a 928255i bk5: 124a 928306i bk6: 84a 928344i bk7: 100a 928296i bk8: 68a 928472i bk9: 60a 928598i bk10: 52a 928558i bk11: 68a 928510i bk12: 40a 928652i bk13: 60a 928588i bk14: 108a 928474i bk15: 116a 928325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0043308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927260 n_act=118 n_pre=102 n_req=454 n_rd=1324 n_write=123 bw_util=0.003115
n_activity=8345 dram_eff=0.3468
bk0: 72a 928634i bk1: 80a 928539i bk2: 72a 928608i bk3: 88a 928468i bk4: 124a 928347i bk5: 100a 928406i bk6: 92a 928298i bk7: 100a 928294i bk8: 60a 928556i bk9: 64a 928541i bk10: 68a 928489i bk11: 64a 928478i bk12: 56a 928565i bk13: 60a 928554i bk14: 116a 928442i bk15: 108a 928388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00432111
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927286 n_act=125 n_pre=109 n_req=441 n_rd=1288 n_write=119 bw_util=0.003029
n_activity=8583 dram_eff=0.3279
bk0: 76a 928573i bk1: 80a 928472i bk2: 76a 928596i bk3: 72a 928557i bk4: 116a 928274i bk5: 108a 928317i bk6: 76a 928478i bk7: 80a 928428i bk8: 52a 928573i bk9: 80a 928489i bk10: 60a 928499i bk11: 64a 928456i bk12: 64a 928532i bk13: 64a 928491i bk14: 100a 928495i bk15: 120a 928267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00618563
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927293 n_act=119 n_pre=103 n_req=443 n_rd=1292 n_write=120 bw_util=0.00304
n_activity=8387 dram_eff=0.3367
bk0: 76a 928622i bk1: 80a 928546i bk2: 68a 928676i bk3: 84a 928514i bk4: 108a 928357i bk5: 120a 928258i bk6: 84a 928405i bk7: 96a 928175i bk8: 48a 928626i bk9: 68a 928558i bk10: 64a 928487i bk11: 56a 928619i bk12: 76a 928459i bk13: 48a 928612i bk14: 104a 928495i bk15: 112a 928360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00551819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927223 n_act=124 n_pre=108 n_req=464 n_rd=1344 n_write=128 bw_util=0.003169
n_activity=8544 dram_eff=0.3446
bk0: 80a 928617i bk1: 84a 928497i bk2: 92a 928523i bk3: 80a 928497i bk4: 124a 928139i bk5: 108a 928346i bk6: 100a 928276i bk7: 92a 928350i bk8: 60a 928520i bk9: 76a 928476i bk10: 64a 928483i bk11: 44a 928641i bk12: 72a 928434i bk13: 56a 928598i bk14: 104a 928491i bk15: 108a 928385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00604999
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927248 n_act=115 n_pre=99 n_req=463 n_rd=1336 n_write=129 bw_util=0.003154
n_activity=8379 dram_eff=0.3497
bk0: 84a 928601i bk1: 76a 928535i bk2: 72a 928618i bk3: 88a 928498i bk4: 100a 928379i bk5: 120a 928259i bk6: 80a 928453i bk7: 76a 928404i bk8: 68a 928491i bk9: 68a 928555i bk10: 56a 928535i bk11: 68a 928535i bk12: 68a 928481i bk13: 60a 928533i bk14: 136a 928300i bk15: 116a 928307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00580885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927372 n_act=107 n_pre=91 n_req=430 n_rd=1236 n_write=121 bw_util=0.002922
n_activity=7718 dram_eff=0.3516
bk0: 64a 928710i bk1: 68a 928615i bk2: 76a 928622i bk3: 84a 928465i bk4: 112a 928234i bk5: 108a 928365i bk6: 60a 928552i bk7: 96a 928152i bk8: 56a 928578i bk9: 68a 928525i bk10: 56a 928531i bk11: 72a 928465i bk12: 56a 928536i bk13: 48a 928574i bk14: 108a 928510i bk15: 104a 928433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00548052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[3]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1831, Miss = 166, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3212
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.7989
	minimum = 6
	maximum = 578
Network latency average = 34.6138
	minimum = 6
	maximum = 338
Slowest packet = 68180
Flit latency average = 42.2327
	minimum = 6
	maximum = 337
Slowest flit = 107312
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0472249
	minimum = 0.0346021 (at node 7)
	maximum = 0.251557 (at node 44)
Accepted packet rate average = 0.0472249
	minimum = 0.0346021 (at node 7)
	maximum = 0.251557 (at node 44)
Injected flit rate average = 0.0708374
	minimum = 0.0560554 (at node 36)
	maximum = 0.268166 (at node 44)
Accepted flit rate average= 0.0708374
	minimum = 0.0456747 (at node 7)
	maximum = 0.486505 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3856 (8 samples)
	minimum = 6 (8 samples)
	maximum = 149.875 (8 samples)
Network latency average = 14.7848 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.25 (8 samples)
Flit latency average = 15.384 (8 samples)
	minimum = 6 (8 samples)
	maximum = 101.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0189104 (8 samples)
	minimum = 0.0136188 (8 samples)
	maximum = 0.0607148 (8 samples)
Accepted packet rate average = 0.0189104 (8 samples)
	minimum = 0.0136188 (8 samples)
	maximum = 0.0607148 (8 samples)
Injected flit rate average = 0.0284803 (8 samples)
	minimum = 0.017394 (8 samples)
	maximum = 0.0787935 (8 samples)
Accepted flit rate average = 0.0284803 (8 samples)
	minimum = 0.0204071 (8 samples)
	maximum = 0.109238 (8 samples)
Injected packet size average = 1.50607 (8 samples)
Accepted packet size average = 1.50607 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 34 sec (334 sec)
gpgpu_simulation_rate = 28496 (inst/sec)
gpgpu_simulation_rate = 6871 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 537804
gpu_sim_insn = 1536501
gpu_ipc =       2.8570
gpu_tot_sim_cycle = 3060254
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.6123
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 1790
gpu_stall_icnt2sh    = 21392
partiton_reqs_in_parallel = 11830128
partiton_reqs_in_parallel_total    = 11005842
partiton_level_parallism =      21.9971
partiton_level_parallism_total  =       7.4621
partiton_reqs_in_parallel_util = 11830128
partiton_reqs_in_parallel_util_total    = 11005842
gpu_sim_cycle_parition_util = 537804
gpu_tot_sim_cycle_parition_util    = 500276
partiton_level_parallism_util =      21.9971
partiton_level_parallism_util_total  =      21.9983
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      13.8410 GB/Sec
L2_BW_total  =       3.6577 GB/Sec
gpu_total_sim_rate=7682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
401, 241, 689, 396, 437, 241, 255, 241, 608, 531, 400, 505, 531, 464, 241, 505, 391, 387, 258, 475, 403, 481, 402, 466, 243, 258, 481, 481, 243, 453, 258, 243, 600, 237, 222, 434, 470, 786, 772, 422, 237, 719, 307, 505, 839, 237, 445, 540, 463, 536, 214, 214, 199, 400, 659, 214, 399, 422, 214, 411, 214, 344, 421, 383, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 71669
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1223
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124292	W0_Idle:3694060	W0_Scoreboard:33304955	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 173 
maxdqlatency = 0 
maxmflatency = 357143 
averagemflatency = 3247 
max_icnt2mem_latency = 357017 
max_icnt2sh_latency = 3060216 
mrq_lat_table:7022 	171 	285 	919 	511 	503 	290 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105873 	7727 	55 	8 	524 	281 	1359 	100 	246 	580 	721 	454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	88244 	4804 	4509 	2328 	12685 	1134 	115 	1 	10 	522 	282 	1358 	100 	246 	580 	723 	452 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	68669 	9781 	5905 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1218 	18 	2 	11 	22 	39 	45 	61 	42 	60 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        10        14        16        15 
maximum service time to same row:
dram[0]:     11475    109704    424796    107573     46035    275504    273523    133309    187804    119537    161089    372516    140130    316414    186906    142699 
dram[1]:     11479     96321    285863      1002     70616    276130    244400    294364    119317    333440    377726    337351    389473    262586    104200    127090 
dram[2]:    117314    119501    200436    422204    146343    105741    281342    294364     51510    299573    393836    312388    261950     19184     10988     68948 
dram[3]:     11479     11486     75276    497852    252682    289156    342372    174595    155452    260495     81444    260776    195284    261961    126198    126643 
dram[4]:     83363    230345    112654    106456    256690    191211    270159    299579    244024    236247    230219     83103     74605    237136    184970    422277 
dram[5]:    111030     11491     64576     75424    330027    122498    148954    257128     71590    304782    138092    192337    245021     43061    174224    155823 
dram[6]:     11471    150284     96389    109076    187782    168871    182171    172310    273527    152982    445456    212046    139208    244698    390269     75548 
dram[7]:     96856     75546    363253    500051    255287    194028    292665    274096    273917    242503    267837    164554     94195    198703     81574      9649 
dram[8]:     73603     82707    135363    101218    252681    144229    302179    289154    166907    364700    266929     73547    419753    115083     91750    109617 
dram[9]:    425948     11486    139460    286860    172425    164489    239109    188017     83796    297151    196020    365158    115144    204926     95587     92103 
dram[10]:     11479     86223     23862    114246    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268     98774 
average row accesses per activate:
dram[0]:  3.454545  2.470588  4.375000  4.142857  3.450000  2.708333  3.473684  3.937500  4.214286  2.956522  4.357143  3.562500  3.263158  3.157895  3.722222  3.687500 
dram[1]:  3.300000  4.000000  2.375000  3.300000  2.782609  3.045455  3.250000  2.950000  3.450000  3.250000  4.133333  3.533333  3.437500  2.900000  3.450000  5.090909 
dram[2]:  2.727273  4.625000  3.363636  3.076923  3.130435  2.714286  3.421053  2.875000  3.750000  3.866667  3.095238  2.440000  3.647059  2.772727  5.000000  4.000000 
dram[3]:  3.400000  2.714286  3.000000  3.400000  2.954545  2.791667  3.047619  2.857143  3.562500  3.263158  4.062500  4.071429  4.142857  2.857143  4.214286  3.812500 
dram[4]:  2.615385  2.692308  3.272727  3.600000  3.090909  3.705882  2.916667  2.640000  2.809524  3.562500  3.875000  4.000000  3.176471  3.785714  3.611111  3.625000 
dram[5]:  3.818182  2.909091  3.200000  3.545455  3.823529  3.588235  2.750000  2.666667  4.153846  4.062500  3.263158  3.315789  2.904762  2.850000  4.071429  3.750000 
dram[6]:  3.777778  2.923077  2.307692  3.800000  2.875000  2.760000  3.318182  2.782609  3.777778  3.550000  2.809524  2.681818  2.636364  3.294118  4.285714  3.866667 
dram[7]:  3.272727  3.076923  2.916667  3.625000  2.653846  2.833333  2.739130  2.538461  3.933333  3.928571  3.368421  2.954545  3.625000  2.950000  4.000000  4.200000 
dram[8]:  3.800000  2.846154  2.916667  3.100000  2.592592  3.157895  3.333333  3.090909  3.388889  3.411765  2.791667  4.071429  3.050000  3.733333  3.764706  3.411765 
dram[9]:  3.100000  2.916667  3.272727  3.166667  3.500000  2.875000  3.277778  2.950000  3.875000  4.153846  3.058824  4.000000  4.062500  3.368421  3.750000  4.692307 
dram[10]:  3.857143  3.750000  3.875000  3.250000  2.800000  3.578947  3.388889  2.100000  4.250000  5.000000  3.105263  3.500000  2.391304  2.952381  5.200000  3.733333 
average row locality = 9727/2953 = 3.293938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        16        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        16        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        12        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        16        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        15        13        13 
total reads: 2163
min_bank_accesses = 0!
chip skew: 202/190 = 1.06
average mf latency per bank:
dram[0]:      55888     52360     27342     42733     53208     44566     47226     32704     38497     26232     42301     23638     52230     30457     29405     49450
dram[1]:      36194     30048     18755     33662     77552     51433     29121     31142     32390     41162     36310     20514     44572     32820     42122     40188
dram[2]:      20665     53795     39626     15882     63271     62096     30012     35428     29759     32145     23379     13066     33638     27373     57149     35773
dram[3]:      27731     40720     76174     17424     32238     48021     46018     15476     33659     28813     40836     31196     38022     36741     45224     40621
dram[4]:      24154     45938     36131     53283     29502     57069     50212     37257     58383     36219     50321     26963     50622     20279     25033     49081
dram[5]:      52958     49760     53732     45156     45978     42346     37306     33544     30434     67906     29523     16229     54446     33743     25342     46176
dram[6]:      40189     54499     39004     58054     34600     44517     47302     17316     47986     37330     12011     22250     26546     33654     43219     49885
dram[7]:      68608     60871     21970     52967     48085     56069     43070     43322     48494     44491     38104     25820     42032     36531     31652     55797
dram[8]:      61720     63477     34512     20829     52642     15155     56103     59364     39176     26217     31621     45725     31542     54435     34055     27708
dram[9]:      49903     65337     17977     31730     45755     51959     49462     20751     33200     29832     20442     37693     27533     37911     40228     36259
dram[10]:      60178     92109     54322     24472     61547     47630     24356     36860     30303     55954     15792     25788     22572     34845     43085     29979
maximum mf latency per bank:
dram[0]:     289950    319429    214845    251331    324043    322344    346279    335954    252269    275385    294554    270222    282140    282141    194538    292316
dram[1]:     289299    165993    186701    241033    324043    324000    334222    332678    340804    277049    294937    300140    309946    282227    292321    258641
dram[2]:     119708    307485    284691    196989    324009    330413    351536    336828    276480    276481    294571    225331    281632    265551    259126    204146
dram[3]:     165963    307391    281288    251025    324156    327436    336829    341965    331051    354128    294991    274428    282184    282186    297550    297546
dram[4]:     230627    319717    284502    227500    288697    302451    346301    346306    354002    356627    348431    274298    282182    273442    171870    297360
dram[5]:     289390    307392    240663    227583    324091    260328    351516    287078    325345    354082    242944    221345    310080    281852    145141    292037
dram[6]:     319150    307461    305179    284727    264227    330386    348832    348959    357143    345531    299660    267713    283076    281333    312658    312659
dram[7]:     317062    289788    186011    228103    330410    302094    341973    346343    330548    330221    274220    270301    282010    310179    292531    292532
dram[8]:     307462    319428    284728    196816    330461    210933    351513    348946    322107    311032    243515    314991    282225    310177    297569    145236
dram[9]:     230687    289947    284746    227963    325252    325239    348839    269384    345555    276261    271961    299972    281700    281701    204499    231520
dram[10]:     319428    317327    281263    227499    325240    330442    348864    334181    356682    342951    270249    267672    273452    283104    283669    212400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924038 n_act=262 n_pre=246 n_req=900 n_rd=2804 n_write=199 bw_util=0.003116
n_activity=14821 dram_eff=0.4052
bk0: 152a 1926546i bk1: 168a 1926347i bk2: 140a 1926812i bk3: 116a 1926647i bk4: 212a 1926167i bk5: 188a 1926058i bk6: 200a 1926396i bk7: 180a 1926368i bk8: 172a 1926498i bk9: 204a 1925947i bk10: 172a 1926528i bk11: 160a 1926469i bk12: 180a 1926454i bk13: 168a 1926320i bk14: 212a 1926180i bk15: 180a 1926230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00474074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924130 n_act=265 n_pre=249 n_req=874 n_rd=2708 n_write=197 bw_util=0.003014
n_activity=14723 dram_eff=0.3946
bk0: 132a 1926689i bk1: 112a 1926850i bk2: 148a 1926507i bk3: 132a 1926568i bk4: 192a 1926284i bk5: 200a 1926197i bk6: 188a 1926110i bk7: 172a 1926208i bk8: 208a 1926034i bk9: 196a 1925890i bk10: 180a 1926125i bk11: 148a 1926232i bk12: 156a 1926565i bk13: 168a 1926347i bk14: 204a 1926223i bk15: 172a 1926431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00639984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1923953 n_act=280 n_pre=264 n_req=913 n_rd=2852 n_write=200 bw_util=0.003167
n_activity=15710 dram_eff=0.3885
bk0: 120a 1926753i bk1: 148a 1926554i bk2: 148a 1926602i bk3: 160a 1926425i bk4: 220a 1925942i bk5: 240a 1925827i bk6: 188a 1926129i bk7: 204a 1925943i bk8: 168a 1926177i bk9: 156a 1926085i bk10: 192a 1925661i bk11: 176a 1925860i bk12: 184a 1926222i bk13: 180a 1926063i bk14: 180a 1926256i bk15: 188a 1926057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00580115
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924143 n_act=263 n_pre=247 n_req=874 n_rd=2696 n_write=200 bw_util=0.003005
n_activity=14705 dram_eff=0.3939
bk0: 136a 1926499i bk1: 152a 1926237i bk2: 132a 1926556i bk3: 132a 1926514i bk4: 192a 1926366i bk5: 200a 1926090i bk6: 192a 1926081i bk7: 168a 1926092i bk8: 160a 1926324i bk9: 176a 1926102i bk10: 196a 1926131i bk11: 160a 1926258i bk12: 160a 1926404i bk13: 176a 1926202i bk14: 180a 1926293i bk15: 184a 1926096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00737102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924080 n_act=269 n_pre=253 n_req=880 n_rd=2756 n_write=191 bw_util=0.003058
n_activity=15466 dram_eff=0.3811
bk0: 136a 1926590i bk1: 140a 1926319i bk2: 140a 1926345i bk3: 144a 1926322i bk4: 208a 1926016i bk5: 188a 1926077i bk6: 216a 1925778i bk7: 200a 1926036i bk8: 168a 1926153i bk9: 160a 1926114i bk10: 184a 1925903i bk11: 192a 1925989i bk12: 152a 1926262i bk13: 148a 1926297i bk14: 208a 1926076i bk15: 172a 1926358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00702083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924107 n_act=263 n_pre=247 n_req=880 n_rd=2736 n_write=196 bw_util=0.003042
n_activity=14326 dram_eff=0.4093
bk0: 168a 1926156i bk1: 124a 1926444i bk2: 124a 1926455i bk3: 152a 1926251i bk4: 196a 1926020i bk5: 180a 1926116i bk6: 196a 1926087i bk7: 192a 1925910i bk8: 152a 1926233i bk9: 188a 1926006i bk10: 172a 1925793i bk11: 184a 1925867i bk12: 180a 1925908i bk13: 164a 1925892i bk14: 176a 1926158i bk15: 188a 1926045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00760863
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1923952 n_act=288 n_pre=272 n_req=904 n_rd=2844 n_write=193 bw_util=0.003151
n_activity=16337 dram_eff=0.3718
bk0: 132a 1926421i bk1: 152a 1926470i bk2: 120a 1926614i bk3: 152a 1926339i bk4: 208a 1926012i bk5: 208a 1925776i bk6: 228a 1925922i bk7: 184a 1925940i bk8: 204a 1926058i bk9: 216a 1925746i bk10: 172a 1925851i bk11: 172a 1926178i bk12: 168a 1926312i bk13: 156a 1926427i bk14: 192a 1926299i bk15: 180a 1926309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00714016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924015 n_act=280 n_pre=264 n_req=893 n_rd=2796 n_write=194 bw_util=0.003102
n_activity=15464 dram_eff=0.3867
bk0: 144a 1926326i bk1: 160a 1926122i bk2: 136a 1926205i bk3: 116a 1926579i bk4: 212a 1925802i bk5: 208a 1925786i bk6: 188a 1925973i bk7: 196a 1925795i bk8: 172a 1926107i bk9: 156a 1926235i bk10: 188a 1925885i bk11: 196a 1925901i bk12: 164a 1926327i bk13: 172a 1926120i bk14: 188a 1926101i bk15: 200a 1925960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00979897
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924055 n_act=276 n_pre=260 n_req=891 n_rd=2756 n_write=202 bw_util=0.003069
n_activity=15475 dram_eff=0.3823
bk0: 152a 1926797i bk1: 148a 1926669i bk2: 140a 1926728i bk3: 124a 1926753i bk4: 212a 1926224i bk5: 176a 1926406i bk6: 208a 1926269i bk7: 208a 1926214i bk8: 180a 1926222i bk9: 168a 1926140i bk10: 204a 1925777i bk11: 160a 1926062i bk12: 148a 1926386i bk13: 156a 1926526i bk14: 192a 1926463i bk15: 180a 1926375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00477238
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924182 n_act=251 n_pre=235 n_req=871 n_rd=2680 n_write=201 bw_util=0.002989
n_activity=14785 dram_eff=0.3897
bk0: 124a 1926702i bk1: 140a 1926503i bk2: 144a 1926650i bk3: 152a 1926621i bk4: 204a 1926091i bk5: 208a 1926066i bk6: 168a 1926449i bk7: 172a 1926291i bk8: 180a 1926409i bk9: 140a 1926551i bk10: 144a 1926509i bk11: 160a 1926402i bk12: 192a 1926358i bk13: 192a 1926161i bk14: 184a 1926478i bk15: 176a 1926446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00499494
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1927549 n_nop=1924233 n_act=257 n_pre=241 n_req=847 n_rd=2628 n_write=190 bw_util=0.002924
n_activity=14371 dram_eff=0.3922
bk0: 108a 1926887i bk1: 120a 1926736i bk2: 124a 1926751i bk3: 156a 1926532i bk4: 212a 1926109i bk5: 200a 1926379i bk6: 176a 1926116i bk7: 188a 1925943i bk8: 140a 1926323i bk9: 176a 1926390i bk10: 168a 1925920i bk11: 188a 1925951i bk12: 156a 1926191i bk13: 188a 1926158i bk14: 156a 1926635i bk15: 172a 1926360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00544059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 343, Miss_rate = 0.065, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 7013, Miss = 359, Miss_rate = 0.051, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3308
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0145
	minimum = 6
	maximum = 378
Network latency average = 10.2002
	minimum = 6
	maximum = 366
Slowest packet = 100368
Flit latency average = 9.61096
	minimum = 6
	maximum = 365
Slowest flit = 153379
Fragmentation average = 0.0045076
	minimum = 0
	maximum = 256
Injected packet rate average = 0.00292055
	minimum = 0.0017776 (at node 22)
	maximum = 0.00348734 (at node 43)
Accepted packet rate average = 0.00292055
	minimum = 0.0017776 (at node 22)
	maximum = 0.00348734 (at node 43)
Injected flit rate average = 0.00459005
	minimum = 0.00227035 (at node 22)
	maximum = 0.00655259 (at node 43)
Accepted flit rate average= 0.00459005
	minimum = 0.00321679 (at node 22)
	maximum = 0.00625415 (at node 9)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3444 (9 samples)
	minimum = 6 (9 samples)
	maximum = 175.222 (9 samples)
Network latency average = 14.2754 (9 samples)
	minimum = 6 (9 samples)
	maximum = 131.556 (9 samples)
Flit latency average = 14.7425 (9 samples)
	minimum = 6 (9 samples)
	maximum = 130.889 (9 samples)
Fragmentation average = 0.000500845 (9 samples)
	minimum = 0 (9 samples)
	maximum = 28.4444 (9 samples)
Injected packet rate average = 0.0171337 (9 samples)
	minimum = 0.0123031 (9 samples)
	maximum = 0.0543562 (9 samples)
Accepted packet rate average = 0.0171337 (9 samples)
	minimum = 0.0123031 (9 samples)
	maximum = 0.0543562 (9 samples)
Injected flit rate average = 0.0258259 (9 samples)
	minimum = 0.0157136 (9 samples)
	maximum = 0.0707667 (9 samples)
Accepted flit rate average = 0.0258259 (9 samples)
	minimum = 0.018497 (9 samples)
	maximum = 0.0977953 (9 samples)
Injected packet size average = 1.50731 (9 samples)
Accepted packet size average = 1.50731 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 59 sec (1439 sec)
gpgpu_simulation_rate = 7682 (inst/sec)
gpgpu_simulation_rate = 2126 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 8612
gpu_sim_insn = 1211812
gpu_ipc =     140.7120
gpu_tot_sim_cycle = 3291016
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.7272
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 1790
gpu_stall_icnt2sh    = 21395
partiton_reqs_in_parallel = 189464
partiton_reqs_in_parallel_total    = 22835970
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9965
partiton_reqs_in_parallel_util = 189464
partiton_reqs_in_parallel_util_total    = 22835970
gpu_sim_cycle_parition_util = 8612
gpu_tot_sim_cycle_parition_util    = 1038080
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9983
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     111.9094 GB/Sec
L2_BW_total  =       3.6941 GB/Sec
gpu_total_sim_rate=8413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373075
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
473, 313, 761, 468, 494, 313, 327, 313, 680, 603, 457, 577, 603, 536, 313, 577, 427, 423, 294, 511, 439, 517, 438, 502, 279, 294, 517, 517, 279, 489, 294, 279, 636, 273, 258, 470, 506, 822, 808, 458, 273, 755, 343, 541, 875, 273, 481, 576, 499, 572, 250, 250, 235, 436, 695, 250, 435, 458, 250, 447, 250, 380, 457, 419, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 148446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 142165
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1395
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240680	W0_Idle:3834094	W0_Scoreboard:33317001	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 173 
maxdqlatency = 0 
maxmflatency = 357143 
averagemflatency = 3013 
max_icnt2mem_latency = 357017 
max_icnt2sh_latency = 3291015 
mrq_lat_table:7022 	171 	285 	919 	511 	503 	290 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114393 	8979 	97 	37 	671 	459 	1359 	100 	246 	580 	721 	454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	89931 	5347 	4816 	3934 	16844 	2597 	125 	44 	42 	686 	436 	1358 	100 	246 	580 	723 	452 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70286 	10201 	5916 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1226 	20 	2 	11 	24 	39 	45 	61 	42 	60 	16 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        10        14        16        15 
maximum service time to same row:
dram[0]:     11475    109704    424796    107573     46035    275504    273523    133309    187804    119537    161089    372516    140130    316414    186906    142699 
dram[1]:     11479     96321    285863      1002     70616    276130    244400    294364    119317    333440    377726    337351    389473    262586    104200    127090 
dram[2]:    117314    119501    200436    422204    146343    105741    281342    294364     51510    299573    393836    312388    261950     19184     10988     68948 
dram[3]:     11479     11486     75276    497852    252682    289156    342372    174595    155452    260495     81444    260776    195284    261961    126198    126643 
dram[4]:     83363    230345    112654    106456    256690    191211    270159    299579    244024    236247    230219     83103     74605    237136    184970    422277 
dram[5]:    111030     11491     64576     75424    330027    122498    148954    257128     71590    304782    138092    192337    245021     43061    174224    155823 
dram[6]:     11471    150284     96389    109076    187782    168871    182171    172310    273527    152982    445456    212046    139208    244698    390269     75548 
dram[7]:     96856     75546    363253    500051    255287    194028    292665    274096    273917    242503    267837    164554     94195    198703     81574      9649 
dram[8]:     73603     82707    135363    101218    252681    144229    302179    289154    166907    364700    266929     73547    419753    115083     91750    109617 
dram[9]:    425948     11486    139460    286860    172425    164489    239109    188017     83796    297151    196020    365158    115144    204926     95587     92103 
dram[10]:     11479     86223     23862    114246    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268     98774 
average row accesses per activate:
dram[0]:  3.454545  2.470588  4.375000  4.142857  3.450000  2.708333  3.473684  3.937500  4.214286  2.956522  4.357143  3.562500  3.263158  3.157895  3.722222  3.687500 
dram[1]:  3.300000  4.000000  2.375000  3.300000  2.782609  3.045455  3.250000  2.950000  3.450000  3.250000  4.133333  3.533333  3.437500  2.900000  3.450000  5.090909 
dram[2]:  2.727273  4.625000  3.363636  3.076923  3.130435  2.714286  3.421053  2.875000  3.750000  3.866667  3.095238  2.440000  3.647059  2.772727  5.000000  4.000000 
dram[3]:  3.400000  2.714286  3.000000  3.400000  2.954545  2.791667  3.047619  2.857143  3.562500  3.263158  4.062500  4.071429  4.142857  2.857143  4.214286  3.812500 
dram[4]:  2.615385  2.692308  3.272727  3.600000  3.090909  3.705882  2.916667  2.640000  2.809524  3.562500  3.875000  4.000000  3.176471  3.785714  3.611111  3.625000 
dram[5]:  3.818182  2.909091  3.200000  3.545455  3.823529  3.588235  2.750000  2.666667  4.153846  4.062500  3.263158  3.315789  2.904762  2.850000  4.071429  3.750000 
dram[6]:  3.777778  2.923077  2.307692  3.800000  2.875000  2.760000  3.318182  2.782609  3.777778  3.550000  2.809524  2.681818  2.636364  3.294118  4.285714  3.866667 
dram[7]:  3.272727  3.076923  2.916667  3.625000  2.653846  2.833333  2.739130  2.538461  3.933333  3.928571  3.368421  2.954545  3.625000  2.950000  4.000000  4.200000 
dram[8]:  3.800000  2.846154  2.916667  3.100000  2.592592  3.157895  3.333333  3.090909  3.388889  3.411765  2.791667  4.071429  3.050000  3.733333  3.764706  3.411765 
dram[9]:  3.100000  2.916667  3.272727  3.166667  3.500000  2.875000  3.277778  2.950000  3.875000  4.153846  3.058824  4.000000  4.062500  3.368421  3.750000  4.692307 
dram[10]:  3.857143  3.750000  3.875000  3.250000  2.800000  3.578947  3.388889  2.100000  4.250000  5.000000  3.105263  3.500000  2.391304  2.952381  5.200000  3.733333 
average row locality = 9727/2953 = 3.293938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        16        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        16        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        12        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        16        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        15        13        13 
total reads: 2163
min_bank_accesses = 0!
chip skew: 202/190 = 1.06
average mf latency per bank:
dram[0]:      57984     54251     28016     43562     53426     44788     47318     32813     38497     26232     42301     23638     52230     30457     29698     49767
dram[1]:      38649     32820     19368     34363     77850     51707     29217     31244     32390     41162     36310     20514     44572     32820     42367     40496
dram[2]:      23317     55922     40248     16463     63528     62322     30109     35517     29759     32145     23379     13066     33638     27373     57561     36164
dram[3]:      30104     42726     76880     18114     32463     48227     46110     15576     33659     28813     40836     31196     38022     36741     45632     40975
dram[4]:      26790     48460     36759     53931     29692     57275     50286     37338     58383     36219     50321     26963     50622     20279     25423     49490
dram[5]:      54605     51601     54524     45766     46185     42556     37388     33630     30434     67906     29523     16229     54446     33743     25814     46613
dram[6]:      42158     56217     39781     58657     34795     44709     47374     17400     47986     37330     12011     22250     26546     33654     43625     50271
dram[7]:      70501     62522     22626     53766     48283     56268     43149     43405     48494     44491     38104     25820     42032     36531     31924     56071
dram[8]:      63498     65285     35270     21655     52877     15412     56190     59452     39176     26217     31621     45725     39387     54435     34414     28089
dram[9]:      51584     66834     18644     32344     45962     52152     49553     20843     33200     29832     20442     37693     27533     37911     40570     36583
dram[10]:      62228     93893     55080     25071     61736     47832     24446     36947     30303     55954     15792     25788     22572     34845     43481     30350
maximum mf latency per bank:
dram[0]:     289950    319429    214845    251331    324043    322344    346279    335954    252269    275385    294554    270222    282140    282141    194538    292316
dram[1]:     289299    165993    186701    241033    324043    324000    334222    332678    340804    277049    294937    300140    309946    282227    292321    258641
dram[2]:     119708    307485    284691    196989    324009    330413    351536    336828    276480    276481    294571    225331    281632    265551    259126    204146
dram[3]:     165963    307391    281288    251025    324156    327436    336829    341965    331051    354128    294991    274428    282184    282186    297550    297546
dram[4]:     230627    319717    284502    227500    288697    302451    346301    346306    354002    356627    348431    274298    282182    273442    171870    297360
dram[5]:     289390    307392    240663    227583    324091    260328    351516    287078    325345    354082    242944    221345    310080    281852    145141    292037
dram[6]:     319150    307461    305179    284727    264227    330386    348832    348959    357143    345531    299660    267713    283076    281333    312658    312659
dram[7]:     317062    289788    186011    228103    330410    302094    341973    346343    330548    330221    274220    270301    282010    310179    292531    292532
dram[8]:     307462    319428    284728    196816    330461    210933    351513    348946    322107    311032    243515    314991    282225    310177    297569    145236
dram[9]:     230687    289947    284746    227963    325252    325239    348839    269384    345555    276261    271961    299972    281700    281701    204499    231520
dram[10]:     319428    317327    281263    227499    325240    330442    348864    334181    356682    342951    270249    267672    273452    283104    283669    212400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940028 n_act=262 n_pre=246 n_req=900 n_rd=2804 n_write=199 bw_util=0.00309
n_activity=14821 dram_eff=0.4052
bk0: 152a 1942536i bk1: 168a 1942337i bk2: 140a 1942802i bk3: 116a 1942637i bk4: 212a 1942157i bk5: 188a 1942048i bk6: 200a 1942386i bk7: 180a 1942358i bk8: 172a 1942488i bk9: 204a 1941937i bk10: 172a 1942518i bk11: 160a 1942459i bk12: 180a 1942444i bk13: 168a 1942310i bk14: 212a 1942170i bk15: 180a 1942220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00470173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940120 n_act=265 n_pre=249 n_req=874 n_rd=2708 n_write=197 bw_util=0.002989
n_activity=14723 dram_eff=0.3946
bk0: 132a 1942679i bk1: 112a 1942840i bk2: 148a 1942497i bk3: 132a 1942558i bk4: 192a 1942274i bk5: 200a 1942187i bk6: 188a 1942100i bk7: 172a 1942198i bk8: 208a 1942024i bk9: 196a 1941880i bk10: 180a 1942115i bk11: 148a 1942222i bk12: 156a 1942555i bk13: 168a 1942337i bk14: 204a 1942213i bk15: 172a 1942421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00634718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1939943 n_act=280 n_pre=264 n_req=913 n_rd=2852 n_write=200 bw_util=0.003141
n_activity=15710 dram_eff=0.3885
bk0: 120a 1942743i bk1: 148a 1942544i bk2: 148a 1942592i bk3: 160a 1942415i bk4: 220a 1941932i bk5: 240a 1941817i bk6: 188a 1942119i bk7: 204a 1941933i bk8: 168a 1942167i bk9: 156a 1942075i bk10: 192a 1941651i bk11: 176a 1941850i bk12: 184a 1942212i bk13: 180a 1942053i bk14: 180a 1942246i bk15: 188a 1942047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00575342
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940133 n_act=263 n_pre=247 n_req=874 n_rd=2696 n_write=200 bw_util=0.00298
n_activity=14705 dram_eff=0.3939
bk0: 136a 1942489i bk1: 152a 1942227i bk2: 132a 1942546i bk3: 132a 1942504i bk4: 192a 1942356i bk5: 200a 1942080i bk6: 192a 1942071i bk7: 168a 1942082i bk8: 160a 1942314i bk9: 176a 1942092i bk10: 196a 1942121i bk11: 160a 1942248i bk12: 160a 1942394i bk13: 176a 1942192i bk14: 180a 1942283i bk15: 184a 1942086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00731038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940070 n_act=269 n_pre=253 n_req=880 n_rd=2756 n_write=191 bw_util=0.003033
n_activity=15466 dram_eff=0.3811
bk0: 136a 1942580i bk1: 140a 1942309i bk2: 140a 1942335i bk3: 144a 1942312i bk4: 208a 1942006i bk5: 188a 1942067i bk6: 216a 1941768i bk7: 200a 1942026i bk8: 168a 1942143i bk9: 160a 1942104i bk10: 184a 1941893i bk11: 192a 1941979i bk12: 152a 1942252i bk13: 148a 1942287i bk14: 208a 1942066i bk15: 172a 1942348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00696307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940097 n_act=263 n_pre=247 n_req=880 n_rd=2736 n_write=196 bw_util=0.003017
n_activity=14326 dram_eff=0.4093
bk0: 168a 1942146i bk1: 124a 1942434i bk2: 124a 1942445i bk3: 152a 1942241i bk4: 196a 1942010i bk5: 180a 1942106i bk6: 196a 1942077i bk7: 192a 1941900i bk8: 152a 1942223i bk9: 188a 1941996i bk10: 172a 1941783i bk11: 184a 1941857i bk12: 180a 1941898i bk13: 164a 1941882i bk14: 176a 1942148i bk15: 188a 1942035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00754603
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1939942 n_act=288 n_pre=272 n_req=904 n_rd=2844 n_write=193 bw_util=0.003125
n_activity=16337 dram_eff=0.3718
bk0: 132a 1942411i bk1: 152a 1942460i bk2: 120a 1942604i bk3: 152a 1942329i bk4: 208a 1942002i bk5: 208a 1941766i bk6: 228a 1941912i bk7: 184a 1941930i bk8: 204a 1942048i bk9: 216a 1941736i bk10: 172a 1941841i bk11: 172a 1942168i bk12: 168a 1942302i bk13: 156a 1942417i bk14: 192a 1942289i bk15: 180a 1942299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00708141
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940005 n_act=280 n_pre=264 n_req=893 n_rd=2796 n_write=194 bw_util=0.003077
n_activity=15464 dram_eff=0.3867
bk0: 144a 1942316i bk1: 160a 1942112i bk2: 136a 1942195i bk3: 116a 1942569i bk4: 212a 1941792i bk5: 208a 1941776i bk6: 188a 1941963i bk7: 196a 1941785i bk8: 172a 1942097i bk9: 156a 1942225i bk10: 188a 1941875i bk11: 196a 1941891i bk12: 164a 1942317i bk13: 172a 1942110i bk14: 188a 1942091i bk15: 200a 1941950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00971835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940045 n_act=276 n_pre=260 n_req=891 n_rd=2756 n_write=202 bw_util=0.003044
n_activity=15475 dram_eff=0.3823
bk0: 152a 1942787i bk1: 148a 1942659i bk2: 140a 1942718i bk3: 124a 1942743i bk4: 212a 1942214i bk5: 176a 1942396i bk6: 208a 1942259i bk7: 208a 1942204i bk8: 180a 1942212i bk9: 168a 1942130i bk10: 204a 1941767i bk11: 160a 1942052i bk12: 148a 1942376i bk13: 156a 1942516i bk14: 192a 1942453i bk15: 180a 1942365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00473312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940172 n_act=251 n_pre=235 n_req=871 n_rd=2680 n_write=201 bw_util=0.002965
n_activity=14785 dram_eff=0.3897
bk0: 124a 1942692i bk1: 140a 1942493i bk2: 144a 1942640i bk3: 152a 1942611i bk4: 204a 1942081i bk5: 208a 1942056i bk6: 168a 1942439i bk7: 172a 1942281i bk8: 180a 1942399i bk9: 140a 1942541i bk10: 144a 1942499i bk11: 160a 1942392i bk12: 192a 1942348i bk13: 192a 1942151i bk14: 184a 1942468i bk15: 176a 1942436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00495385
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1943539 n_nop=1940223 n_act=257 n_pre=241 n_req=847 n_rd=2628 n_write=190 bw_util=0.0029
n_activity=14371 dram_eff=0.3922
bk0: 108a 1942877i bk1: 120a 1942726i bk2: 124a 1942741i bk3: 156a 1942522i bk4: 212a 1942099i bk5: 200a 1942369i bk6: 176a 1942106i bk7: 188a 1941933i bk8: 140a 1942313i bk9: 176a 1942380i bk10: 168a 1941910i bk11: 188a 1941941i bk12: 156a 1942181i bk13: 188a 1942148i bk14: 156a 1942625i bk15: 172a 1942350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00539583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 5607, Miss = 343, Miss_rate = 0.061, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 9417, Miss = 359, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3308
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.39
	minimum = 6
	maximum = 589
Network latency average = 40.8543
	minimum = 6
	maximum = 338
Slowest packet = 239170
Flit latency average = 50.8482
	minimum = 6
	maximum = 337
Slowest flit = 372191
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236149
	minimum = 0.0181153 (at node 26)
	maximum = 0.139581 (at node 44)
Accepted packet rate average = 0.0236149
	minimum = 0.0181153 (at node 26)
	maximum = 0.139581 (at node 44)
Injected flit rate average = 0.0354224
	minimum = 0.0264182 (at node 36)
	maximum = 0.145155 (at node 44)
Accepted flit rate average= 0.0354224
	minimum = 0.0218313 (at node 26)
	maximum = 0.273588 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.849 (10 samples)
	minimum = 6 (10 samples)
	maximum = 216.6 (10 samples)
Network latency average = 16.9333 (10 samples)
	minimum = 6 (10 samples)
	maximum = 152.2 (10 samples)
Flit latency average = 18.3531 (10 samples)
	minimum = 6 (10 samples)
	maximum = 151.5 (10 samples)
Fragmentation average = 0.00045076 (10 samples)
	minimum = 0 (10 samples)
	maximum = 25.6 (10 samples)
Injected packet rate average = 0.0177818 (10 samples)
	minimum = 0.0128843 (10 samples)
	maximum = 0.0628786 (10 samples)
Accepted packet rate average = 0.0177818 (10 samples)
	minimum = 0.0128843 (10 samples)
	maximum = 0.0628786 (10 samples)
Injected flit rate average = 0.0267855 (10 samples)
	minimum = 0.0167841 (10 samples)
	maximum = 0.0782055 (10 samples)
Accepted flit rate average = 0.0267855 (10 samples)
	minimum = 0.0188305 (10 samples)
	maximum = 0.115375 (10 samples)
Injected packet size average = 1.50634 (10 samples)
Accepted packet size average = 1.50634 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 18 sec (1458 sec)
gpgpu_simulation_rate = 8413 (inst/sec)
gpgpu_simulation_rate = 2257 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 593727
gpu_sim_insn = 2703696
gpu_ipc =       4.5538
gpu_tot_sim_cycle = 4111965
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.6406
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 68606
gpu_stall_icnt2sh    = 310734
partiton_reqs_in_parallel = 12995178
partiton_reqs_in_parallel_total    = 23025434
partiton_level_parallism =      21.8875
partiton_level_parallism_total  =       8.7600
partiton_reqs_in_parallel_util = 12995178
partiton_reqs_in_parallel_util_total    = 23025434
gpu_sim_cycle_parition_util = 593727
gpu_tot_sim_cycle_parition_util    = 1046692
partiton_level_parallism_util =      21.8875
partiton_level_parallism_util_total  =      21.9582
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      48.0257 GB/Sec
L2_BW_total  =       9.8910 GB/Sec
gpu_total_sim_rate=5317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
577, 661, 1059, 722, 727, 620, 632, 619, 1054, 809, 753, 910, 899, 1019, 618, 807, 760, 682, 548, 850, 655, 864, 708, 706, 575, 549, 855, 708, 548, 733, 641, 549, 882, 492, 581, 731, 741, 1208, 1131, 949, 556, 1078, 615, 759, 1262, 543, 504, 885, 822, 790, 650, 563, 491, 785, 1055, 510, 655, 806, 469, 755, 469, 825, 687, 910, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 543637
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 533740
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5011
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:627864	W0_Idle:7114976	W0_Scoreboard:60338638	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 4691 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 4111927 
mrq_lat_table:12291 	267 	464 	1252 	836 	982 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	382450 	30267 	2099 	153 	780 	585 	1528 	471 	1262 	2789 	3900 	2645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	262330 	32618 	55486 	22621 	26939 	14041 	920 	110 	83 	790 	567 	1520 	491 	1243 	2790 	3908 	2635 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177159 	54396 	51571 	6305 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2132 	33 	7 	22 	40 	68 	93 	125 	102 	86 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    131729    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    257890    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    197966    169309    294366 
dram[3]:    130246    130234     96390    497852    252682    289156    342372    174595    283940    260495    213613    260776    195284    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    237136    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    135435    148954    257128    155436    304782    139987    192337    245021    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    212046    139208    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    198703    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    156395    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    127729    204926    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.793103  2.166667  2.655172  3.120000  2.763158  2.568182  2.833333  2.577778  3.000000  2.729167  2.510204  2.739130  2.565217  2.500000  3.821429  3.060606 
dram[1]:  2.424242  2.294118  2.382353  2.272727  2.674419  2.589744  2.659091  2.404255  2.571429  2.813953  2.866667  2.488889  2.707317  2.533333  2.916667  3.777778 
dram[2]:  1.975000  2.176471  2.714286  2.500000  2.888889  2.488889  2.543478  2.469388  2.950000  2.837209  2.574468  2.211539  2.894737  2.400000  3.517241  3.187500 
dram[3]:  2.242424  2.363636  2.333333  2.580645  2.500000  2.750000  2.468085  2.391304  3.645161  2.744186  2.583333  2.772727  2.975000  2.560976  2.823529  2.971429 
dram[4]:  2.166667  2.000000  2.270270  2.758621  2.897436  2.918919  2.468085  2.608696  2.450980  2.790698  2.652174  2.711111  2.769231  3.580645  2.794872  2.589744 
dram[5]:  2.314286  2.235294  2.612903  2.962963  2.846154  2.925000  2.489362  2.403846  2.974359  2.617021  2.680851  2.833333  2.756098  2.666667  2.810811  2.942857 
dram[6]:  2.393939  2.081081  2.081081  2.961539  2.619048  2.377778  3.073171  2.652174  2.750000  2.883721  2.395833  2.630435  2.416667  2.894737  2.783784  3.000000 
dram[7]:  2.235294  2.468750  2.516129  2.884615  2.260000  2.714286  2.360000  2.434783  3.812500  3.189189  2.680851  2.549020  2.904762  2.354167  2.921053  2.868421 
dram[8]:  2.607143  2.235294  2.468750  2.393939  2.446809  2.581395  2.772727  2.456522  2.951220  2.795455  2.240741  2.681818  2.645833  2.804878  3.057143  2.666667 
dram[9]:  2.382353  2.108108  2.468750  2.222222  3.138889  2.418605  2.595238  2.595745  2.951220  3.024390  2.782609  2.790698  3.026316  2.704545  2.891892  3.862069 
dram[10]:  2.678571  2.212121  2.592592  2.821429  2.404255  2.972222  2.800000  2.297872  3.343750  3.277778  2.479167  2.695652  2.446809  2.437500  3.433333  2.971429 
average row locality = 18568/6976 = 2.661697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     109256     82047    230645    192611     95058     80401    103253     87120    115049     85076    108188     85011    109887     96035     77029     95699
dram[1]:      84139     78737    216871    244260    110177     86420     95025     80678    117622    111700     93445     69138    119826     95643     83409     96631
dram[2]:      79830     83606    225872    260940    106596    107125     89804     93600    106127     99598     82614     80220     98293    102974     84675     83903
dram[3]:     110394    120407    368258    334322     91912    104476    111203    102824     95978    104081     92047     79289    108210     90674    100478     88094
dram[4]:      91430     81487    324400    340920     90731    100934    116563     93516    109180    103834     83851     74371    112031     88986     78181    119021
dram[5]:     114694     94412    343046    332976     89125     91923     70829     85438    107620    123071     69602     69383     75960     59548    102524    113711
dram[6]:      97944     83009    333656    388477     61821     78736     75661     74847    114983    104322     60515     64026     61721     79801    119044    104820
dram[7]:     112400     90156    338854    319267     73250     74949     82939     79481     99727    105271     86177     65102     78439     72250     97090    112846
dram[8]:     106752    107890    220557    228809     78657     65652     92286     96429     86922     96225     85584     89757     81153     81886     91236     82178
dram[9]:      82224    107238    205646    190028     87813     88265     85015     55141     89479     85883     78414     89805     85990     73221     74431     81396
dram[10]:      93818    109729    239923    236105     91386     84217     86639     93542    110915    112215     81207     86723     89281     89665     93179     73764
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038543 n_act=624 n_pre=608 n_req=1706 n_rd=6028 n_write=199 bw_util=0.004089
n_activity=29018 dram_eff=0.4292
bk0: 324a 3042150i bk1: 312a 3042535i bk2: 308a 3042760i bk3: 312a 3042335i bk4: 356a 3042442i bk5: 380a 3041908i bk6: 412a 3042091i bk7: 392a 3041503i bk8: 428a 3041744i bk9: 456a 3041078i bk10: 420a 3041632i bk11: 436a 3041564i bk12: 404a 3042036i bk13: 368a 3041758i bk14: 372a 3042357i bk15: 348a 3042284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370995
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038616 n_act=638 n_pre=622 n_req=1680 n_rd=5928 n_write=198 bw_util=0.004022
n_activity=28934 dram_eff=0.4234
bk0: 320a 3042311i bk1: 312a 3042015i bk2: 320a 3041940i bk3: 300a 3041923i bk4: 396a 3041893i bk5: 336a 3041891i bk6: 396a 3041802i bk7: 388a 3041756i bk8: 436a 3041468i bk9: 420a 3041478i bk10: 448a 3041871i bk11: 384a 3041660i bk12: 380a 3042019i bk13: 388a 3041843i bk14: 348a 3042590i bk15: 356a 3042226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395653
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038668 n_act=639 n_pre=623 n_req=1668 n_rd=5872 n_write=200 bw_util=0.003987
n_activity=28793 dram_eff=0.4218
bk0: 316a 3042493i bk1: 296a 3042431i bk2: 304a 3042532i bk3: 300a 3042501i bk4: 348a 3042606i bk5: 384a 3042043i bk6: 396a 3041704i bk7: 412a 3041532i bk8: 400a 3042011i bk9: 412a 3041755i bk10: 416a 3041405i bk11: 392a 3041621i bk12: 376a 3042673i bk13: 416a 3041877i bk14: 348a 3042752i bk15: 356a 3042401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0212685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038772 n_act=621 n_pre=605 n_req=1651 n_rd=5804 n_write=200 bw_util=0.003942
n_activity=28176 dram_eff=0.4262
bk0: 296a 3042248i bk1: 312a 3042275i bk2: 308a 3042352i bk3: 316a 3042263i bk4: 352a 3042605i bk5: 372a 3042212i bk6: 400a 3041669i bk7: 368a 3041640i bk8: 384a 3041976i bk9: 400a 3041577i bk10: 432a 3041481i bk11: 420a 3041464i bk12: 404a 3041736i bk13: 356a 3042482i bk14: 328a 3042548i bk15: 356a 3042395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0298467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038505 n_act=645 n_pre=629 n_req=1699 n_rd=6032 n_write=191 bw_util=0.004086
n_activity=29372 dram_eff=0.4237
bk0: 312a 3041873i bk1: 328a 3041662i bk2: 332a 3041771i bk3: 320a 3041912i bk4: 388a 3041700i bk5: 368a 3041860i bk6: 400a 3041322i bk7: 416a 3041212i bk8: 432a 3041537i bk9: 412a 3041134i bk10: 424a 3041819i bk11: 424a 3041247i bk12: 368a 3042187i bk13: 380a 3041853i bk14: 384a 3041494i bk15: 344a 3041615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0371566
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038523 n_act=635 n_pre=619 n_req=1704 n_rd=6028 n_write=197 bw_util=0.004087
n_activity=28549 dram_eff=0.4361
bk0: 324a 3042289i bk1: 300a 3042247i bk2: 320a 3042226i bk3: 316a 3041969i bk4: 380a 3042285i bk5: 400a 3041888i bk6: 400a 3042043i bk7: 436a 3041403i bk8: 400a 3041585i bk9: 420a 3041537i bk10: 428a 3040949i bk11: 408a 3041178i bk12: 388a 3041590i bk13: 384a 3041287i bk14: 364a 3041918i bk15: 360a 3042363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0302387
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038576 n_act=644 n_pre=628 n_req=1684 n_rd=5960 n_write=194 bw_util=0.004041
n_activity=30034 dram_eff=0.4098
bk0: 312a 3041630i bk1: 308a 3041915i bk2: 308a 3041924i bk3: 308a 3041859i bk4: 372a 3042195i bk5: 360a 3042573i bk6: 440a 3042021i bk7: 416a 3041451i bk8: 416a 3041778i bk9: 428a 3041317i bk10: 396a 3041344i bk11: 420a 3041370i bk12: 400a 3041639i bk13: 372a 3041810i bk14: 360a 3041890i bk15: 344a 3042008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.035652
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038448 n_act=644 n_pre=628 n_req=1716 n_rd=6088 n_write=194 bw_util=0.004125
n_activity=29628 dram_eff=0.4241
bk0: 304a 3042303i bk1: 316a 3042296i bk2: 308a 3041885i bk3: 300a 3042122i bk4: 388a 3041634i bk5: 392a 3041955i bk6: 408a 3041489i bk7: 380a 3041548i bk8: 424a 3041702i bk9: 408a 3041589i bk10: 436a 3041058i bk11: 456a 3040683i bk12: 420a 3041263i bk13: 388a 3041665i bk14: 376a 3042187i bk15: 384a 3041827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.036217
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038502 n_act=653 n_pre=637 n_req=1704 n_rd=6008 n_write=202 bw_util=0.004077
n_activity=30194 dram_eff=0.4113
bk0: 292a 3043033i bk1: 304a 3042600i bk2: 316a 3042497i bk3: 316a 3042374i bk4: 392a 3042235i bk5: 380a 3042336i bk6: 416a 3042023i bk7: 388a 3042050i bk8: 420a 3042063i bk9: 428a 3041759i bk10: 420a 3041708i bk11: 404a 3041635i bk12: 412a 3041959i bk13: 392a 3042188i bk14: 364a 3042682i bk15: 364a 3042361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.027587
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038524 n_act=626 n_pre=610 n_req=1712 n_rd=6040 n_write=202 bw_util=0.004098
n_activity=29621 dram_eff=0.4215
bk0: 324a 3042307i bk1: 312a 3042056i bk2: 316a 3042501i bk3: 320a 3042436i bk4: 376a 3042492i bk5: 348a 3042153i bk6: 368a 3042355i bk7: 424a 3041788i bk8: 416a 3042096i bk9: 420a 3042071i bk10: 448a 3041672i bk11: 412a 3041408i bk12: 392a 3042150i bk13: 412a 3041854i bk14: 372a 3042144i bk15: 380a 3042085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0381159
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3046002 n_nop=3038799 n_act=608 n_pre=592 n_req=1644 n_rd=5812 n_write=191 bw_util=0.003942
n_activity=28224 dram_eff=0.4254
bk0: 300a 3042214i bk1: 292a 3042509i bk2: 280a 3042757i bk3: 316a 3042323i bk4: 384a 3041635i bk5: 356a 3042227i bk6: 380a 3041640i bk7: 368a 3041743i bk8: 364a 3041856i bk9: 408a 3041711i bk10: 408a 3041471i bk11: 432a 3041424i bk12: 396a 3041903i bk13: 404a 3041715i bk14: 360a 3042570i bk15: 364a 3041970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0376569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[5]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[8]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 19463, Miss = 756, Miss_rate = 0.039, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 23190, Miss = 758, Miss_rate = 0.033, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[21]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3386
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.0931
	minimum = 6
	maximum = 780
Network latency average = 18.5547
	minimum = 6
	maximum = 724
Slowest packet = 287917
Flit latency average = 16.8041
	minimum = 6
	maximum = 724
Slowest flit = 455707
Fragmentation average = 0.0239402
	minimum = 0
	maximum = 407
Injected packet rate average = 0.0101337
	minimum = 0.00755062 (at node 25)
	maximum = 0.0117874 (at node 33)
Accepted packet rate average = 0.0101337
	minimum = 0.00755062 (at node 25)
	maximum = 0.0117874 (at node 33)
Injected flit rate average = 0.017334
	minimum = 0.00998356 (at node 25)
	maximum = 0.0251758 (at node 33)
Accepted flit rate average= 0.017334
	minimum = 0.0149892 (at node 34)
	maximum = 0.0239883 (at node 14)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.053 (11 samples)
	minimum = 6 (11 samples)
	maximum = 267.818 (11 samples)
Network latency average = 17.0807 (11 samples)
	minimum = 6 (11 samples)
	maximum = 204.182 (11 samples)
Flit latency average = 18.2123 (11 samples)
	minimum = 6 (11 samples)
	maximum = 203.545 (11 samples)
Fragmentation average = 0.00258616 (11 samples)
	minimum = 0 (11 samples)
	maximum = 60.2727 (11 samples)
Injected packet rate average = 0.0170866 (11 samples)
	minimum = 0.0123995 (11 samples)
	maximum = 0.058234 (11 samples)
Accepted packet rate average = 0.0170866 (11 samples)
	minimum = 0.0123995 (11 samples)
	maximum = 0.058234 (11 samples)
Injected flit rate average = 0.0259263 (11 samples)
	minimum = 0.0161658 (11 samples)
	maximum = 0.0733846 (11 samples)
Accepted flit rate average = 0.0259263 (11 samples)
	minimum = 0.0184813 (11 samples)
	maximum = 0.107067 (11 samples)
Injected packet size average = 1.51735 (11 samples)
Accepted packet size average = 1.51735 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 55 sec (2815 sec)
gpgpu_simulation_rate = 5317 (inst/sec)
gpgpu_simulation_rate = 1460 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 6009
gpu_sim_insn = 1431682
gpu_ipc =     238.2563
gpu_tot_sim_cycle = 4340124
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.7791
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 68606
gpu_stall_icnt2sh    = 310744
partiton_reqs_in_parallel = 132198
partiton_reqs_in_parallel_total    = 36020612
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3299
partiton_reqs_in_parallel_util = 132198
partiton_reqs_in_parallel_util_total    = 36020612
gpu_sim_cycle_parition_util = 6009
gpu_tot_sim_cycle_parition_util    = 1640419
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9583
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     161.5224 GB/Sec
L2_BW_total  =       9.5947 GB/Sec
gpu_total_sim_rate=5789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
649, 733, 1131, 794, 799, 692, 704, 691, 1126, 881, 825, 982, 971, 1091, 690, 879, 796, 718, 584, 886, 691, 900, 744, 742, 611, 585, 891, 744, 584, 769, 677, 585, 918, 528, 617, 767, 777, 1244, 1167, 985, 592, 1114, 651, 795, 1298, 579, 540, 921, 858, 826, 686, 599, 527, 821, 1091, 546, 691, 842, 505, 791, 505, 861, 723, 946, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 621861
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 611077
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5898
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:745040	W0_Idle:7197395	W0_Scoreboard:60351769	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 4589 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 4340123 
mrq_lat_table:12291 	267 	464 	1252 	836 	982 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	391107 	31468 	2160 	242 	952 	645 	1528 	471 	1262 	2789 	3900 	2645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	264020 	33139 	55710 	24191 	31413 	15395 	959 	177 	170 	954 	617 	1520 	491 	1243 	2790 	3908 	2635 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	178837 	54753 	51584 	6305 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	8192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2140 	35 	7 	22 	40 	69 	93 	125 	102 	86 	22 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    131729    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    257890    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    197966    169309    294366 
dram[3]:    130246    130234     96390    497852    252682    289156    342372    174595    283940    260495    213613    260776    195284    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    237136    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    135435    148954    257128    155436    304782    139987    192337    245021    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    212046    139208    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    198703    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    156395    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    127729    204926    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.793103  2.166667  2.655172  3.120000  2.763158  2.568182  2.833333  2.577778  3.000000  2.729167  2.510204  2.739130  2.565217  2.500000  3.821429  3.060606 
dram[1]:  2.424242  2.294118  2.382353  2.272727  2.674419  2.589744  2.659091  2.404255  2.571429  2.813953  2.866667  2.488889  2.707317  2.533333  2.916667  3.777778 
dram[2]:  1.975000  2.176471  2.714286  2.500000  2.888889  2.488889  2.543478  2.469388  2.950000  2.837209  2.574468  2.211539  2.894737  2.400000  3.517241  3.187500 
dram[3]:  2.242424  2.363636  2.333333  2.580645  2.500000  2.750000  2.468085  2.391304  3.645161  2.744186  2.583333  2.772727  2.975000  2.560976  2.823529  2.971429 
dram[4]:  2.166667  2.000000  2.270270  2.758621  2.897436  2.918919  2.468085  2.608696  2.450980  2.790698  2.652174  2.711111  2.769231  3.580645  2.794872  2.589744 
dram[5]:  2.314286  2.235294  2.612903  2.962963  2.846154  2.925000  2.489362  2.403846  2.974359  2.617021  2.680851  2.833333  2.756098  2.666667  2.810811  2.942857 
dram[6]:  2.393939  2.081081  2.081081  2.961539  2.619048  2.377778  3.073171  2.652174  2.750000  2.883721  2.395833  2.630435  2.416667  2.894737  2.783784  3.000000 
dram[7]:  2.235294  2.468750  2.516129  2.884615  2.260000  2.714286  2.360000  2.434783  3.812500  3.189189  2.680851  2.549020  2.904762  2.354167  2.921053  2.868421 
dram[8]:  2.607143  2.235294  2.468750  2.393939  2.446809  2.581395  2.772727  2.456522  2.951220  2.795455  2.240741  2.681818  2.645833  2.804878  3.057143  2.666667 
dram[9]:  2.382353  2.108108  2.468750  2.222222  3.138889  2.418605  2.595238  2.595745  2.951220  3.024390  2.782609  2.790698  3.026316  2.704545  2.891892  3.862069 
dram[10]:  2.678571  2.212121  2.592592  2.821429  2.404255  2.972222  2.800000  2.297872  3.343750  3.277778  2.479167  2.695652  2.446809  2.437500  3.433333  2.971429 
average row locality = 18568/6976 = 2.661697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     109848     82656    230953    192913     95187     80536    103306     87179    115049     85076    108188     85011    109887     96035     77249     95940
dram[1]:      84761     79330    217156    244570    110302     86557     95077     80732    117622    111700     93445     69138    119826     95643     83657     96864
dram[2]:      80442     84227    226172    261243    106723    107242     89857     93651    106127     99598     82614     80220     98293    102974     84995     84214
dram[3]:     111047    120980    368602    334658     92055    104599    111256    102877     95978    104081     92047     79289    108210     90674    100822     88395
dram[4]:      92000     82014    324724    341266     90851    101058    116607     93560    109180    103834     83851     74371    112031     88986     78488    119358
dram[5]:     115125     94830    343366    333281     89247     92036     70873     85479    107620    123071     69602     69383     75960     59548    102845    114009
dram[6]:      98357     83432    333959    388784     61946     78860     75699     74890    114983    104322     60515     64026     61721     79801    119317    105092
dram[7]:     112895     90622    339154    319586     73370     75070     82985     79529     99727    105271     86177     65102     78439     72250     97305    113060
dram[8]:     107227    108306    220912    229145     78806     65795     92335     96486     86922     96225     85584     89757     84932     81886     91499     82439
dram[9]:      82600    107618    205955    190336     87939     88392     85063     55184     89479     85883     78414     89805     85990     73221     74668     81610
dram[10]:      94248    110173    240264    236408     91508     84343     86686     93590    110915    112215     81207     86723     89281     89665     93434     73995
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049699 n_act=624 n_pre=608 n_req=1706 n_rd=6028 n_write=199 bw_util=0.004074
n_activity=29018 dram_eff=0.4292
bk0: 324a 3053306i bk1: 312a 3053691i bk2: 308a 3053916i bk3: 312a 3053491i bk4: 356a 3053598i bk5: 380a 3053064i bk6: 412a 3053247i bk7: 392a 3052659i bk8: 428a 3052900i bk9: 456a 3052234i bk10: 420a 3052788i bk11: 436a 3052720i bk12: 404a 3053192i bk13: 368a 3052914i bk14: 372a 3053513i bk15: 348a 3053440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0369641
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049772 n_act=638 n_pre=622 n_req=1680 n_rd=5928 n_write=198 bw_util=0.004008
n_activity=28934 dram_eff=0.4234
bk0: 320a 3053467i bk1: 312a 3053171i bk2: 320a 3053096i bk3: 300a 3053079i bk4: 396a 3053049i bk5: 336a 3053047i bk6: 396a 3052958i bk7: 388a 3052912i bk8: 436a 3052624i bk9: 420a 3052634i bk10: 448a 3053027i bk11: 384a 3052816i bk12: 380a 3053175i bk13: 388a 3052999i bk14: 348a 3053746i bk15: 356a 3053382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394209
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049824 n_act=639 n_pre=623 n_req=1668 n_rd=5872 n_write=200 bw_util=0.003972
n_activity=28793 dram_eff=0.4218
bk0: 316a 3053649i bk1: 296a 3053587i bk2: 304a 3053688i bk3: 300a 3053657i bk4: 348a 3053762i bk5: 384a 3053199i bk6: 396a 3052860i bk7: 412a 3052688i bk8: 400a 3053167i bk9: 412a 3052911i bk10: 416a 3052561i bk11: 392a 3052777i bk12: 376a 3053829i bk13: 416a 3053033i bk14: 348a 3053908i bk15: 356a 3053557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0211909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049928 n_act=621 n_pre=605 n_req=1651 n_rd=5804 n_write=200 bw_util=0.003928
n_activity=28176 dram_eff=0.4262
bk0: 296a 3053404i bk1: 312a 3053431i bk2: 308a 3053508i bk3: 316a 3053419i bk4: 352a 3053761i bk5: 372a 3053368i bk6: 400a 3052825i bk7: 368a 3052796i bk8: 384a 3053132i bk9: 400a 3052733i bk10: 432a 3052637i bk11: 420a 3052620i bk12: 404a 3052892i bk13: 356a 3053638i bk14: 328a 3053704i bk15: 356a 3053551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0297378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049661 n_act=645 n_pre=629 n_req=1699 n_rd=6032 n_write=191 bw_util=0.004071
n_activity=29372 dram_eff=0.4237
bk0: 312a 3053029i bk1: 328a 3052818i bk2: 332a 3052927i bk3: 320a 3053068i bk4: 388a 3052856i bk5: 368a 3053016i bk6: 400a 3052478i bk7: 416a 3052368i bk8: 432a 3052693i bk9: 412a 3052290i bk10: 424a 3052975i bk11: 424a 3052403i bk12: 368a 3053343i bk13: 380a 3053009i bk14: 384a 3052650i bk15: 344a 3052771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.037021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049679 n_act=635 n_pre=619 n_req=1704 n_rd=6028 n_write=197 bw_util=0.004072
n_activity=28549 dram_eff=0.4361
bk0: 324a 3053445i bk1: 300a 3053403i bk2: 320a 3053382i bk3: 316a 3053125i bk4: 380a 3053441i bk5: 400a 3053044i bk6: 400a 3053199i bk7: 436a 3052559i bk8: 400a 3052741i bk9: 420a 3052693i bk10: 428a 3052105i bk11: 408a 3052334i bk12: 388a 3052746i bk13: 384a 3052443i bk14: 364a 3053074i bk15: 360a 3053519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0301283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049732 n_act=644 n_pre=628 n_req=1684 n_rd=5960 n_write=194 bw_util=0.004026
n_activity=30034 dram_eff=0.4098
bk0: 312a 3052786i bk1: 308a 3053071i bk2: 308a 3053080i bk3: 308a 3053015i bk4: 372a 3053351i bk5: 360a 3053729i bk6: 440a 3053177i bk7: 416a 3052607i bk8: 416a 3052934i bk9: 428a 3052473i bk10: 396a 3052500i bk11: 420a 3052526i bk12: 400a 3052795i bk13: 372a 3052966i bk14: 360a 3053046i bk15: 344a 3053164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0355219
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049604 n_act=644 n_pre=628 n_req=1716 n_rd=6088 n_write=194 bw_util=0.00411
n_activity=29628 dram_eff=0.4241
bk0: 304a 3053459i bk1: 316a 3053452i bk2: 308a 3053041i bk3: 300a 3053278i bk4: 388a 3052790i bk5: 392a 3053111i bk6: 408a 3052645i bk7: 380a 3052704i bk8: 424a 3052858i bk9: 408a 3052745i bk10: 436a 3052214i bk11: 456a 3051839i bk12: 420a 3052419i bk13: 388a 3052821i bk14: 376a 3053343i bk15: 384a 3052983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0360848
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049658 n_act=653 n_pre=637 n_req=1704 n_rd=6008 n_write=202 bw_util=0.004063
n_activity=30194 dram_eff=0.4113
bk0: 292a 3054189i bk1: 304a 3053756i bk2: 316a 3053653i bk3: 316a 3053530i bk4: 392a 3053391i bk5: 380a 3053492i bk6: 416a 3053179i bk7: 388a 3053206i bk8: 420a 3053219i bk9: 428a 3052915i bk10: 420a 3052864i bk11: 404a 3052791i bk12: 412a 3053115i bk13: 392a 3053344i bk14: 364a 3053838i bk15: 364a 3053517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0274863
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049680 n_act=626 n_pre=610 n_req=1712 n_rd=6040 n_write=202 bw_util=0.004084
n_activity=29621 dram_eff=0.4215
bk0: 324a 3053463i bk1: 312a 3053212i bk2: 316a 3053657i bk3: 320a 3053592i bk4: 376a 3053648i bk5: 348a 3053309i bk6: 368a 3053511i bk7: 424a 3052944i bk8: 416a 3053252i bk9: 420a 3053227i bk10: 448a 3052828i bk11: 412a 3052564i bk12: 392a 3053306i bk13: 412a 3053010i bk14: 372a 3053300i bk15: 380a 3053241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0379768
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3057158 n_nop=3049955 n_act=608 n_pre=592 n_req=1644 n_rd=5812 n_write=191 bw_util=0.003927
n_activity=28224 dram_eff=0.4254
bk0: 300a 3053370i bk1: 292a 3053665i bk2: 280a 3053913i bk3: 316a 3053479i bk4: 384a 3052791i bk5: 356a 3053383i bk6: 380a 3052796i bk7: 368a 3052899i bk8: 364a 3053012i bk9: 408a 3052867i bk10: 408a 3052627i bk11: 432a 3052580i bk12: 396a 3053059i bk13: 404a 3052871i bk14: 360a 3053726i bk15: 364a 3053126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[2]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[3]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[5]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[8]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 19835, Miss = 756, Miss_rate = 0.038, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[15]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 25614, Miss = 758, Miss_rate = 0.030, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[21]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3386
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.2503
	minimum = 6
	maximum = 672
Network latency average = 41.1859
	minimum = 6
	maximum = 387
Slowest packet = 861041
Flit latency average = 51.1161
	minimum = 6
	maximum = 386
Slowest flit = 1447013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.034085
	minimum = 0.0266289 (at node 2)
	maximum = 0.201714 (at node 44)
Accepted packet rate average = 0.034085
	minimum = 0.0266289 (at node 2)
	maximum = 0.201714 (at node 44)
Injected flit rate average = 0.0511276
	minimum = 0.0382791 (at node 34)
	maximum = 0.209703 (at node 44)
Accepted flit rate average= 0.0511276
	minimum = 0.0319547 (at node 2)
	maximum = 0.39544 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.2361 (12 samples)
	minimum = 6 (12 samples)
	maximum = 301.5 (12 samples)
Network latency average = 19.0895 (12 samples)
	minimum = 6 (12 samples)
	maximum = 219.417 (12 samples)
Flit latency average = 20.9543 (12 samples)
	minimum = 6 (12 samples)
	maximum = 218.75 (12 samples)
Fragmentation average = 0.00237065 (12 samples)
	minimum = 0 (12 samples)
	maximum = 55.25 (12 samples)
Injected packet rate average = 0.0185031 (12 samples)
	minimum = 0.0135852 (12 samples)
	maximum = 0.0701907 (12 samples)
Accepted packet rate average = 0.0185031 (12 samples)
	minimum = 0.0135852 (12 samples)
	maximum = 0.0701907 (12 samples)
Injected flit rate average = 0.0280264 (12 samples)
	minimum = 0.0180086 (12 samples)
	maximum = 0.0847445 (12 samples)
Accepted flit rate average = 0.0280264 (12 samples)
	minimum = 0.019604 (12 samples)
	maximum = 0.131098 (12 samples)
Injected packet size average = 1.51469 (12 samples)
Accepted packet size average = 1.51469 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 13 sec (2833 sec)
gpgpu_simulation_rate = 5789 (inst/sec)
gpgpu_simulation_rate = 1531 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 421348
gpu_sim_insn = 4962251
gpu_ipc =      11.7771
gpu_tot_sim_cycle = 4988694
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.2825
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 510007
gpu_stall_icnt2sh    = 1710915
partiton_reqs_in_parallel = 8828255
partiton_reqs_in_parallel_total    = 36152810
partiton_level_parallism =      20.9524
partiton_level_parallism_total  =       9.0166
partiton_reqs_in_parallel_util = 8828255
partiton_reqs_in_parallel_util_total    = 36152810
gpu_sim_cycle_parition_util = 421001
gpu_tot_sim_cycle_parition_util    = 1646428
partiton_level_parallism_util =      20.9697
partiton_level_parallism_util_total  =      21.7570
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     117.8036 GB/Sec
L2_BW_total  =      18.2971 GB/Sec
gpu_total_sim_rate=5346

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1232, 1303, 1718, 1490, 1379, 1301, 1351, 1302, 1671, 1508, 1471, 1620, 1595, 1858, 1299, 1541, 1036, 1115, 868, 1137, 981, 1164, 1048, 1192, 977, 955, 1256, 1059, 908, 1075, 1027, 864, 1210, 857, 948, 1020, 1059, 1485, 1559, 1315, 875, 1420, 952, 1025, 1618, 904, 831, 1267, 1136, 1162, 992, 949, 862, 1086, 1396, 865, 962, 1174, 756, 1084, 796, 1105, 1084, 1240, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2261251
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2233773
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 22592
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2682441	W0_Idle:10025379	W0_Scoreboard:78019789	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3283 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 4987359 
mrq_lat_table:15727 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	771809 	156290 	3635 	2620 	2288 	1139 	2515 	3811 	3425 	5961 	6709 	2645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	345964 	52950 	239387 	128746 	71811 	85921 	6183 	1643 	2294 	1984 	1075 	2519 	3833 	3384 	5982 	6697 	2635 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	240724 	164330 	245874 	30491 	3591 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	138182 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2587 	87 	45 	58 	50 	87 	116 	153 	141 	108 	38 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.446429  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.325000  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.509434  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.440000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.618182  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.698113  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22138/9065 = 2.442140
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     125380    101411    288508    229036    183228    171142    133213    114080    120103    100724    124271    112820    129122    115396    154330    135451
dram[1]:     101060     94283    237337    246042    200736    188249    125544    112192    127831    119956    127042     97782    133943    122694    136472    139309
dram[2]:      99703    102543    222529    268136    195871    179319    121816    122054    106996    105309    107987    102379    120487    133564    113898    106140
dram[3]:     121422    132759    347385    325667    175492    182466    132984    119273    102526    111190    111316    105580    129526    113647    124135    107041
dram[4]:     109465    110090    334543    347083    157106    182703    137102    118064    119328    108686    104091     96727    128446    114001    122264    148563
dram[5]:     138450    110374    347289    332926    227124    236257    100270    117287    116296    129938     93336     89810    102825     87692    136435    134309
dram[6]:     119628    109038    323862    372450    196228    213601    106510    100633    124086    115902     87174     95165     85587    104289    151362    123629
dram[7]:     128941    116428    364309    329944    215375    210706    108478    102527    107882    108549    116177    101798    106846     98426    115217    132287
dram[8]:     118994    127105    261577    284044    212052    207850    121218    121234     98660    109744    113898    117328    113605    108189    130675    124561
dram[9]:     106210    124735    279059    256456    215027    215270    111328     91903     99656     96836    112100    115313    106114    100042    127339    130152
dram[10]:     110691    120874    254310    285318    188438    151829    115749    115865    101611    112241    106013    119526    110190    112732    144450    139013
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830485 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.00389
n_activity=38251 dram_eff=0.3904
bk0: 388a 3835297i bk1: 384a 3835665i bk2: 384a 3835844i bk3: 384a 3835526i bk4: 448a 3835536i bk5: 448a 3835131i bk6: 480a 3835233i bk7: 480a 3834525i bk8: 512a 3834811i bk9: 512a 3834295i bk10: 512a 3834611i bk11: 512a 3834587i bk12: 472a 3835190i bk13: 472a 3834671i bk14: 440a 3835457i bk15: 440a 3835317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830456 n_act=824 n_pre=808 n_req=2011 n_rd=7252 n_write=198 bw_util=0.003881
n_activity=38642 dram_eff=0.3856
bk0: 384a 3835395i bk1: 384a 3835109i bk2: 384a 3835178i bk3: 384a 3834999i bk4: 448a 3835100i bk5: 448a 3834875i bk6: 476a 3834877i bk7: 480a 3834752i bk8: 512a 3834707i bk9: 512a 3834675i bk10: 512a 3835043i bk11: 512a 3834471i bk12: 472a 3834989i bk13: 472a 3834978i bk14: 436a 3835533i bk15: 436a 3835318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314645
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830410 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003884
n_activity=39489 dram_eff=0.3776
bk0: 384a 3835567i bk1: 384a 3835408i bk2: 384a 3835660i bk3: 384a 3835554i bk4: 448a 3835746i bk5: 448a 3835304i bk6: 480a 3834762i bk7: 480a 3834611i bk8: 512a 3835006i bk9: 512a 3834610i bk10: 512a 3834263i bk11: 512a 3834433i bk12: 472a 3835737i bk13: 472a 3835081i bk14: 436a 3835755i bk15: 436a 3835416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0169518
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830440 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.003888
n_activity=38893 dram_eff=0.3838
bk0: 384a 3835260i bk1: 384a 3835363i bk2: 384a 3835495i bk3: 384a 3835400i bk4: 448a 3835675i bk5: 448a 3835343i bk6: 484a 3834761i bk7: 484a 3834408i bk8: 512a 3834853i bk9: 512a 3834587i bk10: 512a 3834554i bk11: 512a 3834438i bk12: 472a 3834906i bk13: 472a 3835457i bk14: 436a 3835495i bk15: 436a 3835485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0237599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830443 n_act=826 n_pre=810 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003885
n_activity=38646 dram_eff=0.386
bk0: 384a 3835055i bk1: 384a 3834872i bk2: 384a 3835034i bk3: 384a 3835081i bk4: 448a 3834949i bk5: 448a 3835012i bk6: 484a 3834294i bk7: 484a 3834262i bk8: 512a 3834570i bk9: 512a 3834126i bk10: 512a 3834740i bk11: 512a 3834262i bk12: 472a 3835125i bk13: 468a 3834961i bk14: 440a 3834708i bk15: 440a 3834686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0295369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830463 n_act=813 n_pre=797 n_req=2014 n_rd=7268 n_write=197 bw_util=0.003888
n_activity=38476 dram_eff=0.388
bk0: 384a 3835428i bk1: 384a 3835328i bk2: 384a 3835462i bk3: 384a 3835113i bk4: 448a 3835523i bk5: 448a 3835188i bk6: 484a 3835172i bk7: 484a 3834639i bk8: 512a 3834610i bk9: 512a 3834503i bk10: 512a 3833969i bk11: 512a 3834144i bk12: 472a 3834704i bk13: 468a 3834392i bk14: 440a 3834985i bk15: 440a 3835414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0240115
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830406 n_act=843 n_pre=827 n_req=2011 n_rd=7268 n_write=194 bw_util=0.003887
n_activity=40659 dram_eff=0.3671
bk0: 384a 3834743i bk1: 384a 3834955i bk2: 384a 3835116i bk3: 384a 3835005i bk4: 448a 3835384i bk5: 448a 3835592i bk6: 484a 3835363i bk7: 484a 3834615i bk8: 512a 3834693i bk9: 512a 3834394i bk10: 512a 3834155i bk11: 512a 3834326i bk12: 472a 3834683i bk13: 472a 3834815i bk14: 436a 3834968i bk15: 440a 3834995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0283378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830456 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003885
n_activity=38985 dram_eff=0.3826
bk0: 384a 3835362i bk1: 384a 3835443i bk2: 384a 3835050i bk3: 384a 3835179i bk4: 448a 3834840i bk5: 448a 3835230i bk6: 484a 3834655i bk7: 484a 3834537i bk8: 512a 3834752i bk9: 512a 3834495i bk10: 512a 3834119i bk11: 512a 3833768i bk12: 472a 3834519i bk13: 472a 3834756i bk14: 436a 3835336i bk15: 436a 3835021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0287769
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830392 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.003891
n_activity=40416 dram_eff=0.3697
bk0: 384a 3836042i bk1: 384a 3835652i bk2: 384a 3835620i bk3: 384a 3835522i bk4: 448a 3835413i bk5: 448a 3835424i bk6: 484a 3835213i bk7: 484a 3834993i bk8: 512a 3835107i bk9: 512a 3834866i bk10: 512a 3834760i bk11: 512a 3834565i bk12: 476a 3835144i bk13: 472a 3835297i bk14: 436a 3835737i bk15: 436a 3835503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0219388
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830484 n_act=808 n_pre=792 n_req=2015 n_rd=7252 n_write=202 bw_util=0.003883
n_activity=39191 dram_eff=0.3804
bk0: 384a 3835511i bk1: 384a 3835203i bk2: 384a 3835520i bk3: 384a 3835581i bk4: 448a 3835694i bk5: 448a 3835153i bk6: 484a 3835207i bk7: 484a 3834903i bk8: 512a 3835105i bk9: 512a 3835064i bk10: 512a 3834822i bk11: 508a 3834439i bk12: 468a 3835319i bk13: 468a 3835032i bk14: 436a 3835371i bk15: 436a 3835271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0302693
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839538 n_nop=3830479 n_act=816 n_pre=800 n_req=2004 n_rd=7252 n_write=191 bw_util=0.003877
n_activity=39149 dram_eff=0.3802
bk0: 384a 3835255i bk1: 384a 3835437i bk2: 384a 3835711i bk3: 384a 3835452i bk4: 448a 3834802i bk5: 448a 3835271i bk6: 484a 3834685i bk7: 484a 3834664i bk8: 512a 3834633i bk9: 508a 3834611i bk10: 512a 3834398i bk11: 512a 3834469i bk12: 468a 3835119i bk13: 468a 3834905i bk14: 436a 3835678i bk15: 436a 3835154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 43388, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 49328, Miss = 909, Miss_rate = 0.018, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275003
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.1262
	minimum = 6
	maximum = 876
Network latency average = 36.1927
	minimum = 6
	maximum = 865
Slowest packet = 888391
Flit latency average = 29.7749
	minimum = 6
	maximum = 865
Slowest flit = 1474354
Fragmentation average = 0.0646304
	minimum = 0
	maximum = 592
Injected packet rate average = 0.0248573
	minimum = 0.0184254 (at node 14)
	maximum = 0.0290022 (at node 28)
Accepted packet rate average = 0.0248573
	minimum = 0.0184254 (at node 14)
	maximum = 0.0290022 (at node 28)
Injected flit rate average = 0.0442542
	minimum = 0.022936 (at node 14)
	maximum = 0.0668855 (at node 28)
Accepted flit rate average= 0.0442542
	minimum = 0.0342948 (at node 34)
	maximum = 0.0591389 (at node 1)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.843 (13 samples)
	minimum = 6 (13 samples)
	maximum = 345.692 (13 samples)
Network latency average = 20.4051 (13 samples)
	minimum = 6 (13 samples)
	maximum = 269.077 (13 samples)
Flit latency average = 21.6328 (13 samples)
	minimum = 6 (13 samples)
	maximum = 268.462 (13 samples)
Fragmentation average = 0.00715986 (13 samples)
	minimum = 0 (13 samples)
	maximum = 96.5385 (13 samples)
Injected packet rate average = 0.0189919 (13 samples)
	minimum = 0.0139576 (13 samples)
	maximum = 0.0670223 (13 samples)
Accepted packet rate average = 0.0189919 (13 samples)
	minimum = 0.0139576 (13 samples)
	maximum = 0.0670223 (13 samples)
Injected flit rate average = 0.0292747 (13 samples)
	minimum = 0.0183876 (13 samples)
	maximum = 0.0833707 (13 samples)
Accepted flit rate average = 0.0292747 (13 samples)
	minimum = 0.0207341 (13 samples)
	maximum = 0.125562 (13 samples)
Injected packet size average = 1.54143 (13 samples)
Accepted packet size average = 1.54143 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 36 sec (3996 sec)
gpgpu_simulation_rate = 5346 (inst/sec)
gpgpu_simulation_rate = 1248 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 16416
gpu_sim_insn = 1323702
gpu_ipc =      80.6349
gpu_tot_sim_cycle = 5227260
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.3402
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 510007
gpu_stall_icnt2sh    = 1710920
partiton_reqs_in_parallel = 361152
partiton_reqs_in_parallel_total    = 44981065
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6742
partiton_reqs_in_parallel_util = 361152
partiton_reqs_in_parallel_util_total    = 44981065
gpu_sim_cycle_parition_util = 16416
gpu_tot_sim_cycle_parition_util    = 2067429
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7589
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      59.1245 GB/Sec
L2_BW_total  =      17.6477 GB/Sec
gpu_total_sim_rate=5633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997447
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1268, 1339, 1754, 1526, 1415, 1337, 1387, 1338, 1707, 1544, 1507, 1656, 1631, 1894, 1335, 1577, 1072, 1151, 904, 1173, 1017, 1200, 1084, 1228, 1013, 991, 1292, 1095, 944, 1111, 1063, 900, 1246, 893, 984, 1056, 1095, 1521, 1595, 1351, 911, 1456, 988, 1061, 1654, 940, 867, 1303, 1172, 1198, 1028, 985, 898, 1122, 1432, 901, 998, 1210, 792, 1120, 832, 1141, 1120, 1276, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2334981
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2307025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 23070
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2794916	W0_Idle:10528921	W0_Scoreboard:78032484	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3256 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 5227259 
mrq_lat_table:15727 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	780016 	157515 	3663 	2662 	2425 	1356 	2899 	3811 	3425 	5961 	6709 	2645 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	347801 	53382 	239682 	130192 	75773 	87370 	6202 	1668 	2334 	2122 	1288 	2903 	3833 	3384 	5982 	6697 	2635 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242377 	164723 	245876 	30491 	3591 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	146374 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2595 	89 	45 	58 	50 	89 	118 	153 	141 	108 	38 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.446429  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.325000  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.509434  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.440000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.618182  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.698113  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22138/9065 = 2.442140
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     126494    102526    288755    229276    183343    171263    133261    114129    120103    100724    124271    112820    129122    115396    156122    137206
dram[1]:     102203     95399    237569    246280    200848    188357    125589    112236    127831    119956    127042     97782    133943    122694    138649    141521
dram[2]:     100827    103663    222765    268371    195973    179423    121859    122098    106996    105309    107987    102379    120487    133564    115811    108031
dram[3]:     122540    133857    347620    325904    175607    182574    133029    119313    102526    111190    111316    105580    129526    113647    126052    108900
dram[4]:     110588    111211    334776    347322    157212    182807    137138    118101    119328    108686    104091     96727    128446    114001    124253    150504
dram[5]:     139158    111027    347547    333165    227234    236363    100306    117322    116296    129938     93336     89810    102825     87692    138533    136366
dram[6]:     120298    109700    324095    372687    196336    213705    106547    100669    124086    115902     87174     95165     85587    104289    153033    125246
dram[7]:     129587    117075    364546    330182    215482    210814    108513    102564    107882    108549    116177    101798    106846     98426    116876    133946
dram[8]:     119674    127772    261849    284309    212192    207968    121260    121276     98660    109744    113898    117328    116936    108189    132659    126555
dram[9]:     106851    125374    279302    256698    215130    215373    111363     91941     99656     96836    112100    115313    106114    100042    129132    131867
dram[10]:     111338    121522    254546    285562    188544    151934    115787    115903    101611    112241    106013    119526    110190    112732    146290    140801
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860966 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.003859
n_activity=38251 dram_eff=0.3904
bk0: 388a 3865778i bk1: 384a 3866146i bk2: 384a 3866325i bk3: 384a 3866007i bk4: 448a 3866017i bk5: 448a 3865612i bk6: 480a 3865714i bk7: 480a 3865006i bk8: 512a 3865292i bk9: 512a 3864776i bk10: 512a 3865092i bk11: 512a 3865068i bk12: 472a 3865671i bk13: 472a 3865152i bk14: 440a 3865938i bk15: 440a 3865798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0292601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860937 n_act=824 n_pre=808 n_req=2011 n_rd=7252 n_write=198 bw_util=0.00385
n_activity=38642 dram_eff=0.3856
bk0: 384a 3865876i bk1: 384a 3865590i bk2: 384a 3865659i bk3: 384a 3865480i bk4: 448a 3865581i bk5: 448a 3865356i bk6: 476a 3865358i bk7: 480a 3865233i bk8: 512a 3865188i bk9: 512a 3865156i bk10: 512a 3865524i bk11: 512a 3864952i bk12: 472a 3865470i bk13: 472a 3865459i bk14: 436a 3866014i bk15: 436a 3865799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860891 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003853
n_activity=39489 dram_eff=0.3776
bk0: 384a 3866048i bk1: 384a 3865889i bk2: 384a 3866141i bk3: 384a 3866035i bk4: 448a 3866227i bk5: 448a 3865785i bk6: 480a 3865243i bk7: 480a 3865092i bk8: 512a 3865487i bk9: 512a 3865091i bk10: 512a 3864744i bk11: 512a 3864914i bk12: 472a 3866218i bk13: 472a 3865562i bk14: 436a 3866236i bk15: 436a 3865897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0168183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860921 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.003857
n_activity=38893 dram_eff=0.3838
bk0: 384a 3865741i bk1: 384a 3865844i bk2: 384a 3865976i bk3: 384a 3865881i bk4: 448a 3866156i bk5: 448a 3865824i bk6: 484a 3865242i bk7: 484a 3864889i bk8: 512a 3865334i bk9: 512a 3865068i bk10: 512a 3865035i bk11: 512a 3864919i bk12: 472a 3865387i bk13: 472a 3865938i bk14: 436a 3865976i bk15: 436a 3865966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0235728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860924 n_act=826 n_pre=810 n_req=2008 n_rd=7268 n_write=191 bw_util=0.003855
n_activity=38646 dram_eff=0.386
bk0: 384a 3865536i bk1: 384a 3865353i bk2: 384a 3865515i bk3: 384a 3865562i bk4: 448a 3865430i bk5: 448a 3865493i bk6: 484a 3864775i bk7: 484a 3864743i bk8: 512a 3865051i bk9: 512a 3864607i bk10: 512a 3865221i bk11: 512a 3864743i bk12: 472a 3865606i bk13: 468a 3865442i bk14: 440a 3865189i bk15: 440a 3865167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0293042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860944 n_act=813 n_pre=797 n_req=2014 n_rd=7268 n_write=197 bw_util=0.003858
n_activity=38476 dram_eff=0.388
bk0: 384a 3865909i bk1: 384a 3865809i bk2: 384a 3865943i bk3: 384a 3865594i bk4: 448a 3866004i bk5: 448a 3865669i bk6: 484a 3865653i bk7: 484a 3865120i bk8: 512a 3865091i bk9: 512a 3864984i bk10: 512a 3864450i bk11: 512a 3864625i bk12: 472a 3865185i bk13: 468a 3864873i bk14: 440a 3865466i bk15: 440a 3865895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0238224
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860887 n_act=843 n_pre=827 n_req=2011 n_rd=7268 n_write=194 bw_util=0.003856
n_activity=40659 dram_eff=0.3671
bk0: 384a 3865224i bk1: 384a 3865436i bk2: 384a 3865597i bk3: 384a 3865486i bk4: 448a 3865865i bk5: 448a 3866073i bk6: 484a 3865844i bk7: 484a 3865096i bk8: 512a 3865174i bk9: 512a 3864875i bk10: 512a 3864636i bk11: 512a 3864807i bk12: 472a 3865164i bk13: 472a 3865296i bk14: 436a 3865449i bk15: 440a 3865476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281146
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860937 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003854
n_activity=38985 dram_eff=0.3826
bk0: 384a 3865843i bk1: 384a 3865924i bk2: 384a 3865531i bk3: 384a 3865660i bk4: 448a 3865321i bk5: 448a 3865711i bk6: 484a 3865136i bk7: 484a 3865018i bk8: 512a 3865233i bk9: 512a 3864976i bk10: 512a 3864600i bk11: 512a 3864249i bk12: 472a 3865000i bk13: 472a 3865237i bk14: 436a 3865817i bk15: 436a 3865502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0285502
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860873 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.00386
n_activity=40416 dram_eff=0.3697
bk0: 384a 3866523i bk1: 384a 3866133i bk2: 384a 3866101i bk3: 384a 3866003i bk4: 448a 3865894i bk5: 448a 3865905i bk6: 484a 3865694i bk7: 484a 3865474i bk8: 512a 3865588i bk9: 512a 3865347i bk10: 512a 3865241i bk11: 512a 3865046i bk12: 476a 3865625i bk13: 472a 3865778i bk14: 436a 3866218i bk15: 436a 3865984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.021766
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860965 n_act=808 n_pre=792 n_req=2015 n_rd=7252 n_write=202 bw_util=0.003852
n_activity=39191 dram_eff=0.3804
bk0: 384a 3865992i bk1: 384a 3865684i bk2: 384a 3866001i bk3: 384a 3866062i bk4: 448a 3866175i bk5: 448a 3865634i bk6: 484a 3865688i bk7: 484a 3865384i bk8: 512a 3865586i bk9: 512a 3865545i bk10: 512a 3865303i bk11: 508a 3864920i bk12: 468a 3865800i bk13: 468a 3865513i bk14: 436a 3865852i bk15: 436a 3865752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300309
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3870019 n_nop=3860960 n_act=816 n_pre=800 n_req=2004 n_rd=7252 n_write=191 bw_util=0.003846
n_activity=39149 dram_eff=0.3802
bk0: 384a 3865736i bk1: 384a 3865918i bk2: 384a 3866192i bk3: 384a 3865933i bk4: 448a 3865283i bk5: 448a 3865752i bk6: 484a 3865166i bk7: 484a 3865145i bk8: 512a 3865114i bk9: 508a 3865092i bk10: 512a 3864879i bk11: 512a 3864950i bk12: 468a 3865600i bk13: 468a 3865386i bk14: 436a 3866159i bk15: 436a 3865635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.029688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 43760, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 51752, Miss = 909, Miss_rate = 0.018, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.6665
	minimum = 6
	maximum = 589
Network latency average = 38.8797
	minimum = 6
	maximum = 338
Slowest packet = 1928853
Flit latency average = 48.4153
	minimum = 6
	maximum = 337
Slowest flit = 3326782
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124764
	minimum = 0.00974718 (at node 0)
	maximum = 0.0738349 (at node 44)
Accepted packet rate average = 0.0124764
	minimum = 0.00974718 (at node 0)
	maximum = 0.0738349 (at node 44)
Injected flit rate average = 0.0187146
	minimum = 0.0140116 (at node 34)
	maximum = 0.0767591 (at node 44)
Accepted flit rate average= 0.0187146
	minimum = 0.0116966 (at node 0)
	maximum = 0.144746 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.6161 (14 samples)
	minimum = 6 (14 samples)
	maximum = 363.071 (14 samples)
Network latency average = 21.7247 (14 samples)
	minimum = 6 (14 samples)
	maximum = 274 (14 samples)
Flit latency average = 23.5458 (14 samples)
	minimum = 6 (14 samples)
	maximum = 273.357 (14 samples)
Fragmentation average = 0.00664844 (14 samples)
	minimum = 0 (14 samples)
	maximum = 89.6429 (14 samples)
Injected packet rate average = 0.0185265 (14 samples)
	minimum = 0.0136568 (14 samples)
	maximum = 0.0675089 (14 samples)
Accepted packet rate average = 0.0185265 (14 samples)
	minimum = 0.0136568 (14 samples)
	maximum = 0.0675089 (14 samples)
Injected flit rate average = 0.0285204 (14 samples)
	minimum = 0.0180751 (14 samples)
	maximum = 0.0828985 (14 samples)
Accepted flit rate average = 0.0285204 (14 samples)
	minimum = 0.0200886 (14 samples)
	maximum = 0.126933 (14 samples)
Injected packet size average = 1.53944 (14 samples)
Accepted packet size average = 1.53944 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 7 sec (4027 sec)
gpgpu_simulation_rate = 5633 (inst/sec)
gpgpu_simulation_rate = 1298 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 399508
gpu_sim_insn = 2978170
gpu_ipc =       7.4546
gpu_tot_sim_cycle = 5853990
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.3843
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 705293
gpu_stall_icnt2sh    = 2255615
partiton_reqs_in_parallel = 8593890
partiton_reqs_in_parallel_total    = 45342217
partiton_level_parallism =      21.5112
partiton_level_parallism_total  =       9.2136
partiton_reqs_in_parallel_util = 8593890
partiton_reqs_in_parallel_util_total    = 45342217
gpu_sim_cycle_parition_util = 398687
gpu_tot_sim_cycle_parition_util    = 2083845
partiton_level_parallism_util =      21.5555
partiton_level_parallism_util_total  =      21.7262
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      46.0672 GB/Sec
L2_BW_total  =      18.9022 GB/Sec
gpu_total_sim_rate=5204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1475, 1552, 1946, 1753, 1582, 1549, 1625, 1557, 1889, 1721, 1700, 1838, 1835, 2082, 1524, 1744, 1433, 1482, 1307, 1486, 1454, 1610, 1441, 1588, 1450, 1434, 1665, 1396, 1336, 1573, 1429, 1224, 1368, 1045, 1146, 1219, 1273, 1753, 1758, 1539, 1049, 1678, 1156, 1224, 1840, 1114, 1050, 1541, 1411, 1405, 1196, 1137, 1051, 1341, 1591, 1109, 1201, 1450, 1016, 1298, 1010, 1333, 1324, 1439, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2875083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2835416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34781
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3116878	W0_Idle:11965760	W0_Scoreboard:96256047	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3220 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 5853719 
mrq_lat_table:15733 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	899270 	219458 	5111 	5137 	3428 	2697 	5811 	4089 	4123 	6988 	8313 	2832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	391932 	56850 	285758 	167721 	96185 	111973 	11851 	2967 	4428 	3049 	2629 	5754 	4115 	4074 	7009 	8307 	2816 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	276707 	215951 	337704 	40394 	4108 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	152732 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3040 	106 	67 	62 	56 	97 	138 	191 	182 	135 	55 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.421053  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.268293  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.481482  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.460000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.589286  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.666667  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22144/9070 = 2.441455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     152889    131419    305186    242476    250513    258938    167254    140756    131784    115734    144904    134127    141163    126369    171605    153782
dram[1]:     131552    123791    262711    262040    270313    266342    153917    141238    146790    138526    150214    130379    148662    134599    157951    161577
dram[2]:     123056    124983    240258    283389    265436    255476    151314    146507    126657    126854    136647    129504    133777    148681    134739    124451
dram[3]:     146831    168118    371636    344706    227785    231665    154376    139969    126470    129528    135375    127380    143392    129992    144783    127301
dram[4]:     150922    142132    350867    366912    191863    231206    159236    145051    132482    124828    123729    120750    142456    128291    144224    166425
dram[5]:     179807    143471    363309    350288    288962    279316    119793    143182    131214    155949    112724    120827    120694    103867    154848    157254
dram[6]:     160444    151631    338961    386508    248729    272808    134205    125251    138879    127573    115824    117824     99590    124507    167655    143598
dram[7]:     159296    144462    379143    342196    265186    262432    138098    129094    126111    125298    142324    129779    120870    114904    135732    150110
dram[8]:     147235    159319    274948    298434    268606    256337    152817    144313    113799    123993    145240    147204    131656    128013    149605    143386
dram[9]:     143692    164088    291065    270433    290216    306435    133978    123728    118464    107127    147760    139882    123175    115212    150639    145532
dram[10]:     149691    156597    267059    302868    259669    239437    142689    141267    112425    127955    130530    147090    124157    130135    165464    161620
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602792 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.003238
n_activity=38251 dram_eff=0.3904
bk0: 388a 4607604i bk1: 384a 4607972i bk2: 384a 4608151i bk3: 384a 4607833i bk4: 448a 4607843i bk5: 448a 4607438i bk6: 480a 4607540i bk7: 480a 4606832i bk8: 512a 4607118i bk9: 512a 4606602i bk10: 512a 4606918i bk11: 512a 4606894i bk12: 472a 4607497i bk13: 472a 4606978i bk14: 440a 4607764i bk15: 440a 4607624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245535
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602757 n_act=825 n_pre=809 n_req=2012 n_rd=7256 n_write=198 bw_util=0.003233
n_activity=38694 dram_eff=0.3853
bk0: 384a 4607702i bk1: 384a 4607417i bk2: 384a 4607486i bk3: 384a 4607307i bk4: 448a 4607408i bk5: 448a 4607183i bk6: 480a 4607153i bk7: 480a 4607058i bk8: 512a 4607013i bk9: 512a 4606981i bk10: 512a 4607349i bk11: 512a 4606777i bk12: 472a 4607295i bk13: 472a 4607285i bk14: 436a 4607840i bk15: 436a 4607625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0261954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602717 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003233
n_activity=39489 dram_eff=0.3776
bk0: 384a 4607874i bk1: 384a 4607715i bk2: 384a 4607967i bk3: 384a 4607861i bk4: 448a 4608053i bk5: 448a 4607611i bk6: 480a 4607069i bk7: 480a 4606918i bk8: 512a 4607313i bk9: 512a 4606917i bk10: 512a 4606570i bk11: 512a 4606740i bk12: 472a 4608044i bk13: 472a 4607388i bk14: 436a 4608062i bk15: 436a 4607723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.014113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602747 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.003237
n_activity=38893 dram_eff=0.3838
bk0: 384a 4607567i bk1: 384a 4607670i bk2: 384a 4607802i bk3: 384a 4607707i bk4: 448a 4607982i bk5: 448a 4607650i bk6: 484a 4607068i bk7: 484a 4606715i bk8: 512a 4607160i bk9: 512a 4606894i bk10: 512a 4606861i bk11: 512a 4606745i bk12: 472a 4607213i bk13: 472a 4607764i bk14: 436a 4607802i bk15: 436a 4607792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.019781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602744 n_act=827 n_pre=811 n_req=2009 n_rd=7272 n_write=191 bw_util=0.003236
n_activity=38698 dram_eff=0.3857
bk0: 384a 4607362i bk1: 384a 4607179i bk2: 384a 4607341i bk3: 384a 4607388i bk4: 448a 4607256i bk5: 448a 4607319i bk6: 484a 4606601i bk7: 484a 4606569i bk8: 512a 4606877i bk9: 512a 4606433i bk10: 512a 4607047i bk11: 512a 4606569i bk12: 472a 4607433i bk13: 472a 4607237i bk14: 440a 4607014i bk15: 440a 4606992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245906
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602764 n_act=814 n_pre=798 n_req=2015 n_rd=7272 n_write=197 bw_util=0.003239
n_activity=38528 dram_eff=0.3877
bk0: 384a 4607735i bk1: 384a 4607635i bk2: 384a 4607769i bk3: 384a 4607420i bk4: 448a 4607830i bk5: 448a 4607495i bk6: 484a 4607479i bk7: 484a 4606946i bk8: 512a 4606917i bk9: 512a 4606810i bk10: 512a 4606276i bk11: 512a 4606451i bk12: 472a 4607012i bk13: 472a 4606668i bk14: 440a 4607291i bk15: 440a 4607720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0199905
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602709 n_act=843 n_pre=827 n_req=2012 n_rd=7272 n_write=194 bw_util=0.003238
n_activity=40677 dram_eff=0.3671
bk0: 384a 4607050i bk1: 384a 4607262i bk2: 384a 4607423i bk3: 384a 4607312i bk4: 448a 4607691i bk5: 448a 4607899i bk6: 484a 4607670i bk7: 484a 4606922i bk8: 512a 4607000i bk9: 512a 4606701i bk10: 512a 4606462i bk11: 512a 4606633i bk12: 472a 4606990i bk13: 472a 4607122i bk14: 440a 4607268i bk15: 440a 4607302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0235923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602763 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003234
n_activity=38985 dram_eff=0.3826
bk0: 384a 4607669i bk1: 384a 4607750i bk2: 384a 4607357i bk3: 384a 4607486i bk4: 448a 4607147i bk5: 448a 4607537i bk6: 484a 4606962i bk7: 484a 4606844i bk8: 512a 4607059i bk9: 512a 4606802i bk10: 512a 4606426i bk11: 512a 4606075i bk12: 472a 4606826i bk13: 472a 4607063i bk14: 436a 4607643i bk15: 436a 4607328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0239579
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602699 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.003239
n_activity=40416 dram_eff=0.3697
bk0: 384a 4608349i bk1: 384a 4607959i bk2: 384a 4607927i bk3: 384a 4607829i bk4: 448a 4607720i bk5: 448a 4607731i bk6: 484a 4607520i bk7: 484a 4607300i bk8: 512a 4607414i bk9: 512a 4607173i bk10: 512a 4607067i bk11: 512a 4606872i bk12: 476a 4607451i bk13: 472a 4607604i bk14: 436a 4608044i bk15: 436a 4607810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182649
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602785 n_act=809 n_pre=793 n_req=2016 n_rd=7256 n_write=202 bw_util=0.003234
n_activity=39243 dram_eff=0.3801
bk0: 384a 4607818i bk1: 384a 4607510i bk2: 384a 4607827i bk3: 384a 4607888i bk4: 448a 4608001i bk5: 448a 4607460i bk6: 484a 4607514i bk7: 484a 4607210i bk8: 512a 4607413i bk9: 512a 4607372i bk10: 512a 4607130i bk11: 512a 4606715i bk12: 468a 4607625i bk13: 468a 4607338i bk14: 436a 4607677i bk15: 436a 4607577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0252003
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4611845 n_nop=4602780 n_act=817 n_pre=801 n_req=2005 n_rd=7256 n_write=191 bw_util=0.00323
n_activity=39201 dram_eff=0.3799
bk0: 384a 4607562i bk1: 384a 4607744i bk2: 384a 4608018i bk3: 384a 4607759i bk4: 448a 4607109i bk5: 448a 4607579i bk6: 484a 4606993i bk7: 484a 4606972i bk8: 512a 4606941i bk9: 512a 4606887i bk10: 512a 4606704i bk11: 512a 4606775i bk12: 468a 4607425i bk13: 468a 4607211i bk14: 436a 4607984i bk15: 436a 4607461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0249126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 52385, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 60482, Miss = 909, Miss_rate = 0.015, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289553
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 66.4672
	minimum = 6
	maximum = 808
Network latency average = 36.9632
	minimum = 6
	maximum = 656
Slowest packet = 1952841
Flit latency average = 28.8031
	minimum = 6
	maximum = 656
Slowest flit = 3370469
Fragmentation average = 0.0133285
	minimum = 0
	maximum = 433
Injected packet rate average = 0.00972048
	minimum = 0.00708874 (at node 19)
	maximum = 0.0113678 (at node 17)
Accepted packet rate average = 0.00972048
	minimum = 0.00708874 (at node 19)
	maximum = 0.0113678 (at node 17)
Injected flit rate average = 0.0167255
	minimum = 0.00733654 (at node 19)
	maximum = 0.0271722 (at node 48)
Accepted flit rate average= 0.0167255
	minimum = 0.0111012 (at node 45)
	maximum = 0.0275327 (at node 17)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6729 (15 samples)
	minimum = 6 (15 samples)
	maximum = 392.733 (15 samples)
Network latency average = 22.7406 (15 samples)
	minimum = 6 (15 samples)
	maximum = 299.467 (15 samples)
Flit latency average = 23.8963 (15 samples)
	minimum = 6 (15 samples)
	maximum = 298.867 (15 samples)
Fragmentation average = 0.00709378 (15 samples)
	minimum = 0 (15 samples)
	maximum = 112.533 (15 samples)
Injected packet rate average = 0.0179394 (15 samples)
	minimum = 0.013219 (15 samples)
	maximum = 0.0637662 (15 samples)
Accepted packet rate average = 0.0179394 (15 samples)
	minimum = 0.013219 (15 samples)
	maximum = 0.0637662 (15 samples)
Injected flit rate average = 0.0277341 (15 samples)
	minimum = 0.0173592 (15 samples)
	maximum = 0.0791834 (15 samples)
Accepted flit rate average = 0.0277341 (15 samples)
	minimum = 0.0194894 (15 samples)
	maximum = 0.120306 (15 samples)
Injected packet size average = 1.54598 (15 samples)
Accepted packet size average = 1.54598 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 11 sec (4931 sec)
gpgpu_simulation_rate = 5204 (inst/sec)
gpgpu_simulation_rate = 1187 (cycle/sec)
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 8586
gpu_sim_insn = 1122762
gpu_ipc =     130.7666
gpu_tot_sim_cycle = 6084726
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.4026
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 705293
gpu_stall_icnt2sh    = 2255636
partiton_reqs_in_parallel = 188892
partiton_reqs_in_parallel_total    = 53936107
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8952
partiton_reqs_in_parallel_util = 188892
partiton_reqs_in_parallel_util_total    = 53936107
gpu_sim_cycle_parition_util = 8586
gpu_tot_sim_cycle_parition_util    = 2482532
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7272
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      53.9163 GB/Sec
L2_BW_total  =      18.2615 GB/Sec
gpu_total_sim_rate=5417

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1517, 1594, 1988, 1795, 1624, 1621, 1682, 1599, 1946, 1763, 1742, 1895, 1892, 2124, 1581, 1786, 1475, 1524, 1379, 1528, 1511, 1652, 1483, 1630, 1507, 1476, 1722, 1438, 1378, 1615, 1471, 1281, 1440, 1102, 1188, 1276, 1315, 1795, 1800, 1596, 1106, 1735, 1198, 1266, 1882, 1186, 1107, 1583, 1432, 1426, 1217, 1173, 1072, 1362, 1612, 1130, 1222, 1486, 1052, 1334, 1031, 1354, 1345, 1475, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2895810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2855321
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35603
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3145643	W0_Idle:12189221	W0_Scoreboard:96269930	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3208 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 6084725 
mrq_lat_table:15733 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	903575 	219802 	5196 	5158 	3470 	2784 	5811 	4089 	4123 	6988 	8313 	2832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	394005 	57079 	285972 	168168 	97473 	112356 	11888 	3051 	4428 	3091 	2716 	5754 	4115 	4074 	7009 	8307 	2816 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	278462 	216236 	337712 	40394 	4108 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	155568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3045 	106 	67 	62 	57 	98 	138 	191 	182 	135 	55 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.421053  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.268293  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.481482  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.460000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.589286  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.666667  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22144/9070 = 2.441455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     153271    131650    305335    242628    250551    258969    167271    140761    131784    115734    144904    134127    141163    126369    171768    153921
dram[1]:     131943    124023    262862    262178    270344    266381    153937    141257    146790    138526    150214    130379    148662    134599    158058    161874
dram[2]:     123366    125209    240405    283514    265462    255522    151331    146524    126657    126854    136647    129504    133777    148681    134821    124619
dram[3]:     147226    168346    371784    344850    227826    231697    154389    139984    126470    129528    135375    127380    143392    129992    144880    127493
dram[4]:     151303    142444    351009    367053    191900    231241    159249    145060    132482    124828    123729    120750    142456    128291    144338    166573
dram[5]:     179971    143626    363441    350430    288999    279338    119807    143189    131214    155949    112724    120827    120694    103867    155007    157363
dram[6]:     160528    151795    339113    386657    248765    272840    134213    125262    138879    127573    115824    117824     99590    124507    167903    143811
dram[7]:     159541    144625    379279    342340    265219    262465    138108    129105    126111    125298    142324    129779    120870    114904    135839    150336
dram[8]:     147471    159489    275125    298571    268642    256381    152823    144322    113799    123993    145240    147204    132698    128013    149827    143585
dram[9]:     143856    164176    291224    270585    290251    306468    133993    123738    118464    107127    147760    139882    123175    115212    150863    145789
dram[10]:     149854    156682    267205    303024    259696    239476    142701    141274    112425    127955    130530    147090    124157    130135    165797    161727
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618734 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.003227
n_activity=38251 dram_eff=0.3904
bk0: 388a 4623546i bk1: 384a 4623914i bk2: 384a 4624093i bk3: 384a 4623775i bk4: 448a 4623785i bk5: 448a 4623380i bk6: 480a 4623482i bk7: 480a 4622774i bk8: 512a 4623060i bk9: 512a 4622544i bk10: 512a 4622860i bk11: 512a 4622836i bk12: 472a 4623439i bk13: 472a 4622920i bk14: 440a 4623706i bk15: 440a 4623566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0244689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618699 n_act=825 n_pre=809 n_req=2012 n_rd=7256 n_write=198 bw_util=0.003221
n_activity=38694 dram_eff=0.3853
bk0: 384a 4623644i bk1: 384a 4623359i bk2: 384a 4623428i bk3: 384a 4623249i bk4: 448a 4623350i bk5: 448a 4623125i bk6: 480a 4623095i bk7: 480a 4623000i bk8: 512a 4622955i bk9: 512a 4622923i bk10: 512a 4623291i bk11: 512a 4622719i bk12: 472a 4623237i bk13: 472a 4623227i bk14: 436a 4623782i bk15: 436a 4623567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0261051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618659 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003222
n_activity=39489 dram_eff=0.3776
bk0: 384a 4623816i bk1: 384a 4623657i bk2: 384a 4623909i bk3: 384a 4623803i bk4: 448a 4623995i bk5: 448a 4623553i bk6: 480a 4623011i bk7: 480a 4622860i bk8: 512a 4623255i bk9: 512a 4622859i bk10: 512a 4622512i bk11: 512a 4622682i bk12: 472a 4623986i bk13: 472a 4623330i bk14: 436a 4624004i bk15: 436a 4623665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0140644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618689 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.003226
n_activity=38893 dram_eff=0.3838
bk0: 384a 4623509i bk1: 384a 4623612i bk2: 384a 4623744i bk3: 384a 4623649i bk4: 448a 4623924i bk5: 448a 4623592i bk6: 484a 4623010i bk7: 484a 4622657i bk8: 512a 4623102i bk9: 512a 4622836i bk10: 512a 4622803i bk11: 512a 4622687i bk12: 472a 4623155i bk13: 472a 4623706i bk14: 436a 4623744i bk15: 436a 4623734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0197129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618686 n_act=827 n_pre=811 n_req=2009 n_rd=7272 n_write=191 bw_util=0.003225
n_activity=38698 dram_eff=0.3857
bk0: 384a 4623304i bk1: 384a 4623121i bk2: 384a 4623283i bk3: 384a 4623330i bk4: 448a 4623198i bk5: 448a 4623261i bk6: 484a 4622543i bk7: 484a 4622511i bk8: 512a 4622819i bk9: 512a 4622375i bk10: 512a 4622989i bk11: 512a 4622511i bk12: 472a 4623375i bk13: 472a 4623179i bk14: 440a 4622956i bk15: 440a 4622934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618706 n_act=814 n_pre=798 n_req=2015 n_rd=7272 n_write=197 bw_util=0.003228
n_activity=38528 dram_eff=0.3877
bk0: 384a 4623677i bk1: 384a 4623577i bk2: 384a 4623711i bk3: 384a 4623362i bk4: 448a 4623772i bk5: 448a 4623437i bk6: 484a 4623421i bk7: 484a 4622888i bk8: 512a 4622859i bk9: 512a 4622752i bk10: 512a 4622218i bk11: 512a 4622393i bk12: 472a 4622954i bk13: 472a 4622610i bk14: 440a 4623233i bk15: 440a 4623662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0199216
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618651 n_act=843 n_pre=827 n_req=2012 n_rd=7272 n_write=194 bw_util=0.003227
n_activity=40677 dram_eff=0.3671
bk0: 384a 4622992i bk1: 384a 4623204i bk2: 384a 4623365i bk3: 384a 4623254i bk4: 448a 4623633i bk5: 448a 4623841i bk6: 484a 4623612i bk7: 484a 4622864i bk8: 512a 4622942i bk9: 512a 4622643i bk10: 512a 4622404i bk11: 512a 4622575i bk12: 472a 4622932i bk13: 472a 4623064i bk14: 440a 4623210i bk15: 440a 4623244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023511
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618705 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003223
n_activity=38985 dram_eff=0.3826
bk0: 384a 4623611i bk1: 384a 4623692i bk2: 384a 4623299i bk3: 384a 4623428i bk4: 448a 4623089i bk5: 448a 4623479i bk6: 484a 4622904i bk7: 484a 4622786i bk8: 512a 4623001i bk9: 512a 4622744i bk10: 512a 4622368i bk11: 512a 4622017i bk12: 472a 4622768i bk13: 472a 4623005i bk14: 436a 4623585i bk15: 436a 4623270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0238753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618641 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.003228
n_activity=40416 dram_eff=0.3697
bk0: 384a 4624291i bk1: 384a 4623901i bk2: 384a 4623869i bk3: 384a 4623771i bk4: 448a 4623662i bk5: 448a 4623673i bk6: 484a 4623462i bk7: 484a 4623242i bk8: 512a 4623356i bk9: 512a 4623115i bk10: 512a 4623009i bk11: 512a 4622814i bk12: 476a 4623393i bk13: 472a 4623546i bk14: 436a 4623986i bk15: 436a 4623752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.018202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618727 n_act=809 n_pre=793 n_req=2016 n_rd=7256 n_write=202 bw_util=0.003223
n_activity=39243 dram_eff=0.3801
bk0: 384a 4623760i bk1: 384a 4623452i bk2: 384a 4623769i bk3: 384a 4623830i bk4: 448a 4623943i bk5: 448a 4623402i bk6: 484a 4623456i bk7: 484a 4623152i bk8: 512a 4623355i bk9: 512a 4623314i bk10: 512a 4623072i bk11: 512a 4622657i bk12: 468a 4623567i bk13: 468a 4623280i bk14: 436a 4623619i bk15: 436a 4623519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0251135
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4627787 n_nop=4618722 n_act=817 n_pre=801 n_req=2005 n_rd=7256 n_write=191 bw_util=0.003218
n_activity=39201 dram_eff=0.3799
bk0: 384a 4623504i bk1: 384a 4623686i bk2: 384a 4623960i bk3: 384a 4623701i bk4: 448a 4623051i bk5: 448a 4623521i bk6: 484a 4622935i bk7: 484a 4622914i bk8: 512a 4622883i bk9: 512a 4622829i bk10: 512a 4622646i bk11: 512a 4622717i bk12: 468a 4623367i bk13: 468a 4623153i bk14: 436a 4623926i bk15: 436a 4623403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0248268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 52556, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61384, Miss = 909, Miss_rate = 0.015, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.483
	minimum = 6
	maximum = 503
Network latency average = 28.119
	minimum = 6
	maximum = 335
Slowest packet = 2337501
Flit latency average = 32.9295
	minimum = 6
	maximum = 334
Slowest flit = 4024617
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113773
	minimum = 0.00768738 (at node 19)
	maximum = 0.0525304 (at node 44)
Accepted packet rate average = 0.0113773
	minimum = 0.00768738 (at node 19)
	maximum = 0.0525304 (at node 44)
Injected flit rate average = 0.017066
	minimum = 0.0116475 (at node 19)
	maximum = 0.0581213 (at node 44)
Accepted flit rate average= 0.017066
	minimum = 0.0114146 (at node 19)
	maximum = 0.09947 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.411 (16 samples)
	minimum = 6 (16 samples)
	maximum = 399.625 (16 samples)
Network latency average = 23.0768 (16 samples)
	minimum = 6 (16 samples)
	maximum = 301.688 (16 samples)
Flit latency average = 24.4609 (16 samples)
	minimum = 6 (16 samples)
	maximum = 301.062 (16 samples)
Fragmentation average = 0.00665042 (16 samples)
	minimum = 0 (16 samples)
	maximum = 105.5 (16 samples)
Injected packet rate average = 0.0175293 (16 samples)
	minimum = 0.0128732 (16 samples)
	maximum = 0.063064 (16 samples)
Accepted packet rate average = 0.0175293 (16 samples)
	minimum = 0.0128732 (16 samples)
	maximum = 0.063064 (16 samples)
Injected flit rate average = 0.0270673 (16 samples)
	minimum = 0.0170022 (16 samples)
	maximum = 0.077867 (16 samples)
Accepted flit rate average = 0.0270673 (16 samples)
	minimum = 0.0189847 (16 samples)
	maximum = 0.119004 (16 samples)
Injected packet size average = 1.54412 (16 samples)
Accepted packet size average = 1.54412 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 25 sec (4945 sec)
gpgpu_simulation_rate = 5417 (inst/sec)
gpgpu_simulation_rate = 1230 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 209595
gpu_sim_insn = 1288129
gpu_ipc =       6.1458
gpu_tot_sim_cycle = 6521543
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.3052
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 705293
gpu_stall_icnt2sh    = 2255636
partiton_reqs_in_parallel = 4611090
partiton_reqs_in_parallel_total    = 54124999
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0065
partiton_reqs_in_parallel_util = 4611090
partiton_reqs_in_parallel_util_total    = 54124999
gpu_sim_cycle_parition_util = 209595
gpu_tot_sim_cycle_parition_util    = 2491118
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7484
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       3.9665 GB/Sec
L2_BW_total  =      17.1658 GB/Sec
gpu_total_sim_rate=5373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1540, 1617, 2096, 1818, 1647, 1644, 1705, 1622, 1969, 1786, 1765, 1918, 1915, 2217, 1659, 1849, 1601, 1570, 1425, 1574, 1557, 1698, 1529, 1676, 1608, 1592, 1808, 1484, 1424, 1831, 1643, 1327, 1581, 1148, 1234, 1392, 1361, 1936, 1846, 1642, 1222, 1836, 1299, 1467, 1983, 1232, 1153, 1769, 1455, 1549, 1295, 1296, 1095, 1385, 1635, 1238, 1300, 1509, 1130, 1427, 1054, 1432, 1453, 1498, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2896499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2856010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35603
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3152144	W0_Idle:13079750	W0_Scoreboard:104122757	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3210 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 6316928 
mrq_lat_table:15733 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912039 	219802 	5196 	5158 	3477 	2795 	5821 	4109 	4169 	7138 	8376 	2832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	400892 	57109 	285972 	168168 	99020 	112356 	11888 	3051 	4428 	3098 	2727 	5764 	4135 	4120 	7159 	8370 	2816 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	286224 	216517 	337717 	40394 	4108 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156291 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3181 	106 	67 	62 	58 	104 	144 	207 	205 	155 	63 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.421053  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.268293  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.481482  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.460000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.589286  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.666667  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22144/9070 = 2.441455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     154953    131750    305367    242649    252373    259064    167379    143108    133133    116648    144966    135371    142390    127706    171876    155478
dram[1]:     133541    125426    263527    263333    272506    268129    154007    141953    146923    138941    151570    130405    149056    134636    159118    162479
dram[2]:     124425    125313    240760    286170    271692    264968    152791    147395    129281    126887    138339    130217    135073    150394    134930    126587
dram[3]:     147333    168458    371817    344880    234042    237308    157583    140771    126489    129936    135391    128651    143426    131438    144997    127614
dram[4]:     153952    142524    351040    368495    201123    239338    159307    145129    132510    124846    123748    120785    144543    131730    144458    167513
dram[5]:     181008    145023    364167    352051    293940    286475    120561    144786    132909    155984    113017    121499    121115    106633    155132    157485
dram[6]:     161688    151906    339138    387510    255588    278089    134425    125381    138898    128525    116847    118848    102080    127914    168016    143935
dram[7]:     159639    146249    380001    344180    268764    266769    138189    129149    126673    127416    142340    129799    122612    116628    137365    150456
dram[8]:     148016    159582    275157    298593    272707    262401    154164    147105    114634    126115    145390    147267    133167    131239    149940    143697
dram[9]:     145660    164263    291250    270621    294781    309114    134114    123863    119830    107152    147794    140552    123685    120413    151999    146299
dram[10]:     149960    156763    271251    304853    263063    243575    145050    141451    113903    127966    132274    147983    125663    132667    165925    161838
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007920 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.002977
n_activity=38251 dram_eff=0.3904
bk0: 388a 5012732i bk1: 384a 5013100i bk2: 384a 5013279i bk3: 384a 5012961i bk4: 448a 5012971i bk5: 448a 5012566i bk6: 480a 5012668i bk7: 480a 5011960i bk8: 512a 5012246i bk9: 512a 5011730i bk10: 512a 5012046i bk11: 512a 5012022i bk12: 472a 5012625i bk13: 472a 5012106i bk14: 440a 5012892i bk15: 440a 5012752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007885 n_act=825 n_pre=809 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002972
n_activity=38694 dram_eff=0.3853
bk0: 384a 5012830i bk1: 384a 5012545i bk2: 384a 5012614i bk3: 384a 5012435i bk4: 448a 5012536i bk5: 448a 5012311i bk6: 480a 5012281i bk7: 480a 5012186i bk8: 512a 5012141i bk9: 512a 5012109i bk10: 512a 5012477i bk11: 512a 5011905i bk12: 472a 5012423i bk13: 472a 5012413i bk14: 436a 5012968i bk15: 436a 5012753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0240801
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007845 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.002972
n_activity=39489 dram_eff=0.3776
bk0: 384a 5013002i bk1: 384a 5012843i bk2: 384a 5013095i bk3: 384a 5012989i bk4: 448a 5013181i bk5: 448a 5012739i bk6: 480a 5012197i bk7: 480a 5012046i bk8: 512a 5012441i bk9: 512a 5012045i bk10: 512a 5011698i bk11: 512a 5011868i bk12: 472a 5013172i bk13: 472a 5012516i bk14: 436a 5013190i bk15: 436a 5012851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0129734
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007875 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.002975
n_activity=38893 dram_eff=0.3838
bk0: 384a 5012695i bk1: 384a 5012798i bk2: 384a 5012930i bk3: 384a 5012835i bk4: 448a 5013110i bk5: 448a 5012778i bk6: 484a 5012196i bk7: 484a 5011843i bk8: 512a 5012288i bk9: 512a 5012022i bk10: 512a 5011989i bk11: 512a 5011873i bk12: 472a 5012341i bk13: 472a 5012892i bk14: 436a 5012930i bk15: 436a 5012920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0181837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007872 n_act=827 n_pre=811 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002975
n_activity=38698 dram_eff=0.3857
bk0: 384a 5012490i bk1: 384a 5012307i bk2: 384a 5012469i bk3: 384a 5012516i bk4: 448a 5012384i bk5: 448a 5012447i bk6: 484a 5011729i bk7: 484a 5011697i bk8: 512a 5012005i bk9: 512a 5011561i bk10: 512a 5012175i bk11: 512a 5011697i bk12: 472a 5012561i bk13: 472a 5012365i bk14: 440a 5012142i bk15: 440a 5012120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0226049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007892 n_act=814 n_pre=798 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002977
n_activity=38528 dram_eff=0.3877
bk0: 384a 5012863i bk1: 384a 5012763i bk2: 384a 5012897i bk3: 384a 5012548i bk4: 448a 5012958i bk5: 448a 5012623i bk6: 484a 5012607i bk7: 484a 5012074i bk8: 512a 5012045i bk9: 512a 5011938i bk10: 512a 5011404i bk11: 512a 5011579i bk12: 472a 5012140i bk13: 472a 5011796i bk14: 440a 5012419i bk15: 440a 5012848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007837 n_act=843 n_pre=827 n_req=2012 n_rd=7272 n_write=194 bw_util=0.002976
n_activity=40677 dram_eff=0.3671
bk0: 384a 5012178i bk1: 384a 5012390i bk2: 384a 5012551i bk3: 384a 5012440i bk4: 448a 5012819i bk5: 448a 5013027i bk6: 484a 5012798i bk7: 484a 5012050i bk8: 512a 5012128i bk9: 512a 5011829i bk10: 512a 5011590i bk11: 512a 5011761i bk12: 472a 5012118i bk13: 472a 5012250i bk14: 440a 5012396i bk15: 440a 5012430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216872
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007891 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002973
n_activity=38985 dram_eff=0.3826
bk0: 384a 5012797i bk1: 384a 5012878i bk2: 384a 5012485i bk3: 384a 5012614i bk4: 448a 5012275i bk5: 448a 5012665i bk6: 484a 5012090i bk7: 484a 5011972i bk8: 512a 5012187i bk9: 512a 5011930i bk10: 512a 5011554i bk11: 512a 5011203i bk12: 472a 5011954i bk13: 472a 5012191i bk14: 436a 5012771i bk15: 436a 5012456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0220232
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007827 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002978
n_activity=40416 dram_eff=0.3697
bk0: 384a 5013477i bk1: 384a 5013087i bk2: 384a 5013055i bk3: 384a 5012957i bk4: 448a 5012848i bk5: 448a 5012859i bk6: 484a 5012648i bk7: 484a 5012428i bk8: 512a 5012542i bk9: 512a 5012301i bk10: 512a 5012195i bk11: 512a 5012000i bk12: 476a 5012579i bk13: 472a 5012732i bk14: 436a 5013172i bk15: 436a 5012938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.01679
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007913 n_act=809 n_pre=793 n_req=2016 n_rd=7256 n_write=202 bw_util=0.002973
n_activity=39243 dram_eff=0.3801
bk0: 384a 5012946i bk1: 384a 5012638i bk2: 384a 5012955i bk3: 384a 5013016i bk4: 448a 5013129i bk5: 448a 5012588i bk6: 484a 5012642i bk7: 484a 5012338i bk8: 512a 5012541i bk9: 512a 5012500i bk10: 512a 5012258i bk11: 512a 5011843i bk12: 468a 5012753i bk13: 468a 5012466i bk14: 436a 5012805i bk15: 436a 5012705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231654
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5016973 n_nop=5007908 n_act=817 n_pre=801 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002969
n_activity=39201 dram_eff=0.3799
bk0: 384a 5012690i bk1: 384a 5012872i bk2: 384a 5013146i bk3: 384a 5012887i bk4: 448a 5012237i bk5: 448a 5012707i bk6: 484a 5012121i bk7: 484a 5012100i bk8: 512a 5012069i bk9: 512a 5012015i bk10: 512a 5011832i bk11: 512a 5011903i bk12: 468a 5012553i bk13: 468a 5012339i bk14: 436a 5013112i bk15: 436a 5012589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0229009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 52966, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61788, Miss = 909, Miss_rate = 0.015, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.30812
	minimum = 6
	maximum = 36
Network latency average = 7.29546
	minimum = 6
	maximum = 35
Slowest packet = 2350022
Flit latency average = 6.86414
	minimum = 6
	maximum = 31
Slowest flit = 4043194
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000836951
	minimum = 0.000536752 (at node 6)
	maximum = 0.00117847 (at node 4)
Accepted packet rate average = 0.000836951
	minimum = 0.000536752 (at node 6)
	maximum = 0.00117847 (at node 4)
Injected flit rate average = 0.00127618
	minimum = 0.000577307 (at node 6)
	maximum = 0.00210645 (at node 48)
Accepted flit rate average= 0.00127618
	minimum = 0.000935141 (at node 30)
	maximum = 0.00230923 (at node 4)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.5814 (17 samples)
	minimum = 6 (17 samples)
	maximum = 378.235 (17 samples)
Network latency average = 22.1484 (17 samples)
	minimum = 6 (17 samples)
	maximum = 286 (17 samples)
Flit latency average = 23.4258 (17 samples)
	minimum = 6 (17 samples)
	maximum = 285.176 (17 samples)
Fragmentation average = 0.00625922 (17 samples)
	minimum = 0 (17 samples)
	maximum = 99.2941 (17 samples)
Injected packet rate average = 0.0165474 (17 samples)
	minimum = 0.0121476 (17 samples)
	maximum = 0.0594236 (17 samples)
Accepted packet rate average = 0.0165474 (17 samples)
	minimum = 0.0121476 (17 samples)
	maximum = 0.0594236 (17 samples)
Injected flit rate average = 0.0255502 (17 samples)
	minimum = 0.016036 (17 samples)
	maximum = 0.0734105 (17 samples)
Accepted flit rate average = 0.0255502 (17 samples)
	minimum = 0.017923 (17 samples)
	maximum = 0.112139 (17 samples)
Injected packet size average = 1.54406 (17 samples)
Accepted packet size average = 1.54406 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 6 sec (5226 sec)
gpgpu_simulation_rate = 5372 (inst/sec)
gpgpu_simulation_rate = 1247 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 3404
gpu_sim_insn = 1114172
gpu_ipc =     327.3126
gpu_tot_sim_cycle = 6747097
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.3264
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 705293
gpu_stall_icnt2sh    = 2255639
partiton_reqs_in_parallel = 74888
partiton_reqs_in_parallel_total    = 58736089
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7165
partiton_reqs_in_parallel_util = 74888
partiton_reqs_in_parallel_util_total    = 58736089
gpu_sim_cycle_parition_util = 3404
gpu_tot_sim_cycle_parition_util    = 2700713
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7487
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =      57.6946 GB/Sec
L2_BW_total  =      16.6211 GB/Sec
gpu_total_sim_rate=5579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1561, 1638, 2117, 1839, 1668, 1665, 1726, 1643, 1990, 1807, 1786, 1939, 1936, 2238, 1680, 1870, 1622, 1591, 1446, 1595, 1578, 1719, 1550, 1697, 1629, 1628, 1829, 1505, 1460, 1852, 1664, 1348, 1602, 1169, 1255, 1413, 1382, 1957, 1867, 1663, 1243, 1857, 1320, 1488, 2004, 1253, 1174, 1790, 1476, 1570, 1316, 1317, 1116, 1406, 1656, 1259, 1321, 1530, 1151, 1448, 1075, 1453, 1474, 1519, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2896499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2856010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35603
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3156494	W0_Idle:13088894	W0_Scoreboard:104134257	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3205 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 6747096 
mrq_lat_table:15733 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	914110 	219802 	5196 	5158 	3478 	2795 	5821 	4109 	4169 	7138 	8376 	2832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	402860 	57212 	285972 	168168 	99020 	112356 	11888 	3051 	4428 	3099 	2727 	5764 	4135 	4120 	7159 	8370 	2816 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288020 	216769 	337717 	40394 	4108 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156315 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3185 	106 	67 	62 	58 	104 	144 	207 	205 	155 	63 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.421053  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.268293  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.481482  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.460000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.589286  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.666667  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22144/9070 = 2.441455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     154992    131788    305455    242736    252374    259065    167379    143108    133133    116648    144966    135371    142390    127706    171876    155478
dram[1]:     133581    125465    263613    263421    272506    268129    154007    141953    146923    138941    151570    130405    149056    134636    159118    162479
dram[2]:     124463    125352    240848    286258    271692    264968    152791    147395    129281    126887    138339    130217    135073    150394    134930    126587
dram[3]:     147372    168497    371906    344967    234042    237308    157583    140771    126489    129936    135391    128651    143426    131438    144997    127614
dram[4]:     153991    142563    351128    368585    201123    239338    159307    145129    132510    124846    123748    120785    144543    131730    144458    167513
dram[5]:     181046    145061    364254    352138    293940    286476    120561    144786    132909    155984    113017    121499    121115    106633    155133    157486
dram[6]:     161726    151944    339226    387598    255588    278089    134426    125381    138898    128525    116847    118848    102080    127914    168016    143935
dram[7]:     159677    146288    380087    344268    268764    266769    138190    129150    126673    127416    142340    129799    122612    116628    137365    150456
dram[8]:     148063    159628    275245    298681    272707    262401    154164    147105    114634    126115    145390    147267    133173    131239    149940    143697
dram[9]:     145705    164307    291338    270710    294781    309114    134114    123863    119830    107152    147794    140552    123685    120413    151999    146299
dram[10]:     150004    156807    271339    304942    263063    243575    145050    141451    113903    127966    132274    147983    125663    132667    165925    161861
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014239 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.002973
n_activity=38251 dram_eff=0.3904
bk0: 388a 5019051i bk1: 384a 5019419i bk2: 384a 5019598i bk3: 384a 5019280i bk4: 448a 5019290i bk5: 448a 5018885i bk6: 480a 5018987i bk7: 480a 5018279i bk8: 512a 5018565i bk9: 512a 5018049i bk10: 512a 5018365i bk11: 512a 5018341i bk12: 472a 5018944i bk13: 472a 5018425i bk14: 440a 5019211i bk15: 440a 5019071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225424
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014204 n_act=825 n_pre=809 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002968
n_activity=38694 dram_eff=0.3853
bk0: 384a 5019149i bk1: 384a 5018864i bk2: 384a 5018933i bk3: 384a 5018754i bk4: 448a 5018855i bk5: 448a 5018630i bk6: 480a 5018600i bk7: 480a 5018505i bk8: 512a 5018460i bk9: 512a 5018428i bk10: 512a 5018796i bk11: 512a 5018224i bk12: 472a 5018742i bk13: 472a 5018732i bk14: 436a 5019287i bk15: 436a 5019072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0240498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014164 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.002969
n_activity=39489 dram_eff=0.3776
bk0: 384a 5019321i bk1: 384a 5019162i bk2: 384a 5019414i bk3: 384a 5019308i bk4: 448a 5019500i bk5: 448a 5019058i bk6: 480a 5018516i bk7: 480a 5018365i bk8: 512a 5018760i bk9: 512a 5018364i bk10: 512a 5018017i bk11: 512a 5018187i bk12: 472a 5019491i bk13: 472a 5018835i bk14: 436a 5019509i bk15: 436a 5019170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.012957
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014194 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.002972
n_activity=38893 dram_eff=0.3838
bk0: 384a 5019014i bk1: 384a 5019117i bk2: 384a 5019249i bk3: 384a 5019154i bk4: 448a 5019429i bk5: 448a 5019097i bk6: 484a 5018515i bk7: 484a 5018162i bk8: 512a 5018607i bk9: 512a 5018341i bk10: 512a 5018308i bk11: 512a 5018192i bk12: 472a 5018660i bk13: 472a 5019211i bk14: 436a 5019249i bk15: 436a 5019239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0181608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014191 n_act=827 n_pre=811 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002971
n_activity=38698 dram_eff=0.3857
bk0: 384a 5018809i bk1: 384a 5018626i bk2: 384a 5018788i bk3: 384a 5018835i bk4: 448a 5018703i bk5: 448a 5018766i bk6: 484a 5018048i bk7: 484a 5018016i bk8: 512a 5018324i bk9: 512a 5017880i bk10: 512a 5018494i bk11: 512a 5018016i bk12: 472a 5018880i bk13: 472a 5018684i bk14: 440a 5018461i bk15: 440a 5018439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014211 n_act=814 n_pre=798 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002974
n_activity=38528 dram_eff=0.3877
bk0: 384a 5019182i bk1: 384a 5019082i bk2: 384a 5019216i bk3: 384a 5018867i bk4: 448a 5019277i bk5: 448a 5018942i bk6: 484a 5018926i bk7: 484a 5018393i bk8: 512a 5018364i bk9: 512a 5018257i bk10: 512a 5017723i bk11: 512a 5017898i bk12: 472a 5018459i bk13: 472a 5018115i bk14: 440a 5018738i bk15: 440a 5019167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183531
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014156 n_act=843 n_pre=827 n_req=2012 n_rd=7272 n_write=194 bw_util=0.002973
n_activity=40677 dram_eff=0.3671
bk0: 384a 5018497i bk1: 384a 5018709i bk2: 384a 5018870i bk3: 384a 5018759i bk4: 448a 5019138i bk5: 448a 5019346i bk6: 484a 5019117i bk7: 484a 5018369i bk8: 512a 5018447i bk9: 512a 5018148i bk10: 512a 5017909i bk11: 512a 5018080i bk12: 472a 5018437i bk13: 472a 5018569i bk14: 440a 5018715i bk15: 440a 5018749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014210 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002969
n_activity=38985 dram_eff=0.3826
bk0: 384a 5019116i bk1: 384a 5019197i bk2: 384a 5018804i bk3: 384a 5018933i bk4: 448a 5018594i bk5: 448a 5018984i bk6: 484a 5018409i bk7: 484a 5018291i bk8: 512a 5018506i bk9: 512a 5018249i bk10: 512a 5017873i bk11: 512a 5017522i bk12: 472a 5018273i bk13: 472a 5018510i bk14: 436a 5019090i bk15: 436a 5018775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0219955
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014146 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002974
n_activity=40416 dram_eff=0.3697
bk0: 384a 5019796i bk1: 384a 5019406i bk2: 384a 5019374i bk3: 384a 5019276i bk4: 448a 5019167i bk5: 448a 5019178i bk6: 484a 5018967i bk7: 484a 5018747i bk8: 512a 5018861i bk9: 512a 5018620i bk10: 512a 5018514i bk11: 512a 5018319i bk12: 476a 5018898i bk13: 472a 5019051i bk14: 436a 5019491i bk15: 436a 5019257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167689
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014232 n_act=809 n_pre=793 n_req=2016 n_rd=7256 n_write=202 bw_util=0.002969
n_activity=39243 dram_eff=0.3801
bk0: 384a 5019265i bk1: 384a 5018957i bk2: 384a 5019274i bk3: 384a 5019335i bk4: 448a 5019448i bk5: 448a 5018907i bk6: 484a 5018961i bk7: 484a 5018657i bk8: 512a 5018860i bk9: 512a 5018819i bk10: 512a 5018577i bk11: 512a 5018162i bk12: 468a 5019072i bk13: 468a 5018785i bk14: 436a 5019124i bk15: 436a 5019024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5023292 n_nop=5014227 n_act=817 n_pre=801 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002965
n_activity=39201 dram_eff=0.3799
bk0: 384a 5019009i bk1: 384a 5019191i bk2: 384a 5019465i bk3: 384a 5019206i bk4: 448a 5018556i bk5: 448a 5019026i bk6: 484a 5018440i bk7: 484a 5018419i bk8: 512a 5018388i bk9: 512a 5018334i bk10: 512a 5018151i bk11: 512a 5018222i bk12: 468a 5018872i bk13: 468a 5018658i bk14: 436a 5019431i bk15: 436a 5018908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 53060, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61891, Miss = 909, Miss_rate = 0.015, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45294
	minimum = 6
	maximum = 28
Network latency average = 8.33639
	minimum = 6
	maximum = 25
Slowest packet = 2362944
Flit latency average = 8.00145
	minimum = 6
	maximum = 24
Slowest flit = 4062876
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0121775
	minimum = 0.00940347 (at node 4)
	maximum = 0.0151337 (at node 44)
Accepted packet rate average = 0.0121775
	minimum = 0.00940347 (at node 4)
	maximum = 0.0151337 (at node 44)
Injected flit rate average = 0.0182662
	minimum = 0.00940347 (at node 4)
	maximum = 0.0292389 (at node 44)
Accepted flit rate average= 0.0182662
	minimum = 0.0135175 (at node 32)
	maximum = 0.0240964 (at node 12)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0187 (18 samples)
	minimum = 6 (18 samples)
	maximum = 358.778 (18 samples)
Network latency average = 21.3811 (18 samples)
	minimum = 6 (18 samples)
	maximum = 271.5 (18 samples)
Flit latency average = 22.5689 (18 samples)
	minimum = 6 (18 samples)
	maximum = 270.667 (18 samples)
Fragmentation average = 0.00591148 (18 samples)
	minimum = 0 (18 samples)
	maximum = 93.7778 (18 samples)
Injected packet rate average = 0.0163046 (18 samples)
	minimum = 0.0119951 (18 samples)
	maximum = 0.0569631 (18 samples)
Accepted packet rate average = 0.0163046 (18 samples)
	minimum = 0.0119951 (18 samples)
	maximum = 0.0569631 (18 samples)
Injected flit rate average = 0.0251455 (18 samples)
	minimum = 0.0156675 (18 samples)
	maximum = 0.0709565 (18 samples)
Accepted flit rate average = 0.0251455 (18 samples)
	minimum = 0.0176782 (18 samples)
	maximum = 0.107248 (18 samples)
Injected packet size average = 1.54223 (18 samples)
Accepted packet size average = 1.54223 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 12 sec (5232 sec)
gpgpu_simulation_rate = 5579 (inst/sec)
gpgpu_simulation_rate = 1289 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2224
gpu_sim_insn = 1245371
gpu_ipc =     559.9690
gpu_tot_sim_cycle = 6976543
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.3626
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 705293
gpu_stall_icnt2sh    = 2255639
partiton_reqs_in_parallel = 48928
partiton_reqs_in_parallel_total    = 58810977
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4368
partiton_reqs_in_parallel_util = 48928
partiton_reqs_in_parallel_util_total    = 58810977
gpu_sim_cycle_parition_util = 2224
gpu_tot_sim_cycle_parition_util    = 2704117
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7489
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.6469 GB/Sec
L2_BW_total  =      16.1027 GB/Sec
gpu_total_sim_rate=5809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1607, 1684, 2163, 1885, 1754, 1711, 1772, 1689, 2036, 1853, 1832, 1985, 1982, 2284, 1726, 1916, 1645, 1614, 1469, 1618, 1601, 1742, 1573, 1720, 1652, 1651, 1852, 1528, 1483, 1875, 1687, 1371, 1625, 1192, 1278, 1436, 1405, 1980, 1890, 1686, 1266, 1880, 1343, 1511, 2027, 1276, 1197, 1813, 1499, 1593, 1339, 1340, 1139, 1429, 1679, 1282, 1344, 1553, 1174, 1471, 1098, 1476, 1497, 1542, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2896499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2856010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35603
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3162477	W0_Idle:13095976	W0_Scoreboard:104148969	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3199 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 6975482 
mrq_lat_table:15733 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	916190 	219802 	5196 	5158 	3478 	2795 	5821 	4109 	4169 	7138 	8376 	2832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	404633 	57214 	285972 	168168 	99325 	112356 	11888 	3051 	4428 	3099 	2727 	5764 	4135 	4120 	7159 	8370 	2816 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	290035 	216828 	337717 	40394 	4108 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3189 	106 	67 	62 	59 	104 	144 	207 	205 	155 	63 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.421053  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.268293  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.481482  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.460000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.589286  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.666667  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22144/9070 = 2.441455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     155044    131839    305455    242736    252374    259065    167379    143108    133133    116648    144966    135371    142390    127706    171944    155545
dram[1]:     133633    125516    263613    263421    272506    268131    154007    141953    146923    138941    151570    130405    149056    134636    159185    162546
dram[2]:     124519    125408    240848    286258    271692    264968    152791    147396    129281    126887    138339    130217    135073    150394    134998    126654
dram[3]:     147426    168548    371906    344967    234042    237308    157583    140771    126489    129936    135391    128651    143426    131438    145066    127681
dram[4]:     154047    142617    351128    368585    201123    239338    159307    145129    132510    124848    123748    120785    144543    131735    144526    167578
dram[5]:     181101    145112    364254    352138    293940    286476    120561    144787    132909    155984    113020    121499    121115    106633    155209    157559
dram[6]:     161780    151997    339226    387598    255589    278089    134427    125382    138898    128525    116847    118848    102080    127914    168091    144009
dram[7]:     159731    146339    380087    344268    268764    266769    138190    129150    126673    127416    142340    129799    122615    116628    137437    150529
dram[8]:     148109    159674    275245    298681    272707    262401    154164    147105    114634    126115    145391    147267    133175    131239    150012    143768
dram[9]:     145752    164353    291338    270710    294781    309115    134114    123865    119830    107152    147794    140552    123685    120413    152070    146367
dram[10]:     150052    156855    271339    304942    263063    243575    145050    141451    113903    127966    132274    147986    125663    132667    165999    161934
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018367 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.002971
n_activity=38251 dram_eff=0.3904
bk0: 388a 5023179i bk1: 384a 5023547i bk2: 384a 5023726i bk3: 384a 5023408i bk4: 448a 5023418i bk5: 448a 5023013i bk6: 480a 5023115i bk7: 480a 5022407i bk8: 512a 5022693i bk9: 512a 5022177i bk10: 512a 5022493i bk11: 512a 5022469i bk12: 472a 5023072i bk13: 472a 5022553i bk14: 440a 5023339i bk15: 440a 5023199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018332 n_act=825 n_pre=809 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002965
n_activity=38694 dram_eff=0.3853
bk0: 384a 5023277i bk1: 384a 5022992i bk2: 384a 5023061i bk3: 384a 5022882i bk4: 448a 5022983i bk5: 448a 5022758i bk6: 480a 5022728i bk7: 480a 5022633i bk8: 512a 5022588i bk9: 512a 5022556i bk10: 512a 5022924i bk11: 512a 5022352i bk12: 472a 5022870i bk13: 472a 5022860i bk14: 436a 5023415i bk15: 436a 5023200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.02403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018292 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.002966
n_activity=39489 dram_eff=0.3776
bk0: 384a 5023449i bk1: 384a 5023290i bk2: 384a 5023542i bk3: 384a 5023436i bk4: 448a 5023628i bk5: 448a 5023186i bk6: 480a 5022644i bk7: 480a 5022493i bk8: 512a 5022888i bk9: 512a 5022492i bk10: 512a 5022145i bk11: 512a 5022315i bk12: 472a 5023619i bk13: 472a 5022963i bk14: 436a 5023637i bk15: 436a 5023298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0129464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018322 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.002969
n_activity=38893 dram_eff=0.3838
bk0: 384a 5023142i bk1: 384a 5023245i bk2: 384a 5023377i bk3: 384a 5023282i bk4: 448a 5023557i bk5: 448a 5023225i bk6: 484a 5022643i bk7: 484a 5022290i bk8: 512a 5022735i bk9: 512a 5022469i bk10: 512a 5022436i bk11: 512a 5022320i bk12: 472a 5022788i bk13: 472a 5023339i bk14: 436a 5023377i bk15: 436a 5023367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0181459
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018319 n_act=827 n_pre=811 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002969
n_activity=38698 dram_eff=0.3857
bk0: 384a 5022937i bk1: 384a 5022754i bk2: 384a 5022916i bk3: 384a 5022963i bk4: 448a 5022831i bk5: 448a 5022894i bk6: 484a 5022176i bk7: 484a 5022144i bk8: 512a 5022452i bk9: 512a 5022008i bk10: 512a 5022622i bk11: 512a 5022144i bk12: 472a 5023008i bk13: 472a 5022812i bk14: 440a 5022589i bk15: 440a 5022567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225579
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018339 n_act=814 n_pre=798 n_req=2015 n_rd=7272 n_write=197 bw_util=0.002971
n_activity=38528 dram_eff=0.3877
bk0: 384a 5023310i bk1: 384a 5023210i bk2: 384a 5023344i bk3: 384a 5022995i bk4: 448a 5023405i bk5: 448a 5023070i bk6: 484a 5023054i bk7: 484a 5022521i bk8: 512a 5022492i bk9: 512a 5022385i bk10: 512a 5021851i bk11: 512a 5022026i bk12: 472a 5022587i bk13: 472a 5022243i bk14: 440a 5022866i bk15: 440a 5023295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.018338
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018284 n_act=843 n_pre=827 n_req=2012 n_rd=7272 n_write=194 bw_util=0.00297
n_activity=40677 dram_eff=0.3671
bk0: 384a 5022625i bk1: 384a 5022837i bk2: 384a 5022998i bk3: 384a 5022887i bk4: 448a 5023266i bk5: 448a 5023474i bk6: 484a 5023245i bk7: 484a 5022497i bk8: 512a 5022575i bk9: 512a 5022276i bk10: 512a 5022037i bk11: 512a 5022208i bk12: 472a 5022565i bk13: 472a 5022697i bk14: 440a 5022843i bk15: 440a 5022877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216421
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018338 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002967
n_activity=38985 dram_eff=0.3826
bk0: 384a 5023244i bk1: 384a 5023325i bk2: 384a 5022932i bk3: 384a 5023061i bk4: 448a 5022722i bk5: 448a 5023112i bk6: 484a 5022537i bk7: 484a 5022419i bk8: 512a 5022634i bk9: 512a 5022377i bk10: 512a 5022001i bk11: 512a 5021650i bk12: 472a 5022401i bk13: 472a 5022638i bk14: 436a 5023218i bk15: 436a 5022903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0219775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018274 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002972
n_activity=40416 dram_eff=0.3697
bk0: 384a 5023924i bk1: 384a 5023534i bk2: 384a 5023502i bk3: 384a 5023404i bk4: 448a 5023295i bk5: 448a 5023306i bk6: 484a 5023095i bk7: 484a 5022875i bk8: 512a 5022989i bk9: 512a 5022748i bk10: 512a 5022642i bk11: 512a 5022447i bk12: 476a 5023026i bk13: 472a 5023179i bk14: 436a 5023619i bk15: 436a 5023385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167551
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018360 n_act=809 n_pre=793 n_req=2016 n_rd=7256 n_write=202 bw_util=0.002967
n_activity=39243 dram_eff=0.3801
bk0: 384a 5023393i bk1: 384a 5023085i bk2: 384a 5023402i bk3: 384a 5023463i bk4: 448a 5023576i bk5: 448a 5023035i bk6: 484a 5023089i bk7: 484a 5022785i bk8: 512a 5022988i bk9: 512a 5022947i bk10: 512a 5022705i bk11: 512a 5022290i bk12: 468a 5023200i bk13: 468a 5022913i bk14: 436a 5023252i bk15: 436a 5023152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231172
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5027420 n_nop=5018355 n_act=817 n_pre=801 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002963
n_activity=39201 dram_eff=0.3799
bk0: 384a 5023137i bk1: 384a 5023319i bk2: 384a 5023593i bk3: 384a 5023334i bk4: 448a 5022684i bk5: 448a 5023154i bk6: 484a 5022568i bk7: 484a 5022547i bk8: 512a 5022516i bk9: 512a 5022462i bk10: 512a 5022279i bk11: 512a 5022350i bk12: 468a 5023000i bk13: 468a 5022786i bk14: 436a 5023559i bk15: 436a 5023036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228533

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 53158, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61986, Miss = 909, Miss_rate = 0.015, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.27861
	minimum = 6
	maximum = 20
Network latency average = 7.26875
	minimum = 6
	maximum = 20
Slowest packet = 2368063
Flit latency average = 6.89215
	minimum = 6
	maximum = 19
Slowest flit = 4070660
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0187135
	minimum = 0.014395 (at node 8)
	maximum = 0.0224921 (at node 38)
Accepted packet rate average = 0.0187135
	minimum = 0.014395 (at node 8)
	maximum = 0.0224921 (at node 38)
Injected flit rate average = 0.0280702
	minimum = 0.014395 (at node 8)
	maximum = 0.0447593 (at node 38)
Accepted flit rate average= 0.0280702
	minimum = 0.0206928 (at node 29)
	maximum = 0.0389114 (at node 27)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5587 (19 samples)
	minimum = 6 (19 samples)
	maximum = 340.947 (19 samples)
Network latency average = 20.6384 (19 samples)
	minimum = 6 (19 samples)
	maximum = 258.263 (19 samples)
Flit latency average = 21.7438 (19 samples)
	minimum = 6 (19 samples)
	maximum = 257.421 (19 samples)
Fragmentation average = 0.00560035 (19 samples)
	minimum = 0 (19 samples)
	maximum = 88.8421 (19 samples)
Injected packet rate average = 0.0164314 (19 samples)
	minimum = 0.0121214 (19 samples)
	maximum = 0.0551488 (19 samples)
Accepted packet rate average = 0.0164314 (19 samples)
	minimum = 0.0121214 (19 samples)
	maximum = 0.0551488 (19 samples)
Injected flit rate average = 0.0252994 (19 samples)
	minimum = 0.0156006 (19 samples)
	maximum = 0.0695777 (19 samples)
Accepted flit rate average = 0.0252994 (19 samples)
	minimum = 0.0178369 (19 samples)
	maximum = 0.103651 (19 samples)
Injected packet size average = 1.5397 (19 samples)
Accepted packet size average = 1.5397 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 19 sec (5239 sec)
gpgpu_simulation_rate = 5809 (inst/sec)
gpgpu_simulation_rate = 1331 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 969
gpu_sim_insn = 1114112
gpu_ipc =    1149.7544
gpu_tot_sim_cycle = 7199662
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.3822
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 705293
gpu_stall_icnt2sh    = 2255639
partiton_reqs_in_parallel = 21318
partiton_reqs_in_parallel_total    = 58859905
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1783
partiton_reqs_in_parallel_util = 21318
partiton_reqs_in_parallel_util_total    = 58859905
gpu_sim_cycle_parition_util = 969
gpu_tot_sim_cycle_parition_util    = 2706341
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7490
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.3278 GB/Sec
L2_BW_total  =      15.6306 GB/Sec
gpu_total_sim_rate=6015

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1649, 1726, 2205, 1927, 1796, 1753, 1814, 1731, 2078, 1895, 1874, 2027, 2024, 2326, 1768, 1958, 1666, 1635, 1490, 1639, 1622, 1763, 1594, 1741, 1673, 1672, 1873, 1549, 1504, 1896, 1708, 1392, 1646, 1213, 1299, 1457, 1426, 2001, 1911, 1707, 1287, 1901, 1364, 1532, 2048, 1297, 1218, 1834, 1520, 1614, 1360, 1361, 1160, 1450, 1700, 1303, 1365, 1574, 1195, 1492, 1119, 1497, 1518, 1563, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2896499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2856010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 35603
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3166808	W0_Idle:13099068	W0_Scoreboard:104160464	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1003 
maxdqlatency = 0 
maxmflatency = 372410 
averagemflatency = 3198 
max_icnt2mem_latency = 372166 
max_icnt2sh_latency = 6975482 
mrq_lat_table:15733 	290 	498 	1303 	861 	983 	944 	799 	608 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	918238 	219802 	5196 	5158 	3478 	2795 	5821 	4109 	4169 	7138 	8376 	2832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	406658 	57237 	285972 	168168 	99325 	112356 	11888 	3051 	4428 	3099 	2727 	5764 	4135 	4120 	7159 	8370 	2816 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	291808 	217103 	337717 	40394 	4108 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3191 	106 	67 	62 	59 	104 	144 	207 	205 	155 	63 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        14        18        18        22        14        22        20        14        20        14        14 
dram[1]:        16        16        17        16        14         9        10        12        11        28        13        14        14        22        14        14 
dram[2]:        16        16        16        16        17         8        20        13        10        21        15        13        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        14        13        15        18        19        12        20        14        14 
dram[4]:        16        16        17        16        10        14        12        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        17        13        12        16        16        15        17        18        16        16        12 
dram[6]:        17        16        16        16        17        13        22        11        16        19        12        16         9        12        15        16 
dram[7]:        16        16        17        16         8         8        14        12        16        18        13        14        22        10        16        15 
dram[8]:        16        16        16        16        13        10        15        10        12        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        14        17        21        12        18        21        12        15        16 
dram[10]:        16        16        16        16        11        18        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    143272    179744    424796    121948    135500    275504    278451    138501    187804    203918    161089    372516    140130    316414    278733    382921 
dram[1]:    132848    130246    285863     76915    135690    276130    244400    294364    203919    333440    377726    337351    389473    262586    173855    234454 
dram[2]:    130235    180576    200436    422204    146343    151077    281342    294364    283960    308126    393836    312388    337520    331572    169309    294366 
dram[3]:    130246    130234    106818    497852    252682    289156    342372    174595    283940    260495    213613    260776    240068    261961    177142    226632 
dram[4]:    156308    230345    112654    161328    256690    191211    270159    299579    283939    323768    230219    101777    130284    238764    184970    422277 
dram[5]:    132598    156303    162122    155785    330027    146427    148954    257128    155436    304782    139987    192337    302599    236494    174224    155823 
dram[6]:    156300    150284    101598    114617    187782    168871    182171    273976    273527    177366    445456    234876    197723    244698    390269    226633 
dram[7]:    135217    104199    363253    500051    255287    194028    292665    274096    273917    242503    267837    208311    129626    203515    273516    182901 
dram[8]:    133920    130253    135363    143276    252681    144229    302179    289154    166907    364700    266929    209124    419753    203524    160025    182994 
dram[9]:    425948    144572    187352    286860    199592    164489    239109    188017    244157    297151    196020    365158    200338    240088    168872    390756 
dram[10]:    132589    103516    170466    306200    283948    186280    234641    272581    363003    325622    390519    375120    264508    339809    489268    169330 
average row accesses per activate:
dram[0]:  2.487180  2.042553  2.341463  2.909091  2.612245  2.549020  2.615385  2.421053  2.769231  2.543860  2.317460  2.457627  2.410714  2.344828  3.179487  2.638298 
dram[1]:  2.086957  2.086957  2.365854  2.181818  2.461539  2.480769  2.421053  2.229508  2.636364  2.880000  2.636364  2.250000  2.392857  2.454545  2.442308  3.128205 
dram[2]:  1.811321  1.920000  2.526316  2.232558  2.931818  2.509804  2.379310  2.300000  2.754717  2.450000  2.196970  2.042253  2.734694  2.271186  2.883721  2.652174 
dram[3]:  2.042553  2.181818  2.232558  2.309524  2.388889  2.529412  2.322034  2.074627  3.085106  2.703704  2.400000  2.457627  2.775510  2.481482  2.510204  2.695652 
dram[4]:  2.133333  1.959184  2.204545  2.461539  2.782609  2.782609  2.140625  2.283333  2.265625  2.543860  2.285714  2.482759  2.436364  3.268293  2.673913  2.500000 
dram[5]:  2.086957  2.108696  2.552632  2.552632  2.782609  2.804348  2.379310  2.245902  2.769231  2.354839  2.409836  2.543860  2.627451  2.481482  2.460000  2.562500 
dram[6]:  2.204545  1.882353  2.133333  2.666667  2.580000  2.224138  3.044445  2.482143  2.377049  2.636364  2.117647  2.322581  2.161290  2.596154  2.460000  2.562500 
dram[7]:  2.042553  2.285714  2.425000  2.461539  2.169492  2.666667  2.283333  2.300000  3.200000  2.769231  2.416667  2.285714  2.755102  2.271186  2.571429  2.541667 
dram[8]:  2.285714  2.042553  2.232558  2.232558  2.263158  2.285714  2.622642  2.174603  2.716981  2.618182  2.149254  2.416667  2.508772  2.596154  2.551020  2.489796 
dram[9]:  2.232558  2.000000  2.000000  2.086957  2.977273  2.263158  2.300000  2.362069  2.685185  2.722222  2.571429  2.589286  2.851064  2.462963  2.733333  3.230769 
dram[10]:  2.285714  1.920000  2.285714  2.526316  2.263158  2.708333  2.653846  2.174603  2.880000  2.666667  2.265625  2.440678  2.462963  2.293103  2.904762  2.772727 
average row locality = 22144/9070 = 2.441455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        16        18        16        18        16        17        18        17        17        18        14        14 
dram[1]:         0         0         1         0        16        17        18        16        17        16        17        16        16        17        18        13 
dram[2]:         0         0         0         0        17        16        18        18        18        19        17        17        16        16        15        13 
dram[3]:         0         0         0         1        17        17        16        18        17        18        16        17        18        16        14        15 
dram[4]:         0         0         1         0        16        16        16        16        17        17        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        16        18        19        17        16        16        13        13 
dram[6]:         1         0         0         0        17        17        16        18        17        17        16        16        16        17        13        13 
dram[7]:         0         0         1         0        16        16        16        17        16        16        17        16        17        16        17        13 
dram[8]:         0         0         0         0        17        16        18        16        16        16        16        17        24        17        16        13 
dram[9]:         0         0         0         0        19        17        17        16        17        19        16        17        17        16        14        17 
dram[10]:         0         0         0         0        17        18        17        16        16        16        17        16        16        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 202/191 = 1.06
average mf latency per bank:
dram[0]:     155083    131878    305543    242824    252374    259065    167379    143108    133133    116648    144966    135371    142390    127706    171944    155545
dram[1]:     133672    125554    263700    263509    272506    268131    154007    141953    146923    138941    151570    130405    149056    134636    159185    162546
dram[2]:     124558    125447    240936    286347    271692    264968    152791    147396    129281    126887    138339    130217    135073    150394    134998    126654
dram[3]:     147465    168587    371994    345054    234042    237308    157583    140771    126489    129936    135391    128651    143426    131438    145066    127681
dram[4]:     154086    142656    351215    368672    201123    239338    159307    145129    132510    124848    123748    120785    144543    131735    144526    167578
dram[5]:     181139    145150    364341    352225    293940    286476    120561    144787    132909    155984    113020    121499    121115    106633    155209    157559
dram[6]:     161819    152036    339313    387686    255589    278089    134427    125382    138898    128525    116847    118848    102080    127914    168091    144009
dram[7]:     159769    146377    380174    344355    268764    266769    138190    129150    126673    127416    142340    129799    122615    116628    137437    150529
dram[8]:     148153    159718    275333    298769    272707    262401    154164    147105    114634    126115    145391    147267    133175    131239    150012    143768
dram[9]:     145797    164397    291426    270797    294781    309115    134114    123865    119830    107152    147794    140552    123685    120413    152070    146367
dram[10]:     150097    156899    271428    305029    263063    243575    145050    141451    113903    127966    132274    147986    125663    132667    165999    161934
maximum mf latency per bank:
dram[0]:     372290    372283    365892    365184    364462    364447    346279    360694    361255    311452    349107    349101    367090    367089    369706    367067
dram[1]:     372284    372267    366889    366941    364388    357180    338278    346005    340804    353336    336580    336474    367102    367108    369696    369710
dram[2]:     372269    346386    363846    365751    357938    364448    365193    371690    361173    361174    336366    336368    349276    367104    369716    369695
dram[3]:     372270    346351    365966    366116    364384    364386    368277    363701    360418    354128    336595    336597    348876    348153    369806    369816
dram[4]:     372270    322821    365886    366914    353506    364338    355697    356741    360738    361336    349118    349119    282182    367084    367133    369697
dram[5]:     372154    372299    366600    366679    364452    344084    358412    358299    360479    354082    336338    336340    367067    367084    364433    369697
dram[6]:     372299    346813    366843    366595    357190    364471    358425    348959    360295    360296    349119    318666    348463    348463    369698    367212
dram[7]:     372185    346272    366220    366308    364628    364633    341973    370195    351574    331613    348739    318381    348979    367104    369698    369699
dram[8]:     372300    372410    366301    365822    353538    353541    351513    362078    361307    351575    348853    348860    366976    348437    367133    367133
dram[9]:     372269    346836    356189    364899    364616    364633    348839    321883    351576    346534    349120    318267    349033    367085    369721    369706
dram[10]:     372269    372276    364601    366816    344045    353538    362627    361212    360607    360609    349128    349141    367090    367066    369706    369711
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020165 n_act=801 n_pre=785 n_req=2016 n_rd=7268 n_write=199 bw_util=0.002969
n_activity=38251 dram_eff=0.3904
bk0: 388a 5024977i bk1: 384a 5025345i bk2: 384a 5025524i bk3: 384a 5025206i bk4: 448a 5025216i bk5: 448a 5024811i bk6: 480a 5024913i bk7: 480a 5024205i bk8: 512a 5024491i bk9: 512a 5023975i bk10: 512a 5024291i bk11: 512a 5024267i bk12: 472a 5024870i bk13: 472a 5024351i bk14: 440a 5025137i bk15: 440a 5024997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020130 n_act=825 n_pre=809 n_req=2012 n_rd=7256 n_write=198 bw_util=0.002964
n_activity=38694 dram_eff=0.3853
bk0: 384a 5025075i bk1: 384a 5024790i bk2: 384a 5024859i bk3: 384a 5024680i bk4: 448a 5024781i bk5: 448a 5024556i bk6: 480a 5024526i bk7: 480a 5024431i bk8: 512a 5024386i bk9: 512a 5024354i bk10: 512a 5024722i bk11: 512a 5024150i bk12: 472a 5024668i bk13: 472a 5024658i bk14: 436a 5025213i bk15: 436a 5024998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0240214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020090 n_act=844 n_pre=828 n_req=2014 n_rd=7256 n_write=200 bw_util=0.002965
n_activity=39489 dram_eff=0.3776
bk0: 384a 5025247i bk1: 384a 5025088i bk2: 384a 5025340i bk3: 384a 5025234i bk4: 448a 5025426i bk5: 448a 5024984i bk6: 480a 5024442i bk7: 480a 5024291i bk8: 512a 5024686i bk9: 512a 5024290i bk10: 512a 5023943i bk11: 512a 5024113i bk12: 472a 5025417i bk13: 472a 5024761i bk14: 436a 5025435i bk15: 436a 5025096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0129418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020120 n_act=825 n_pre=809 n_req=2016 n_rd=7264 n_write=200 bw_util=0.002968
n_activity=38893 dram_eff=0.3838
bk0: 384a 5024940i bk1: 384a 5025043i bk2: 384a 5025175i bk3: 384a 5025080i bk4: 448a 5025355i bk5: 448a 5025023i bk6: 484a 5024441i bk7: 484a 5024088i bk8: 512a 5024533i bk9: 512a 5024267i bk10: 512a 5024234i bk11: 512a 5024118i bk12: 472a 5024586i bk13: 472a 5025137i bk14: 436a 5025175i bk15: 436a 5025165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0181394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020117 n_act=827 n_pre=811 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002968
n_activity=38698 dram_eff=0.3857
bk0: 384a 5024735i bk1: 384a 5024552i bk2: 384a 5024714i bk3: 384a 5024761i bk4: 448a 5024629i bk5: 448a 5024692i bk6: 484a 5023974i bk7: 484a 5023942i bk8: 512a 5024250i bk9: 512a 5023806i bk10: 512a 5024420i bk11: 512a 5023942i bk12: 472a 5024806i bk13: 472a 5024610i bk14: 440a 5024387i bk15: 440a 5024365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020137 n_act=814 n_pre=798 n_req=2015 n_rd=7272 n_write=197 bw_util=0.00297
n_activity=38528 dram_eff=0.3877
bk0: 384a 5025108i bk1: 384a 5025008i bk2: 384a 5025142i bk3: 384a 5024793i bk4: 448a 5025203i bk5: 448a 5024868i bk6: 484a 5024852i bk7: 484a 5024319i bk8: 512a 5024290i bk9: 512a 5024183i bk10: 512a 5023649i bk11: 512a 5023824i bk12: 472a 5024385i bk13: 472a 5024041i bk14: 440a 5024664i bk15: 440a 5025093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020082 n_act=843 n_pre=827 n_req=2012 n_rd=7272 n_write=194 bw_util=0.002969
n_activity=40677 dram_eff=0.3671
bk0: 384a 5024423i bk1: 384a 5024635i bk2: 384a 5024796i bk3: 384a 5024685i bk4: 448a 5025064i bk5: 448a 5025272i bk6: 484a 5025043i bk7: 484a 5024295i bk8: 512a 5024373i bk9: 512a 5024074i bk10: 512a 5023835i bk11: 512a 5024006i bk12: 472a 5024363i bk13: 472a 5024495i bk14: 440a 5024641i bk15: 440a 5024675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0216344
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020136 n_act=820 n_pre=804 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002966
n_activity=38985 dram_eff=0.3826
bk0: 384a 5025042i bk1: 384a 5025123i bk2: 384a 5024730i bk3: 384a 5024859i bk4: 448a 5024520i bk5: 448a 5024910i bk6: 484a 5024335i bk7: 484a 5024217i bk8: 512a 5024432i bk9: 512a 5024175i bk10: 512a 5023799i bk11: 512a 5023448i bk12: 472a 5024199i bk13: 472a 5024436i bk14: 436a 5025016i bk15: 436a 5024701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0219696
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020072 n_act=846 n_pre=830 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002971
n_activity=40416 dram_eff=0.3697
bk0: 384a 5025722i bk1: 384a 5025332i bk2: 384a 5025300i bk3: 384a 5025202i bk4: 448a 5025093i bk5: 448a 5025104i bk6: 484a 5024893i bk7: 484a 5024673i bk8: 512a 5024787i bk9: 512a 5024546i bk10: 512a 5024440i bk11: 512a 5024245i bk12: 476a 5024824i bk13: 472a 5024977i bk14: 436a 5025417i bk15: 436a 5025183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167491
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020158 n_act=809 n_pre=793 n_req=2016 n_rd=7256 n_write=202 bw_util=0.002966
n_activity=39243 dram_eff=0.3801
bk0: 384a 5025191i bk1: 384a 5024883i bk2: 384a 5025200i bk3: 384a 5025261i bk4: 448a 5025374i bk5: 448a 5024833i bk6: 484a 5024887i bk7: 484a 5024583i bk8: 512a 5024786i bk9: 512a 5024745i bk10: 512a 5024503i bk11: 512a 5024088i bk12: 468a 5024998i bk13: 468a 5024711i bk14: 436a 5025050i bk15: 436a 5024950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.023109
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5029218 n_nop=5020153 n_act=817 n_pre=801 n_req=2005 n_rd=7256 n_write=191 bw_util=0.002961
n_activity=39201 dram_eff=0.3799
bk0: 384a 5024935i bk1: 384a 5025117i bk2: 384a 5025391i bk3: 384a 5025132i bk4: 448a 5024482i bk5: 448a 5024952i bk6: 484a 5024366i bk7: 484a 5024345i bk8: 512a 5024314i bk9: 512a 5024260i bk10: 512a 5024077i bk11: 512a 5024148i bk12: 468a 5024798i bk13: 468a 5024584i bk14: 436a 5025357i bk15: 436a 5024834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0228451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[1]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[2]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[4]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[5]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[11]: Access = 53250, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[14]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 62082, Miss = 909, Miss_rate = 0.015, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[20]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3498
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.25122
	minimum = 6
	maximum = 26
Network latency average = 8.14478
	minimum = 6
	maximum = 24
Slowest packet = 2371411
Flit latency average = 7.93424
	minimum = 6
	maximum = 23
Slowest flit = 4077232
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.042314
	minimum = 0.0330579 (at node 3)
	maximum = 0.0495868 (at node 44)
Accepted packet rate average = 0.042314
	minimum = 0.0330579 (at node 3)
	maximum = 0.0495868 (at node 44)
Injected flit rate average = 0.0634711
	minimum = 0.0330579 (at node 3)
	maximum = 0.0991736 (at node 44)
Accepted flit rate average= 0.0634711
	minimum = 0.0475207 (at node 28)
	maximum = 0.0826446 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2933 (20 samples)
	minimum = 6 (20 samples)
	maximum = 325.2 (20 samples)
Network latency average = 20.0137 (20 samples)
	minimum = 6 (20 samples)
	maximum = 246.55 (20 samples)
Flit latency average = 21.0533 (20 samples)
	minimum = 6 (20 samples)
	maximum = 245.7 (20 samples)
Fragmentation average = 0.00532033 (20 samples)
	minimum = 0 (20 samples)
	maximum = 84.4 (20 samples)
Injected packet rate average = 0.0177255 (20 samples)
	minimum = 0.0131682 (20 samples)
	maximum = 0.0548707 (20 samples)
Accepted packet rate average = 0.0177255 (20 samples)
	minimum = 0.0131682 (20 samples)
	maximum = 0.0548707 (20 samples)
Injected flit rate average = 0.027208 (20 samples)
	minimum = 0.0164734 (20 samples)
	maximum = 0.0710575 (20 samples)
Accepted flit rate average = 0.027208 (20 samples)
	minimum = 0.0193211 (20 samples)
	maximum = 0.102601 (20 samples)
Injected packet size average = 1.53496 (20 samples)
Accepted packet size average = 1.53496 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 25 sec (5245 sec)
gpgpu_simulation_rate = 6015 (inst/sec)
gpgpu_simulation_rate = 1372 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 43474 Tlb_hit: 41060 Tlb_miss: 2414 Tlb_hit_rate: 0.944473
Shader1: Tlb_access: 45816 Tlb_hit: 43534 Tlb_miss: 2282 Tlb_hit_rate: 0.950192
Shader2: Tlb_access: 36832 Tlb_hit: 34877 Tlb_miss: 1955 Tlb_hit_rate: 0.946921
Shader3: Tlb_access: 41055 Tlb_hit: 39014 Tlb_miss: 2041 Tlb_hit_rate: 0.950286
Shader4: Tlb_access: 42326 Tlb_hit: 39898 Tlb_miss: 2428 Tlb_hit_rate: 0.942636
Shader5: Tlb_access: 43806 Tlb_hit: 41344 Tlb_miss: 2462 Tlb_hit_rate: 0.943798
Shader6: Tlb_access: 37936 Tlb_hit: 35853 Tlb_miss: 2083 Tlb_hit_rate: 0.945092
Shader7: Tlb_access: 45985 Tlb_hit: 43486 Tlb_miss: 2499 Tlb_hit_rate: 0.945656
Shader8: Tlb_access: 44576 Tlb_hit: 42215 Tlb_miss: 2361 Tlb_hit_rate: 0.947034
Shader9: Tlb_access: 44374 Tlb_hit: 42168 Tlb_miss: 2206 Tlb_hit_rate: 0.950286
Shader10: Tlb_access: 37734 Tlb_hit: 35406 Tlb_miss: 2328 Tlb_hit_rate: 0.938305
Shader11: Tlb_access: 42677 Tlb_hit: 40426 Tlb_miss: 2251 Tlb_hit_rate: 0.947255
Shader12: Tlb_access: 42467 Tlb_hit: 40156 Tlb_miss: 2311 Tlb_hit_rate: 0.945581
Shader13: Tlb_access: 46962 Tlb_hit: 44553 Tlb_miss: 2409 Tlb_hit_rate: 0.948703
Shader14: Tlb_access: 41369 Tlb_hit: 39224 Tlb_miss: 2145 Tlb_hit_rate: 0.948150
Shader15: Tlb_access: 38588 Tlb_hit: 36471 Tlb_miss: 2117 Tlb_hit_rate: 0.945138
Shader16: Tlb_access: 40972 Tlb_hit: 38870 Tlb_miss: 2102 Tlb_hit_rate: 0.948697
Shader17: Tlb_access: 47127 Tlb_hit: 44611 Tlb_miss: 2516 Tlb_hit_rate: 0.946612
Shader18: Tlb_access: 37976 Tlb_hit: 35744 Tlb_miss: 2232 Tlb_hit_rate: 0.941226
Shader19: Tlb_access: 40416 Tlb_hit: 38105 Tlb_miss: 2311 Tlb_hit_rate: 0.942820
Shader20: Tlb_access: 42863 Tlb_hit: 40641 Tlb_miss: 2222 Tlb_hit_rate: 0.948160
Shader21: Tlb_access: 43209 Tlb_hit: 41012 Tlb_miss: 2197 Tlb_hit_rate: 0.949154
Shader22: Tlb_access: 44499 Tlb_hit: 42079 Tlb_miss: 2420 Tlb_hit_rate: 0.945617
Shader23: Tlb_access: 44647 Tlb_hit: 42152 Tlb_miss: 2495 Tlb_hit_rate: 0.944117
Shader24: Tlb_access: 37479 Tlb_hit: 35524 Tlb_miss: 1955 Tlb_hit_rate: 0.947837
Shader25: Tlb_access: 37624 Tlb_hit: 35280 Tlb_miss: 2344 Tlb_hit_rate: 0.937699
Shader26: Tlb_access: 43002 Tlb_hit: 40543 Tlb_miss: 2459 Tlb_hit_rate: 0.942817
Shader27: Tlb_access: 42936 Tlb_hit: 40527 Tlb_miss: 2409 Tlb_hit_rate: 0.943893
Tlb_tot_access: 1178727 Tlb_tot_hit: 1114773, Tlb_tot_miss: 63954, Tlb_tot_hit_rate: 0.945743
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 289 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader1: Tlb_validate: 278 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader2: Tlb_validate: 267 Tlb_invalidate: 215 Tlb_evict: 0 Tlb_page_evict: 215
Shader3: Tlb_validate: 275 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader4: Tlb_validate: 279 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader5: Tlb_validate: 284 Tlb_invalidate: 219 Tlb_evict: 0 Tlb_page_evict: 219
Shader6: Tlb_validate: 264 Tlb_invalidate: 212 Tlb_evict: 0 Tlb_page_evict: 212
Shader7: Tlb_validate: 280 Tlb_invalidate: 219 Tlb_evict: 0 Tlb_page_evict: 219
Shader8: Tlb_validate: 274 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader9: Tlb_validate: 277 Tlb_invalidate: 212 Tlb_evict: 0 Tlb_page_evict: 212
Shader10: Tlb_validate: 274 Tlb_invalidate: 218 Tlb_evict: 0 Tlb_page_evict: 218
Shader11: Tlb_validate: 267 Tlb_invalidate: 207 Tlb_evict: 0 Tlb_page_evict: 207
Shader12: Tlb_validate: 279 Tlb_invalidate: 215 Tlb_evict: 0 Tlb_page_evict: 215
Shader13: Tlb_validate: 283 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader14: Tlb_validate: 282 Tlb_invalidate: 219 Tlb_evict: 0 Tlb_page_evict: 219
Shader15: Tlb_validate: 271 Tlb_invalidate: 212 Tlb_evict: 0 Tlb_page_evict: 212
Shader16: Tlb_validate: 271 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader17: Tlb_validate: 296 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader18: Tlb_validate: 276 Tlb_invalidate: 209 Tlb_evict: 0 Tlb_page_evict: 209
Shader19: Tlb_validate: 279 Tlb_invalidate: 224 Tlb_evict: 0 Tlb_page_evict: 224
Shader20: Tlb_validate: 275 Tlb_invalidate: 217 Tlb_evict: 0 Tlb_page_evict: 217
Shader21: Tlb_validate: 277 Tlb_invalidate: 218 Tlb_evict: 0 Tlb_page_evict: 218
Shader22: Tlb_validate: 288 Tlb_invalidate: 224 Tlb_evict: 0 Tlb_page_evict: 224
Shader23: Tlb_validate: 293 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader24: Tlb_validate: 268 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader25: Tlb_validate: 277 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader26: Tlb_validate: 297 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Shader27: Tlb_validate: 282 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Tlb_tot_valiate: 7802 Tlb_invalidate: 6109, Tlb_tot_evict: 0, Tlb_tot_evict page: 6109
========================================TLB statistics(threshing)==============================
Shader0: Page: 524877 Treshed: 2 | Page: 524924 Treshed: 1 | Page: 524950 Treshed: 1 | Page: 524952 Treshed: 1 | Page: 524980 Treshed: 2 | Page: 524989 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525068 Treshed: 1 | Page: 525123 Treshed: 1 | Page: 525124 Treshed: 1 | Page: 525125 Treshed: 1 | Page: 525207 Treshed: 1 | Page: 525209 Treshed: 2 | Page: 525238 Treshed: 1 | Page: 525287 Treshed: 1 | Page: 525288 Treshed: 1 | Page: 525292 Treshed: 1 | Page: 525294 Treshed: 1 | Page: 525320 Treshed: 1 | Page: 525376 Treshed: 1 | Page: 525377 Treshed: 1 | Page: 525378 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 1 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 70
Shader1: Page: 524897 Treshed: 2 | Page: 524925 Treshed: 2 | Page: 524951 Treshed: 1 | Page: 524953 Treshed: 1 | Page: 524979 Treshed: 1 | Page: 524981 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525127 Treshed: 1 | Page: 525129 Treshed: 1 | Page: 525211 Treshed: 1 | Page: 525212 Treshed: 1 | Page: 525213 Treshed: 1 | Page: 525296 Treshed: 1 | Page: 525297 Treshed: 1 | Page: 525381 Treshed: 1 | Page: 525382 Treshed: 1 | Page: 525391 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 66
Shader2: Page: 524896 Treshed: 1 | Page: 524898 Treshed: 1 | Page: 524926 Treshed: 1 | Page: 524963 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525073 Treshed: 1 | Page: 525123 Treshed: 1 | Page: 525124 Treshed: 1 | Page: 525129 Treshed: 1 | Page: 525131 Treshed: 1 | Page: 525132 Treshed: 2 | Page: 525214 Treshed: 1 | Page: 525299 Treshed: 1 | Page: 525300 Treshed: 2 | Page: 525327 Treshed: 1 | Page: 525378 Treshed: 1 | Page: 525379 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 65
Shader3: Page: 524955 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525049 Treshed: 1 | Page: 525132 Treshed: 2 | Page: 525135 Treshed: 1 | Page: 525161 Treshed: 1 | Page: 525217 Treshed: 1 | Page: 525218 Treshed: 1 | Page: 525303 Treshed: 2 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 56
Shader4: Page: 524900 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524954 Treshed: 1 | Page: 524956 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525165 Treshed: 1 | Page: 525216 Treshed: 1 | Page: 525220 Treshed: 1 | Page: 525222 Treshed: 1 | Page: 525305 Treshed: 1 | Page: 525306 Treshed: 1 | Page: 525392 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525619 Treshed: 2 | Total 57
Shader5: Page: 524871 Treshed: 2 | Page: 524873 Treshed: 1 | Page: 524882 Treshed: 1 | Page: 524901 Treshed: 1 | Page: 524927 Treshed: 1 | Page: 524957 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525055 Treshed: 1 | Page: 525139 Treshed: 1 | Page: 525141 Treshed: 1 | Page: 525165 Treshed: 1 | Page: 525216 Treshed: 1 | Page: 525219 Treshed: 1 | Page: 525224 Treshed: 1 | Page: 525225 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 2 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 2 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525619 Treshed: 2 | Total 64
Shader6: Page: 524874 Treshed: 1 | Page: 524900 Treshed: 1 | Page: 524958 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 4 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525058 Treshed: 1 | Page: 525059 Treshed: 2 | Page: 525060 Treshed: 1 | Page: 525085 Treshed: 1 | Page: 525143 Treshed: 1 | Page: 525169 Treshed: 1 | Page: 525227 Treshed: 1 | Page: 525256 Treshed: 1 | Page: 525276 Treshed: 1 | Page: 525311 Treshed: 1 | Page: 525312 Treshed: 1 | Page: 525338 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525619 Treshed: 2 | Total 63
Shader7: Page: 524875 Treshed: 1 | Page: 524903 Treshed: 2 | Page: 524940 Treshed: 1 | Page: 524957 Treshed: 1 | Page: 524959 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 4 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525139 Treshed: 1 | Page: 525147 Treshed: 1 | Page: 525194 Treshed: 1 | Page: 525223 Treshed: 1 | Page: 525225 Treshed: 1 | Page: 525308 Treshed: 1 | Page: 525309 Treshed: 1 | Page: 525315 Treshed: 1 | Page: 525413 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 66
Shader8: Page: 524876 Treshed: 2 | Page: 524904 Treshed: 1 | Page: 524958 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525066 Treshed: 1 | Page: 525091 Treshed: 1 | Page: 525113 Treshed: 1 | Page: 525144 Treshed: 1 | Page: 525147 Treshed: 1 | Page: 525148 Treshed: 2 | Page: 525149 Treshed: 1 | Page: 525175 Treshed: 1 | Page: 525233 Treshed: 1 | Page: 525234 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 60
Shader9: Page: 524877 Treshed: 2 | Page: 524970 Treshed: 1 | Page: 524997 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525060 Treshed: 1 | Page: 525061 Treshed: 1 | Page: 525151 Treshed: 1 | Page: 525153 Treshed: 1 | Page: 525199 Treshed: 1 | Page: 525321 Treshed: 1 | Page: 525322 Treshed: 1 | Page: 525385 Treshed: 1 | Page: 525387 Treshed: 1 | Page: 525428 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 61
Shader10: Page: 524878 Treshed: 1 | Page: 524904 Treshed: 1 | Page: 524906 Treshed: 1 | Page: 524915 Treshed: 1 | Page: 524934 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 524962 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525066 Treshed: 1 | Page: 525070 Treshed: 1 | Page: 525072 Treshed: 2 | Page: 525147 Treshed: 1 | Page: 525148 Treshed: 1 | Page: 525153 Treshed: 1 | Page: 525154 Treshed: 1 | Page: 525155 Treshed: 1 | Page: 525181 Treshed: 1 | Page: 525182 Treshed: 1 | Page: 525238 Treshed: 2 | Page: 525239 Treshed: 1 | Page: 525240 Treshed: 2 | Page: 525318 Treshed: 1 | Page: 525322 Treshed: 1 | Page: 525323 Treshed: 1 | Page: 525370 Treshed: 1 | Page: 525371 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 72
Shader11: Page: 524879 Treshed: 2 | Page: 524907 Treshed: 2 | Page: 524935 Treshed: 1 | Page: 524963 Treshed: 1 | Page: 524972 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 4 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525074 Treshed: 3 | Page: 525123 Treshed: 1 | Page: 525237 Treshed: 1 | Page: 525241 Treshed: 1 | Page: 525243 Treshed: 2 | Page: 525326 Treshed: 1 | Page: 525327 Treshed: 1 | Page: 525373 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 60
Shader12: Page: 524889 Treshed: 1 | Page: 524936 Treshed: 1 | Page: 524945 Treshed: 1 | Page: 524964 Treshed: 1 | Page: 524992 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 4 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525123 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525160 Treshed: 1 | Page: 525189 Treshed: 1 | Page: 525241 Treshed: 1 | Page: 525245 Treshed: 2 | Page: 525246 Treshed: 1 | Page: 525329 Treshed: 1 | Page: 525331 Treshed: 2 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 63
Shader13: Page: 524909 Treshed: 1 | Page: 524937 Treshed: 3 | Page: 524965 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 4 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525081 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525157 Treshed: 1 | Page: 525158 Treshed: 1 | Page: 525165 Treshed: 1 | Page: 525189 Treshed: 2 | Page: 525190 Treshed: 1 | Page: 525247 Treshed: 2 | Page: 525249 Treshed: 1 | Page: 525331 Treshed: 1 | Page: 525360 Treshed: 1 | Page: 525424 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525619 Treshed: 2 | Total 66
Shader14: Page: 524910 Treshed: 1 | Page: 524938 Treshed: 2 | Page: 524966 Treshed: 1 | Page: 524993 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525076 Treshed: 1 | Page: 525084 Treshed: 1 | Page: 525109 Treshed: 1 | Page: 525167 Treshed: 1 | Page: 525168 Treshed: 1 | Page: 525193 Treshed: 1 | Page: 525250 Treshed: 1 | Page: 525252 Treshed: 2 | Page: 525253 Treshed: 1 | Page: 525278 Treshed: 1 | Page: 525335 Treshed: 1 | Page: 525336 Treshed: 1 | Page: 525364 Treshed: 2 | Page: 525415 Treshed: 1 | Page: 525417 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 2 | Page: 525585 Treshed: 1 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 66
Shader15: Page: 524937 Treshed: 2 | Page: 524939 Treshed: 1 | Page: 524967 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525049 Treshed: 1 | Page: 525085 Treshed: 1 | Page: 525086 Treshed: 1 | Page: 525087 Treshed: 1 | Page: 525114 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525169 Treshed: 1 | Page: 525170 Treshed: 1 | Page: 525197 Treshed: 1 | Page: 525253 Treshed: 1 | Page: 525255 Treshed: 1 | Page: 525338 Treshed: 1 | Page: 525364 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 58
Shader16: Page: 524884 Treshed: 1 | Page: 524893 Treshed: 1 | Page: 524912 Treshed: 1 | Page: 524921 Treshed: 1 | Page: 524940 Treshed: 1 | Page: 524949 Treshed: 1 | Page: 524968 Treshed: 1 | Page: 524977 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525083 Treshed: 1 | Page: 525087 Treshed: 1 | Page: 525090 Treshed: 1 | Page: 525114 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525198 Treshed: 1 | Page: 525220 Treshed: 1 | Page: 525256 Treshed: 1 | Page: 525257 Treshed: 1 | Page: 525304 Treshed: 1 | Page: 525342 Treshed: 1 | Page: 525418 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 61
Shader17: Page: 524885 Treshed: 2 | Page: 524911 Treshed: 1 | Page: 524913 Treshed: 1 | Page: 524969 Treshed: 2 | Page: 524994 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525087 Treshed: 1 | Page: 525119 Treshed: 1 | Page: 525140 Treshed: 1 | Page: 525169 Treshed: 1 | Page: 525170 Treshed: 1 | Page: 525176 Treshed: 1 | Page: 525261 Treshed: 1 | Page: 525344 Treshed: 1 | Page: 525345 Treshed: 1 | Page: 525419 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 64
Shader18: Page: 524884 Treshed: 1 | Page: 524886 Treshed: 1 | Page: 524914 Treshed: 2 | Page: 524942 Treshed: 1 | Page: 524970 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525090 Treshed: 1 | Page: 525121 Treshed: 1 | Page: 525178 Treshed: 2 | Page: 525206 Treshed: 1 | Page: 525259 Treshed: 1 | Page: 525262 Treshed: 1 | Page: 525263 Treshed: 1 | Page: 525346 Treshed: 2 | Page: 525349 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525619 Treshed: 2 | Total 62
Shader19: Page: 524887 Treshed: 2 | Page: 524941 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 524971 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525098 Treshed: 1 | Page: 525126 Treshed: 1 | Page: 525177 Treshed: 1 | Page: 525181 Treshed: 1 | Page: 525182 Treshed: 2 | Page: 525183 Treshed: 1 | Page: 525208 Treshed: 1 | Page: 525209 Treshed: 1 | Page: 525259 Treshed: 1 | Page: 525266 Treshed: 1 | Page: 525292 Treshed: 1 | Page: 525295 Treshed: 1 | Page: 525349 Treshed: 1 | Page: 525351 Treshed: 1 | Page: 525352 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 63
Shader20: Page: 524888 Treshed: 1 | Page: 524972 Treshed: 1 | Page: 524984 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525065 Treshed: 1 | Page: 525099 Treshed: 1 | Page: 525101 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525129 Treshed: 1 | Page: 525179 Treshed: 1 | Page: 525183 Treshed: 1 | Page: 525185 Treshed: 1 | Page: 525211 Treshed: 1 | Page: 525213 Treshed: 1 | Page: 525269 Treshed: 1 | Page: 525271 Treshed: 1 | Page: 525348 Treshed: 1 | Page: 525352 Treshed: 1 | Page: 525354 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 60
Shader21: Page: 524915 Treshed: 1 | Page: 524917 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 524961 Treshed: 1 | Page: 524973 Treshed: 1 | Page: 524989 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525068 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525103 Treshed: 2 | Page: 525104 Treshed: 1 | Page: 525105 Treshed: 1 | Page: 525129 Treshed: 1 | Page: 525187 Treshed: 1 | Page: 525188 Treshed: 1 | Page: 525189 Treshed: 1 | Page: 525274 Treshed: 2 | Page: 525355 Treshed: 1 | Page: 525356 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525404 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 65
Shader22: Page: 524888 Treshed: 1 | Page: 524890 Treshed: 1 | Page: 524918 Treshed: 1 | Page: 524927 Treshed: 1 | Page: 524944 Treshed: 1 | Page: 524946 Treshed: 1 | Page: 524988 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525072 Treshed: 1 | Page: 525099 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525106 Treshed: 1 | Page: 525133 Treshed: 1 | Page: 525189 Treshed: 1 | Page: 525190 Treshed: 1 | Page: 525191 Treshed: 1 | Page: 525192 Treshed: 1 | Page: 525219 Treshed: 1 | Page: 525268 Treshed: 1 | Page: 525274 Treshed: 2 | Page: 525358 Treshed: 2 | Page: 525359 Treshed: 1 | Page: 525360 Treshed: 1 | Page: 525385 Treshed: 2 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525619 Treshed: 2 | Total 70
Shader23: Page: 524889 Treshed: 1 | Page: 524891 Treshed: 1 | Page: 524917 Treshed: 1 | Page: 524975 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525103 Treshed: 1 | Page: 525104 Treshed: 1 | Page: 525108 Treshed: 1 | Page: 525111 Treshed: 1 | Page: 525188 Treshed: 1 | Page: 525194 Treshed: 1 | Page: 525195 Treshed: 1 | Page: 525222 Treshed: 1 | Page: 525241 Treshed: 1 | Page: 525278 Treshed: 1 | Page: 525279 Treshed: 2 | Page: 525280 Treshed: 1 | Page: 525357 Treshed: 1 | Page: 525361 Treshed: 1 | Page: 525362 Treshed: 1 | Page: 525363 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525424 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 72
Shader24: Page: 524890 Treshed: 1 | Page: 524948 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525078 Treshed: 1 | Page: 525107 Treshed: 1 | Page: 525111 Treshed: 1 | Page: 525112 Treshed: 1 | Page: 525113 Treshed: 1 | Page: 525114 Treshed: 1 | Page: 525141 Treshed: 1 | Page: 525195 Treshed: 1 | Page: 525196 Treshed: 1 | Page: 525198 Treshed: 1 | Page: 525224 Treshed: 1 | Page: 525280 Treshed: 1 | Page: 525281 Treshed: 1 | Page: 525357 Treshed: 1 | Page: 525366 Treshed: 2 | Page: 525367 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 2 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 65
Shader25: Page: 524891 Treshed: 1 | Page: 524893 Treshed: 2 | Page: 524919 Treshed: 1 | Page: 524921 Treshed: 1 | Page: 524949 Treshed: 2 | Page: 524975 Treshed: 1 | Page: 524977 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525079 Treshed: 1 | Page: 525110 Treshed: 1 | Page: 525111 Treshed: 1 | Page: 525114 Treshed: 1 | Page: 525115 Treshed: 1 | Page: 525117 Treshed: 1 | Page: 525142 Treshed: 1 | Page: 525198 Treshed: 1 | Page: 525201 Treshed: 2 | Page: 525247 Treshed: 1 | Page: 525284 Treshed: 1 | Page: 525286 Treshed: 2 | Page: 525367 Treshed: 1 | Page: 525368 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525570 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 71
Shader26: Page: 524892 Treshed: 1 | Page: 524894 Treshed: 1 | Page: 524948 Treshed: 1 | Page: 524978 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525111 Treshed: 1 | Page: 525114 Treshed: 1 | Page: 525119 Treshed: 1 | Page: 525145 Treshed: 1 | Page: 525168 Treshed: 1 | Page: 525196 Treshed: 1 | Page: 525201 Treshed: 2 | Page: 525203 Treshed: 1 | Page: 525204 Treshed: 1 | Page: 525251 Treshed: 1 | Page: 525286 Treshed: 2 | Page: 525288 Treshed: 1 | Page: 525289 Treshed: 1 | Page: 525370 Treshed: 2 | Page: 525371 Treshed: 1 | Page: 525373 Treshed: 1 | Page: 525423 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 2 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525595 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525602 Treshed: 1 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 71
Shader27: Page: 524893 Treshed: 1 | Page: 524895 Treshed: 2 | Page: 524904 Treshed: 1 | Page: 524923 Treshed: 2 | Page: 524951 Treshed: 1 | Page: 524979 Treshed: 2 | Page: 524983 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525024 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525027 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525034 Treshed: 2 | Page: 525036 Treshed: 1 | Page: 525037 Treshed: 1 | Page: 525114 Treshed: 2 | Page: 525120 Treshed: 1 | Page: 525123 Treshed: 1 | Page: 525204 Treshed: 1 | Page: 525207 Treshed: 1 | Page: 525289 Treshed: 2 | Page: 525291 Treshed: 1 | Page: 525292 Treshed: 1 | Page: 525319 Treshed: 1 | Page: 525373 Treshed: 1 | Page: 525375 Treshed: 1 | Page: 525376 Treshed: 1 | Page: 525386 Treshed: 1 | Page: 525560 Treshed: 1 | Page: 525563 Treshed: 1 | Page: 525564 Treshed: 1 | Page: 525567 Treshed: 1 | Page: 525571 Treshed: 1 | Page: 525574 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525585 Treshed: 1 | Page: 525587 Treshed: 1 | Page: 525589 Treshed: 1 | Page: 525593 Treshed: 1 | Page: 525598 Treshed: 1 | Page: 525602 Treshed: 2 | Page: 525606 Treshed: 2 | Page: 525607 Treshed: 1 | Page: 525612 Treshed: 1 | Page: 525613 Treshed: 1 | Page: 525616 Treshed: 1 | Page: 525617 Treshed: 1 | Page: 525619 Treshed: 2 | Total 69
Tlb_tot_thresh: 1806
========================================Page fault statistics==============================
Shader0: Page_table_access:2414 Page_hit: 1402 Page_miss: 1012 Page_hit_rate: 0.580779 Page_fault: 34 Page_pending: 978
Shader1: Page_table_access:2282 Page_hit: 1313 Page_miss: 969 Page_hit_rate: 0.575372 Page_fault: 39 Page_pending: 930
Shader2: Page_table_access:1955 Page_hit: 1163 Page_miss: 792 Page_hit_rate: 0.594885 Page_fault: 30 Page_pending: 762
Shader3: Page_table_access:2041 Page_hit: 1207 Page_miss: 834 Page_hit_rate: 0.591377 Page_fault: 24 Page_pending: 810
Shader4: Page_table_access:2428 Page_hit: 1350 Page_miss: 1078 Page_hit_rate: 0.556013 Page_fault: 29 Page_pending: 1049
Shader5: Page_table_access:2462 Page_hit: 1360 Page_miss: 1102 Page_hit_rate: 0.552396 Page_fault: 34 Page_pending: 1068
Shader6: Page_table_access:2083 Page_hit: 1242 Page_miss: 841 Page_hit_rate: 0.596255 Page_fault: 27 Page_pending: 814
Shader7: Page_table_access:2499 Page_hit: 1347 Page_miss: 1152 Page_hit_rate: 0.539016 Page_fault: 32 Page_pending: 1120
Shader8: Page_table_access:2361 Page_hit: 1328 Page_miss: 1033 Page_hit_rate: 0.562474 Page_fault: 28 Page_pending: 1005
Shader9: Page_table_access:2206 Page_hit: 1295 Page_miss: 911 Page_hit_rate: 0.587035 Page_fault: 36 Page_pending: 875
Shader10: Page_table_access:2329 Page_hit: 1185 Page_miss: 1144 Page_hit_rate: 0.508802 Page_fault: 40 Page_pending: 1104
Shader11: Page_table_access:2251 Page_hit: 1091 Page_miss: 1160 Page_hit_rate: 0.484673 Page_fault: 31 Page_pending: 1129
Shader12: Page_table_access:2311 Page_hit: 1463 Page_miss: 848 Page_hit_rate: 0.633059 Page_fault: 26 Page_pending: 822
Shader13: Page_table_access:2409 Page_hit: 1473 Page_miss: 936 Page_hit_rate: 0.611457 Page_fault: 30 Page_pending: 906
Shader14: Page_table_access:2145 Page_hit: 1065 Page_miss: 1080 Page_hit_rate: 0.496504 Page_fault: 41 Page_pending: 1039
Shader15: Page_table_access:2117 Page_hit: 1187 Page_miss: 930 Page_hit_rate: 0.560699 Page_fault: 33 Page_pending: 897
Shader16: Page_table_access:2103 Page_hit: 1155 Page_miss: 948 Page_hit_rate: 0.549215 Page_fault: 47 Page_pending: 901
Shader17: Page_table_access:2516 Page_hit: 1327 Page_miss: 1189 Page_hit_rate: 0.527424 Page_fault: 40 Page_pending: 1149
Shader18: Page_table_access:2232 Page_hit: 1232 Page_miss: 1000 Page_hit_rate: 0.551971 Page_fault: 31 Page_pending: 969
Shader19: Page_table_access:2311 Page_hit: 1376 Page_miss: 935 Page_hit_rate: 0.595413 Page_fault: 41 Page_pending: 894
Shader20: Page_table_access:2222 Page_hit: 1431 Page_miss: 791 Page_hit_rate: 0.644014 Page_fault: 23 Page_pending: 768
Shader21: Page_table_access:2198 Page_hit: 1439 Page_miss: 759 Page_hit_rate: 0.654686 Page_fault: 32 Page_pending: 726
Shader22: Page_table_access:2421 Page_hit: 1423 Page_miss: 998 Page_hit_rate: 0.587774 Page_fault: 30 Page_pending: 968
Shader23: Page_table_access:2495 Page_hit: 1458 Page_miss: 1037 Page_hit_rate: 0.584369 Page_fault: 33 Page_pending: 1004
Shader24: Page_table_access:1955 Page_hit: 1153 Page_miss: 802 Page_hit_rate: 0.589770 Page_fault: 27 Page_pending: 775
Shader25: Page_table_access:2344 Page_hit: 1214 Page_miss: 1130 Page_hit_rate: 0.517918 Page_fault: 32 Page_pending: 1098
Shader26: Page_table_access:2459 Page_hit: 1468 Page_miss: 991 Page_hit_rate: 0.596991 Page_fault: 39 Page_pending: 952
Shader27: Page_table_access:2409 Page_hit: 1382 Page_miss: 1027 Page_hit_rate: 0.573682 Page_fault: 37 Page_pending: 990
Page_talbe_tot_access: 63958 Page_tot_hit: 36529, Page_tot_miss 27429, Page_tot_hit_rate: 0.571140 Page_tot_fault: 926 Page_tot_pending: 26502
Total_memory_access_page_fault: 15, Average_latency 2885277.500000
========================================Page threshing statistics==============================
Page_validate: 1407 Page_evict_diry: 62 Page_evict_not_diry: 764
Page: 524870 Treshed: 2
Page: 524871 Treshed: 2
Page: 524872 Treshed: 1
Page: 524873 Treshed: 1
Page: 524874 Treshed: 1
Page: 524875 Treshed: 1
Page: 524876 Treshed: 2
Page: 524877 Treshed: 5
Page: 524878 Treshed: 2
Page: 524879 Treshed: 2
Page: 524882 Treshed: 1
Page: 524884 Treshed: 2
Page: 524885 Treshed: 2
Page: 524886 Treshed: 1
Page: 524887 Treshed: 3
Page: 524888 Treshed: 2
Page: 524889 Treshed: 2
Page: 524890 Treshed: 2
Page: 524891 Treshed: 2
Page: 524892 Treshed: 1
Page: 524893 Treshed: 4
Page: 524894 Treshed: 1
Page: 524895 Treshed: 3
Page: 524896 Treshed: 1
Page: 524897 Treshed: 2
Page: 524898 Treshed: 1
Page: 524900 Treshed: 2
Page: 524901 Treshed: 1
Page: 524903 Treshed: 2
Page: 524904 Treshed: 3
Page: 524906 Treshed: 1
Page: 524907 Treshed: 2
Page: 524909 Treshed: 1
Page: 524910 Treshed: 1
Page: 524911 Treshed: 1
Page: 524912 Treshed: 1
Page: 524913 Treshed: 1
Page: 524914 Treshed: 2
Page: 524915 Treshed: 2
Page: 524917 Treshed: 2
Page: 524918 Treshed: 1
Page: 524919 Treshed: 1
Page: 524921 Treshed: 2
Page: 524923 Treshed: 2
Page: 524924 Treshed: 1
Page: 524925 Treshed: 3
Page: 524926 Treshed: 1
Page: 524927 Treshed: 3
Page: 524928 Treshed: 1
Page: 524929 Treshed: 1
Page: 524934 Treshed: 1
Page: 524935 Treshed: 1
Page: 524936 Treshed: 1
Page: 524937 Treshed: 5
Page: 524938 Treshed: 2
Page: 524939 Treshed: 1
Page: 524940 Treshed: 2
Page: 524941 Treshed: 1
Page: 524942 Treshed: 1
Page: 524943 Treshed: 3
Page: 524944 Treshed: 1
Page: 524945 Treshed: 2
Page: 524946 Treshed: 1
Page: 524948 Treshed: 2
Page: 524949 Treshed: 3
Page: 524951 Treshed: 2
Page: 524952 Treshed: 1
Page: 524953 Treshed: 1
Page: 524954 Treshed: 1
Page: 524955 Treshed: 3
Page: 524956 Treshed: 2
Page: 524957 Treshed: 2
Page: 524958 Treshed: 2
Page: 524959 Treshed: 3
Page: 524960 Treshed: 1
Page: 524961 Treshed: 1
Page: 524962 Treshed: 2
Page: 524963 Treshed: 2
Page: 524964 Treshed: 1
Page: 524965 Treshed: 2
Page: 524966 Treshed: 2
Page: 524967 Treshed: 2
Page: 524968 Treshed: 1
Page: 524969 Treshed: 2
Page: 524970 Treshed: 2
Page: 524971 Treshed: 1
Page: 524972 Treshed: 2
Page: 524973 Treshed: 1
Page: 524975 Treshed: 2
Page: 524977 Treshed: 2
Page: 524978 Treshed: 2
Page: 524979 Treshed: 3
Page: 524980 Treshed: 2
Page: 524981 Treshed: 1
Page: 524983 Treshed: 3
Page: 524984 Treshed: 2
Page: 524986 Treshed: 1
Page: 524987 Treshed: 2
Page: 524988 Treshed: 1
Page: 524989 Treshed: 1
Page: 524990 Treshed: 2
Page: 524992 Treshed: 2
Page: 524993 Treshed: 2
Page: 524994 Treshed: 5
Page: 524995 Treshed: 1
Page: 524996 Treshed: 1
Page: 524997 Treshed: 2
Page: 524998 Treshed: 1
Page: 524999 Treshed: 3
Page: 525000 Treshed: 1
Page: 525003 Treshed: 1
Page: 525004 Treshed: 2
Page: 525006 Treshed: 1
Page: 525007 Treshed: 1
Page: 525008 Treshed: 4
Page: 525011 Treshed: 1
Page: 525013 Treshed: 2
Page: 525024 Treshed: 1
Page: 525026 Treshed: 1
Page: 525027 Treshed: 1
Page: 525031 Treshed: 1
Page: 525032 Treshed: 1
Page: 525034 Treshed: 2
Page: 525036 Treshed: 1
Page: 525037 Treshed: 1
Page: 525047 Treshed: 1
Page: 525048 Treshed: 2
Page: 525049 Treshed: 2
Page: 525051 Treshed: 1
Page: 525052 Treshed: 1
Page: 525053 Treshed: 2
Page: 525055 Treshed: 1
Page: 525057 Treshed: 1
Page: 525058 Treshed: 2
Page: 525059 Treshed: 2
Page: 525060 Treshed: 2
Page: 525061 Treshed: 1
Page: 525063 Treshed: 1
Page: 525064 Treshed: 1
Page: 525065 Treshed: 1
Page: 525066 Treshed: 2
Page: 525068 Treshed: 3
Page: 525069 Treshed: 1
Page: 525070 Treshed: 2
Page: 525071 Treshed: 2
Page: 525072 Treshed: 3
Page: 525073 Treshed: 2
Page: 525074 Treshed: 3
Page: 525075 Treshed: 1
Page: 525076 Treshed: 2
Page: 525077 Treshed: 1
Page: 525078 Treshed: 2
Page: 525079 Treshed: 2
Page: 525080 Treshed: 1
Page: 525081 Treshed: 2
Page: 525082 Treshed: 1
Page: 525083 Treshed: 1
Page: 525084 Treshed: 3
Page: 525085 Treshed: 1
Page: 525086 Treshed: 1
Page: 525087 Treshed: 3
Page: 525090 Treshed: 2
Page: 525091 Treshed: 1
Page: 525092 Treshed: 1
Page: 525093 Treshed: 1
Page: 525098 Treshed: 1
Page: 525099 Treshed: 2
Page: 525101 Treshed: 2
Page: 525102 Treshed: 2
Page: 525103 Treshed: 3
Page: 525104 Treshed: 2
Page: 525105 Treshed: 2
Page: 525106 Treshed: 2
Page: 525107 Treshed: 1
Page: 525108 Treshed: 2
Page: 525109 Treshed: 1
Page: 525111 Treshed: 2
Page: 525112 Treshed: 2
Page: 525113 Treshed: 2
Page: 525114 Treshed: 1
Page: 525115 Treshed: 1
Page: 525116 Treshed: 1
Page: 525117 Treshed: 1
Page: 525119 Treshed: 2
Page: 525120 Treshed: 1
Page: 525121 Treshed: 2
Page: 525122 Treshed: 1
Page: 525123 Treshed: 3
Page: 525124 Treshed: 1
Page: 525125 Treshed: 3
Page: 525126 Treshed: 2
Page: 525127 Treshed: 1
Page: 525128 Treshed: 1
Page: 525129 Treshed: 2
Page: 525130 Treshed: 1
Page: 525131 Treshed: 1
Page: 525132 Treshed: 2
Page: 525133 Treshed: 1
Page: 525135 Treshed: 2
Page: 525136 Treshed: 1
Page: 525138 Treshed: 1
Page: 525139 Treshed: 2
Page: 525140 Treshed: 1
Page: 525141 Treshed: 2
Page: 525142 Treshed: 1
Page: 525143 Treshed: 1
Page: 525145 Treshed: 1
Page: 525146 Treshed: 1
Page: 525147 Treshed: 3
Page: 525148 Treshed: 3
Page: 525149 Treshed: 1
Page: 525151 Treshed: 1
Page: 525153 Treshed: 1
Page: 525154 Treshed: 1
Page: 525155 Treshed: 2
Page: 525156 Treshed: 1
Page: 525157 Treshed: 1
Page: 525158 Treshed: 1
Page: 525160 Treshed: 2
Page: 525161 Treshed: 2
Page: 525163 Treshed: 1
Page: 525165 Treshed: 3
Page: 525167 Treshed: 2
Page: 525168 Treshed: 2
Page: 525169 Treshed: 3
Page: 525170 Treshed: 3
Page: 525171 Treshed: 1
Page: 525175 Treshed: 2
Page: 525176 Treshed: 1
Page: 525177 Treshed: 2
Page: 525178 Treshed: 3
Page: 525181 Treshed: 2
Page: 525182 Treshed: 4
Page: 525183 Treshed: 1
Page: 525184 Treshed: 1
Page: 525185 Treshed: 3
Page: 525186 Treshed: 1
Page: 525187 Treshed: 1
Page: 525188 Treshed: 3
Page: 525189 Treshed: 4
Page: 525190 Treshed: 2
Page: 525191 Treshed: 2
Page: 525192 Treshed: 2
Page: 525193 Treshed: 1
Page: 525194 Treshed: 3
Page: 525195 Treshed: 2
Page: 525196 Treshed: 2
Page: 525197 Treshed: 1
Page: 525198 Treshed: 2
Page: 525199 Treshed: 1
Page: 525200 Treshed: 1
Page: 525201 Treshed: 2
Page: 525202 Treshed: 2
Page: 525203 Treshed: 1
Page: 525204 Treshed: 2
Page: 525205 Treshed: 2
Page: 525206 Treshed: 1
Page: 525207 Treshed: 1
Page: 525208 Treshed: 1
Page: 525209 Treshed: 3
Page: 525210 Treshed: 2
Page: 525211 Treshed: 2
Page: 525212 Treshed: 1
Page: 525213 Treshed: 2
Page: 525214 Treshed: 1
Page: 525216 Treshed: 1
Page: 525217 Treshed: 2
Page: 525218 Treshed: 1
Page: 525219 Treshed: 3
Page: 525220 Treshed: 3
Page: 525222 Treshed: 2
Page: 525223 Treshed: 2
Page: 525224 Treshed: 2
Page: 525225 Treshed: 3
Page: 525226 Treshed: 1
Page: 525227 Treshed: 2
Page: 525228 Treshed: 1
Page: 525229 Treshed: 1
Page: 525231 Treshed: 1
Page: 525233 Treshed: 2
Page: 525234 Treshed: 1
Page: 525235 Treshed: 1
Page: 525237 Treshed: 2
Page: 525238 Treshed: 3
Page: 525239 Treshed: 1
Page: 525240 Treshed: 2
Page: 525241 Treshed: 3
Page: 525243 Treshed: 2
Page: 525244 Treshed: 1
Page: 525245 Treshed: 2
Page: 525246 Treshed: 2
Page: 525247 Treshed: 3
Page: 525248 Treshed: 1
Page: 525249 Treshed: 2
Page: 525250 Treshed: 1
Page: 525251 Treshed: 1
Page: 525252 Treshed: 2
Page: 525253 Treshed: 1
Page: 525255 Treshed: 2
Page: 525256 Treshed: 1
Page: 525257 Treshed: 3
Page: 525259 Treshed: 2
Page: 525260 Treshed: 1
Page: 525261 Treshed: 1
Page: 525262 Treshed: 2
Page: 525263 Treshed: 1
Page: 525264 Treshed: 1
Page: 525265 Treshed: 2
Page: 525266 Treshed: 2
Page: 525268 Treshed: 1
Page: 525269 Treshed: 1
Page: 525271 Treshed: 1
Page: 525274 Treshed: 2
Page: 525276 Treshed: 1
Page: 525277 Treshed: 1
Page: 525278 Treshed: 3
Page: 525279 Treshed: 4
Page: 525280 Treshed: 1
Page: 525281 Treshed: 1
Page: 525284 Treshed: 1
Page: 525286 Treshed: 4
Page: 525287 Treshed: 1
Page: 525288 Treshed: 2
Page: 525289 Treshed: 2
Page: 525291 Treshed: 3
Page: 525292 Treshed: 3
Page: 525293 Treshed: 1
Page: 525294 Treshed: 1
Page: 525295 Treshed: 1
Page: 525296 Treshed: 2
Page: 525297 Treshed: 2
Page: 525298 Treshed: 2
Page: 525299 Treshed: 2
Page: 525300 Treshed: 3
Page: 525303 Treshed: 3
Page: 525304 Treshed: 1
Page: 525305 Treshed: 1
Page: 525306 Treshed: 1
Page: 525307 Treshed: 1
Page: 525308 Treshed: 2
Page: 525309 Treshed: 1
Page: 525311 Treshed: 2
Page: 525312 Treshed: 1
Page: 525314 Treshed: 2
Page: 525315 Treshed: 2
Page: 525317 Treshed: 2
Page: 525318 Treshed: 1
Page: 525319 Treshed: 1
Page: 525320 Treshed: 1
Page: 525321 Treshed: 1
Page: 525322 Treshed: 1
Page: 525323 Treshed: 1
Page: 525326 Treshed: 1
Page: 525327 Treshed: 2
Page: 525329 Treshed: 2
Page: 525331 Treshed: 3
Page: 525332 Treshed: 1
Page: 525335 Treshed: 2
Page: 525336 Treshed: 2
Page: 525337 Treshed: 1
Page: 525338 Treshed: 2
Page: 525339 Treshed: 1
Page: 525341 Treshed: 1
Page: 525342 Treshed: 1
Page: 525344 Treshed: 2
Page: 525345 Treshed: 1
Page: 525346 Treshed: 2
Page: 525348 Treshed: 2
Page: 525349 Treshed: 2
Page: 525351 Treshed: 1
Page: 525352 Treshed: 2
Page: 525354 Treshed: 2
Page: 525355 Treshed: 2
Page: 525356 Treshed: 2
Page: 525357 Treshed: 1
Page: 525358 Treshed: 2
Page: 525359 Treshed: 1
Page: 525360 Treshed: 2
Page: 525361 Treshed: 2
Page: 525362 Treshed: 1
Page: 525363 Treshed: 2
Page: 525364 Treshed: 2
Page: 525366 Treshed: 3
Page: 525367 Treshed: 2
Page: 525368 Treshed: 2
Page: 525369 Treshed: 1
Page: 525370 Treshed: 4
Page: 525371 Treshed: 2
Page: 525373 Treshed: 2
Page: 525374 Treshed: 1
Page: 525375 Treshed: 2
Page: 525376 Treshed: 1
Page: 525377 Treshed: 1
Page: 525378 Treshed: 2
Page: 525379 Treshed: 1
Page: 525380 Treshed: 2
Page: 525381 Treshed: 2
Page: 525382 Treshed: 2
Page: 525383 Treshed: 1
Page: 525385 Treshed: 2
Page: 525386 Treshed: 1
Page: 525387 Treshed: 1
Page: 525388 Treshed: 2
Page: 525389 Treshed: 1
Page: 525391 Treshed: 1
Page: 525392 Treshed: 1
Page: 525393 Treshed: 1
Page: 525396 Treshed: 2
Page: 525399 Treshed: 3
Page: 525400 Treshed: 1
Page: 525401 Treshed: 2
Page: 525402 Treshed: 2
Page: 525403 Treshed: 3
Page: 525404 Treshed: 2
Page: 525405 Treshed: 2
Page: 525406 Treshed: 2
Page: 525408 Treshed: 3
Page: 525409 Treshed: 1
Page: 525410 Treshed: 1
Page: 525411 Treshed: 2
Page: 525412 Treshed: 1
Page: 525413 Treshed: 2
Page: 525415 Treshed: 3
Page: 525416 Treshed: 2
Page: 525417 Treshed: 2
Page: 525418 Treshed: 2
Page: 525419 Treshed: 3
Page: 525420 Treshed: 1
Page: 525421 Treshed: 1
Page: 525422 Treshed: 2
Page: 525423 Treshed: 1
Page: 525424 Treshed: 1
Page: 525425 Treshed: 1
Page: 525426 Treshed: 1
Page: 525427 Treshed: 1
Page: 525428 Treshed: 1
Page: 525560 Treshed: 1
Page: 525563 Treshed: 1
Page: 525564 Treshed: 1
Page: 525567 Treshed: 1
Page: 525570 Treshed: 1
Page: 525571 Treshed: 2
Page: 525574 Treshed: 1
Page: 525582 Treshed: 2
Page: 525585 Treshed: 2
Page: 525587 Treshed: 1
Page: 525589 Treshed: 1
Page: 525593 Treshed: 1
Page: 525595 Treshed: 1
Page: 525598 Treshed: 1
Page: 525599 Treshed: 1
Page: 525602 Treshed: 2
Page: 525606 Treshed: 2
Page: 525607 Treshed: 1
Page: 525612 Treshed: 2
Page: 525613 Treshed: 1
Page: 525616 Treshed: 1
Page: 525617 Treshed: 1
Page: 525619 Treshed: 2
Page_tot_thresh: 771
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.181678
[0-25]: 0.899759, [26-50]: 0.005323, [51-75]: 0.094918, [76-100]: 0.000000
Pcie_write_utilization: 0.135418
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317518 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.681973)
F:   225609----T:   229039 	 St: 802c6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802ca000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80247000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802ea000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802da000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80526000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80506000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80517000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539668----T:   541681 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.359217)
F:   541681----T:   544216 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544217----T:   546752 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   768903----T:   964936 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(132.365295)
F:   769572----T:   775087 	 St: 80266000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   775087----T:   779728 	 St: 8026f000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   779728----T:   783540 	 St: 80256000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   783540----T:   789952 	 St: 8025b000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   789952----T:   798654 	 St: 80276000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   798654----T:   803295 	 St: 80286000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   803295----T:   831197 	 St: 8028d000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   831197----T:   837158 	 St: 80366000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   837158----T:   841377 	 St: 80370000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   841377----T:   849617 	 St: 80376000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   849617----T:   858781 	 St: 80385000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   858781----T:   866561 	 St: 80326000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   866561----T:   891173 	 St: 80334000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:   891173----T:   895392 	 St: 803b6000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   895392----T:   953875 	 St: 803bc000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:   953875----T:   956480 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956480----T:   959085 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187086----T:  1188395 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1188395----T:  1190930 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1190931----T:  1193466 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1415617----T:  1466617 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(34.436192)
F:  1416791----T:  1419396 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419396----T:  1422001 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422001----T:  1424606 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424606----T:  1427211 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427211----T:  1429816 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429816----T:  1432421 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432421----T:  1435026 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435026----T:  1437631 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437631----T:  1440236 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440236----T:  1442841 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442841----T:  1445446 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445446----T:  1448051 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448051----T:  1450656 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450656----T:  1453261 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453261----T:  1455866 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455866----T:  1458471 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688767----T:  1690182 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.955436)
F:  1690182----T:  1692717 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1692718----T:  1695253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1917404----T:  2070187 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(103.162056)
F:  1918495----T:  1921100 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921100----T:  1923705 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923705----T:  1926310 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926310----T:  1928915 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928915----T:  1931520 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931520----T:  1934125 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934125----T:  1936730 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936730----T:  1939335 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939335----T:  1941940 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941940----T:  1944545 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944545----T:  1947150 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947150----T:  1949755 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949755----T:  1952360 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952360----T:  1954965 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954965----T:  1957570 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957570----T:  1960175 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960175----T:  1962780 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962780----T:  1965385 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965385----T:  1967990 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967990----T:  1970595 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970595----T:  1973200 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973200----T:  1975805 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975805----T:  1978410 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978410----T:  1981015 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981015----T:  1983620 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983620----T:  1986225 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986225----T:  1988830 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988830----T:  1991435 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991435----T:  1994040 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994040----T:  1996645 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996645----T:  1999250 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999250----T:  2001855 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001855----T:  2004460 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004460----T:  2007065 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007065----T:  2009670 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009670----T:  2012275 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012275----T:  2014880 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014880----T:  2017485 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017485----T:  2020090 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020090----T:  2022695 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022695----T:  2025300 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025300----T:  2027905 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027905----T:  2030510 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030510----T:  2033115 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033115----T:  2035720 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035720----T:  2038325 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038325----T:  2040930 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040930----T:  2043535 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043535----T:  2046140 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046140----T:  2048745 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048745----T:  2051350 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051350----T:  2053955 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053955----T:  2056560 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056560----T:  2059165 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059165----T:  2061770 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061770----T:  2064375 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292337----T:  2295228 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.952059)
F:  2295228----T:  2297763 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2297764----T:  2300299 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2522450----T:  3060254 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(363.135712)
F:  2523515----T:  2526120 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523589----T:  2526194 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2526120----T:  2528725 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526194----T:  2528799 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2528725----T:  2531330 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528799----T:  2531404 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2531330----T:  2533935 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531404----T:  2534009 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2533935----T:  2536540 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534009----T:  2536614 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2536540----T:  2539145 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539145----T:  2541750 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541750----T:  2544355 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544355----T:  2546960 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546960----T:  2549565 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549565----T:  2552170 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552170----T:  2554775 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554775----T:  2557380 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557380----T:  2559985 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559985----T:  2562590 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562590----T:  2565195 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565195----T:  2567800 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567800----T:  2570405 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570405----T:  2573010 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573010----T:  2575615 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575615----T:  2578220 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578220----T:  2580825 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580825----T:  2583430 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583430----T:  2586035 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586035----T:  2588640 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588640----T:  2591245 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591245----T:  2593850 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593850----T:  2596455 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596455----T:  2599060 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599060----T:  2601665 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601665----T:  2604270 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604270----T:  2606875 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606875----T:  2609480 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609480----T:  2612085 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612085----T:  2614690 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614690----T:  2617295 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617295----T:  2619900 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619900----T:  2622505 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622505----T:  2625110 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625110----T:  2627715 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627715----T:  2630320 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630320----T:  2632925 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632925----T:  2635530 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635530----T:  2638135 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638135----T:  2640740 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640740----T:  2643345 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643345----T:  2645950 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645950----T:  2648555 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648555----T:  2651160 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651160----T:  2653765 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2652210----T:  2654815 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2653765----T:  2656370 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656370----T:  2658975 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658975----T:  2661580 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661580----T:  2664185 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664185----T:  2666790 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666790----T:  2669395 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669395----T:  2672000 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672000----T:  2674605 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674605----T:  2677210 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677210----T:  2679815 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677774----T:  2680379 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2679815----T:  2682420 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682420----T:  2685025 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685025----T:  2687630 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687630----T:  2690235 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690235----T:  2692840 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692840----T:  2695445 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695445----T:  2698050 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698050----T:  2700655 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700655----T:  2703260 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703260----T:  2705865 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705865----T:  2708470 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708470----T:  2711075 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711075----T:  2713680 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713680----T:  2716285 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716285----T:  2718890 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718890----T:  2721495 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721495----T:  2724100 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724100----T:  2726705 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726705----T:  2729310 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729310----T:  2731915 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731915----T:  2734520 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734520----T:  2737125 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734818----T:  2737423 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2737125----T:  2739730 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739730----T:  2742335 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742335----T:  2744940 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744940----T:  2747545 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747545----T:  2750150 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750150----T:  2752755 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752755----T:  2755360 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755360----T:  2757965 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757965----T:  2760570 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760570----T:  2763175 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763175----T:  2765780 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765780----T:  2768385 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768385----T:  2770990 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768667----T:  2771272 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2770990----T:  2773595 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773595----T:  2776200 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776200----T:  2778805 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778805----T:  2781410 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781410----T:  2784015 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784015----T:  2786620 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786620----T:  2789225 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789225----T:  2791830 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791830----T:  2794435 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794435----T:  2797040 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797040----T:  2799645 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799645----T:  2802250 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802250----T:  2804855 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804855----T:  2807460 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807460----T:  2810065 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2810065----T:  2812670 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812670----T:  2815275 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815275----T:  2817880 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817880----T:  2820485 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820485----T:  2823090 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2823090----T:  2825695 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825695----T:  2828300 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828300----T:  2830905 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830905----T:  2833510 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833510----T:  2836115 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2836115----T:  2838720 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838720----T:  2841325 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841325----T:  2843930 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843930----T:  2846535 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846535----T:  2849140 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2849140----T:  2851745 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851745----T:  2854350 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2854350----T:  2856955 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856955----T:  2859560 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859560----T:  2862165 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2862165----T:  2864770 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864770----T:  2867375 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2867375----T:  2869980 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869980----T:  2872585 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2872585----T:  2875190 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2875190----T:  2877795 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877795----T:  2880400 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2880400----T:  2883005 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2883005----T:  2885610 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885610----T:  2888215 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2888215----T:  2890820 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890820----T:  2893425 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2893425----T:  2896030 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2896030----T:  2898635 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898635----T:  2901240 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2901240----T:  2903845 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903845----T:  2906450 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2906450----T:  2909055 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2909055----T:  2911660 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911660----T:  2914265 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2914265----T:  2916870 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2914843----T:  2917448 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2916870----T:  2919475 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2917448----T:  2920053 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2919475----T:  2922080 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2920053----T:  2922658 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2922080----T:  2924685 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924685----T:  2927290 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2927290----T:  2929895 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929895----T:  2932500 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2932500----T:  2935105 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2933191----T:  2935796 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2935105----T:  2937710 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937710----T:  2940315 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2940315----T:  2942920 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942920----T:  2945525 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2945525----T:  2948130 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2948130----T:  2950735 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2948546----T:  2951151 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2950735----T:  2953340 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2953340----T:  2955945 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955945----T:  2958550 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2958550----T:  2961155 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2961155----T:  2963760 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963760----T:  2966365 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2966365----T:  2968970 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968970----T:  2971575 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2971575----T:  2974180 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2974180----T:  2976785 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976785----T:  2979390 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2979390----T:  2981995 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981995----T:  2984600 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984600----T:  2987205 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2987205----T:  2989810 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989810----T:  2992415 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2992415----T:  2995020 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2995020----T:  2997625 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2995581----T:  2998186 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2997625----T:  3000230 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2998186----T:  3000791 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3000230----T:  3002835 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002835----T:  3005440 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3005440----T:  3008045 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3008045----T:  3010650 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3010650----T:  3013255 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3013255----T:  3015860 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015860----T:  3018465 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3018465----T:  3021070 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3021070----T:  3023675 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3023675----T:  3026280 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3026280----T:  3028885 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028885----T:  3031490 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3031490----T:  3034095 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3034095----T:  3036700 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3036700----T:  3039305 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3039305----T:  3041910 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041910----T:  3044515 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3044515----T:  3047120 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3047120----T:  3049725 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3049725----T:  3052330 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3052330----T:  3054935 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3282404----T:  3291016 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.814990)
F:  3283046----T:  3285651 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3283046----T:  3285651 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3285651----T:  3288256 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3288256----T:  3290861 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3291016----T:  3293551 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3293552----T:  3296087 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3518238----T:  4111965 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(400.896027)
F:  3518779----T:  3521384 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519476----T:  3522081 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3521384----T:  3523989 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522081----T:  3524686 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3523989----T:  3526594 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524686----T:  3527291 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3526594----T:  3529199 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527291----T:  3529896 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3529199----T:  3531804 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3531804----T:  3534409 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534409----T:  3537014 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537014----T:  3539619 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537468----T:  3540073 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3539619----T:  3542224 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542224----T:  3544829 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542681----T:  3545286 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3544829----T:  3547434 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547434----T:  3550039 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550039----T:  3552644 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3552644----T:  3555249 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555249----T:  3557854 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557854----T:  3560459 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560459----T:  3563064 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563064----T:  3565669 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3565669----T:  3568274 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568274----T:  3570879 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570879----T:  3573484 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573484----T:  3576089 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573760----T:  3576365 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3576089----T:  3578694 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3578694----T:  3581299 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581299----T:  3583904 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3583904----T:  3586509 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3586509----T:  3589114 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589114----T:  3591719 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3591719----T:  3594324 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3594324----T:  3596929 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3596929----T:  3599534 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599534----T:  3602139 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602139----T:  3604744 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3604744----T:  3607349 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3607349----T:  3609954 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3609954----T:  3612559 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3612559----T:  3615164 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615164----T:  3617769 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3617769----T:  3620374 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620374----T:  3622979 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3622979----T:  3625584 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3625584----T:  3628189 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628189----T:  3630794 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3630794----T:  3633399 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633399----T:  3636004 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636004----T:  3638609 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638609----T:  3641214 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641214----T:  3643819 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3643819----T:  3646424 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3646424----T:  3649029 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649029----T:  3651634 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3651634----T:  3654239 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3654239----T:  3656844 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3656844----T:  3659449 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3659449----T:  3662054 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662054----T:  3664659 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3664659----T:  3667264 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3667264----T:  3669869 	 St: 80522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3669869----T:  3672474 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3670374----T:  3672979 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3672474----T:  3675079 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3675079----T:  3677684 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3677684----T:  3680289 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3680289----T:  3682894 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3682894----T:  3685499 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685499----T:  3688104 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3688104----T:  3690709 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3690709----T:  3693314 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3693314----T:  3695919 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3695919----T:  3698524 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3698524----T:  3701129 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3701129----T:  3703734 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3703734----T:  3706339 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3706339----T:  3708944 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3708944----T:  3711549 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3711549----T:  3714154 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3714154----T:  3716759 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3716759----T:  3719364 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3719364----T:  3721969 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3721969----T:  3724574 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3724574----T:  3727179 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3727179----T:  3729784 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3729784----T:  3732389 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3732389----T:  3734994 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3734994----T:  3737599 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3737599----T:  3740204 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3740204----T:  3742809 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3742809----T:  3745414 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3745414----T:  3748019 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3748019----T:  3750624 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3750624----T:  3753229 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3753229----T:  3755834 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3755834----T:  3758439 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3758439----T:  3761044 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3761044----T:  3763649 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3763649----T:  3766254 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3766254----T:  3768859 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3768859----T:  3771464 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3771464----T:  3774069 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3774069----T:  3776674 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3776674----T:  3779279 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779279----T:  3781884 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3781884----T:  3784489 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3784489----T:  3787094 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3787094----T:  3789699 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3789699----T:  3792304 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792304----T:  3794909 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3794909----T:  3797514 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797514----T:  3800119 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3800119----T:  3802724 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3802724----T:  3805329 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3803052----T:  3805657 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3805329----T:  3807934 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3807934----T:  3810539 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3810539----T:  3813144 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3813144----T:  3815749 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3815749----T:  3818354 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3818354----T:  3820959 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3820959----T:  3823564 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3823564----T:  3826169 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3826169----T:  3828774 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3828774----T:  3831379 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3831379----T:  3833984 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3833984----T:  3836589 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3836589----T:  3839194 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3839194----T:  3841799 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3839516----T:  3842121 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3841799----T:  3844404 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3844404----T:  3847009 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3847009----T:  3849614 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3849614----T:  3852219 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3852219----T:  3854824 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3854824----T:  3857429 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3857429----T:  3860034 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3860034----T:  3862639 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3862639----T:  3865244 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3865244----T:  3867849 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3867849----T:  3870454 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3870454----T:  3873059 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3873059----T:  3875664 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3875664----T:  3878269 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3878269----T:  3880874 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3880874----T:  3883479 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883479----T:  3886084 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3886084----T:  3888689 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888689----T:  3891294 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3891294----T:  3893899 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3893899----T:  3896504 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896504----T:  3899109 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3899109----T:  3901714 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3901714----T:  3904319 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3904319----T:  3906924 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3906924----T:  3909529 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3909529----T:  3912134 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3912134----T:  3914739 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3914739----T:  3917344 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3917344----T:  3919949 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3919949----T:  3922554 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3922554----T:  3925159 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3925159----T:  3927764 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3927764----T:  3930369 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930369----T:  3932974 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3932974----T:  3935579 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3935579----T:  3938184 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3938184----T:  3940789 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3940789----T:  3943394 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943394----T:  3945999 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943674----T:  3946279 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3945999----T:  3948604 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3948604----T:  3951209 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3951209----T:  3953814 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3953814----T:  3956419 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956419----T:  3959024 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3959024----T:  3961629 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3961629----T:  3964234 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3964234----T:  3966839 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3966839----T:  3969444 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3969444----T:  3972049 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3972049----T:  3974654 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3974654----T:  3977259 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977259----T:  3979864 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3979864----T:  3982469 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3982469----T:  3985074 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3985074----T:  3987679 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987679----T:  3990284 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3990284----T:  3992889 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3992889----T:  3995494 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3995494----T:  3998099 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3998099----T:  4000704 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4000704----T:  4003309 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003309----T:  4005914 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4005914----T:  4008519 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4008519----T:  4011124 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4011124----T:  4013729 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4013729----T:  4016334 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4016334----T:  4018939 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4018939----T:  4021544 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4021544----T:  4024149 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4024149----T:  4026754 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4026754----T:  4029359 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029359----T:  4031964 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4031964----T:  4034569 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4034569----T:  4037174 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4037174----T:  4039779 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4039779----T:  4042384 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042384----T:  4044989 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044989----T:  4047594 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047594----T:  4050199 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4050199----T:  4052804 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4050790----T:  4053395 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4052804----T:  4055409 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055409----T:  4058014 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4058014----T:  4060619 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4060619----T:  4063224 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4063224----T:  4065829 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065829----T:  4068434 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068434----T:  4071039 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4071039----T:  4073644 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073644----T:  4076249 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076249----T:  4078854 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4078854----T:  4081459 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081459----T:  4084064 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084064----T:  4086669 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4086669----T:  4089274 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4089274----T:  4091879 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4091879----T:  4094484 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4094484----T:  4097089 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4097089----T:  4099694 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4099694----T:  4102299 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4102299----T:  4104904 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4334115----T:  4340124 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(4.057394)
F:  4334759----T:  4337364 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4334958----T:  4337563 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4337364----T:  4339969 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340124----T:  4342659 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4342660----T:  4345195 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4567346----T:  4988694 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(284.502350)
F:  4567892----T:  4570497 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4568037----T:  4570642 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4570497----T:  4573102 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570642----T:  4573247 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4573102----T:  4575707 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573247----T:  4575852 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4575707----T:  4578312 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4575852----T:  4578457 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4578312----T:  4580917 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4580917----T:  4583522 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4583522----T:  4586127 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4586127----T:  4588732 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4588732----T:  4591337 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4591337----T:  4593942 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4593942----T:  4596547 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4596547----T:  4599152 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4599152----T:  4601757 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4601757----T:  4604362 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4604362----T:  4606967 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4606967----T:  4609572 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4609558----T:  4612163 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4609572----T:  4612177 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4612177----T:  4614782 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4614782----T:  4617387 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617387----T:  4619992 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4619992----T:  4622597 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4622597----T:  4625202 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4625202----T:  4627807 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4627807----T:  4630412 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630412----T:  4633017 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4633017----T:  4635622 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4635622----T:  4638227 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4638227----T:  4640832 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4640832----T:  4643437 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4643437----T:  4646042 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4646042----T:  4648647 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4648647----T:  4651252 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4651252----T:  4653857 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4653857----T:  4656462 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656462----T:  4659067 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4659067----T:  4661672 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4661672----T:  4664277 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4664277----T:  4666882 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4666882----T:  4669487 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669487----T:  4672092 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4672092----T:  4674697 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4674697----T:  4677302 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4677302----T:  4679907 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4679907----T:  4682512 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682512----T:  4685117 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685117----T:  4687722 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4687722----T:  4690327 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4690327----T:  4692932 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4692932----T:  4695537 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4695537----T:  4698142 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4698142----T:  4700747 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4700747----T:  4703352 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4703352----T:  4705957 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4705957----T:  4708562 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4708562----T:  4711167 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4711167----T:  4713772 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4713772----T:  4716377 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4716377----T:  4718982 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4718982----T:  4721587 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4721587----T:  4724192 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4724192----T:  4726797 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4726797----T:  4729402 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4729402----T:  4732007 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4732007----T:  4734612 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4734612----T:  4737217 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4737217----T:  4739822 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4739822----T:  4742427 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740353----T:  4742958 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4742427----T:  4745032 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4745032----T:  4747637 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4747637----T:  4750242 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4750242----T:  4752847 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4752847----T:  4755452 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4755452----T:  4758057 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758057----T:  4760662 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4760662----T:  4763267 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4763267----T:  4765872 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4765872----T:  4768477 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4768477----T:  4771082 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771082----T:  4773687 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4773687----T:  4776292 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4776292----T:  4778897 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4778897----T:  4781502 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4781502----T:  4784107 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4784107----T:  4786712 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4786712----T:  4789317 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4789317----T:  4791922 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4791922----T:  4794527 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4794527----T:  4797132 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4797132----T:  4799737 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4799737----T:  4802342 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4802342----T:  4804947 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4804947----T:  4807552 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4807552----T:  4810157 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4810157----T:  4812762 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4812762----T:  4815367 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4815367----T:  4817972 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4817972----T:  4820577 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4820577----T:  4823182 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4823182----T:  4825787 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825787----T:  4828392 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4828392----T:  4830997 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4830997----T:  4833602 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833602----T:  4836207 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4834523----T:  4837128 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4836207----T:  4838812 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4838812----T:  4841417 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4841417----T:  4844022 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4843049----T:  4845654 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4844022----T:  4846627 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4845654----T:  4848259 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4846627----T:  4849232 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848451----T:  4851056 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4849232----T:  4851837 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851837----T:  4854442 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4854442----T:  4857047 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4857047----T:  4859652 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859652----T:  4862257 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4862257----T:  4864862 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864862----T:  4867467 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4867467----T:  4870072 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4870072----T:  4872677 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4872677----T:  4875282 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4875282----T:  4877887 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4877887----T:  4880492 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4880492----T:  4883097 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4883097----T:  4885702 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4885702----T:  4888307 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4888307----T:  4890912 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4890912----T:  4893517 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4893517----T:  4896122 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4896122----T:  4898727 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4898727----T:  4901332 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4901332----T:  4903937 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4903937----T:  4906542 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4906542----T:  4909147 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4909147----T:  4911752 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4911752----T:  4914357 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914357----T:  4916962 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4916962----T:  4919567 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4919567----T:  4922172 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922172----T:  4924777 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4924777----T:  4927382 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927382----T:  4929987 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4929987----T:  4932592 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4932592----T:  4935197 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935197----T:  4937802 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4937802----T:  4940407 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940407----T:  4943012 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4943012----T:  4945617 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945617----T:  4948222 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948222----T:  4950827 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950827----T:  4953432 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953432----T:  4956037 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4956037----T:  4958642 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958642----T:  4961247 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961247----T:  4963852 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963852----T:  4966457 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966457----T:  4969062 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4969062----T:  4971667 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4971667----T:  4974272 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974272----T:  4976877 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4976877----T:  4979482 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979482----T:  4982087 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4982087----T:  4984692 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5210844----T:  5227260 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(11.084402)
F:  5211475----T:  5214080 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5211491----T:  5214096 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5214080----T:  5216685 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5216685----T:  5219290 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5219290----T:  5221895 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5221895----T:  5224500 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5224500----T:  5227105 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5227260----T:  5229795 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5229796----T:  5232331 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5454482----T:  5853990 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(269.755585)
F:  5455024----T:  5457629 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455349----T:  5457954 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5457629----T:  5460234 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5457954----T:  5460559 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5460234----T:  5462839 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460559----T:  5463164 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5462839----T:  5465444 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463164----T:  5465769 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5465444----T:  5468049 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465769----T:  5468374 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5468049----T:  5470654 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468991----T:  5471596 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5470654----T:  5473259 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471596----T:  5474201 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5473259----T:  5475864 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5475653----T:  5478258 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5475864----T:  5478469 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5478469----T:  5481074 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481074----T:  5483679 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5483679----T:  5486284 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486284----T:  5488889 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5488889----T:  5491494 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5491494----T:  5494099 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494099----T:  5496704 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5496704----T:  5499309 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499309----T:  5501914 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5501914----T:  5504519 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5504519----T:  5507124 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507124----T:  5509729 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5509729----T:  5512334 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512334----T:  5514939 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5514939----T:  5517544 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5517544----T:  5520149 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520149----T:  5522754 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5522754----T:  5525359 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5525359----T:  5527964 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5527964----T:  5530569 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5530569----T:  5533174 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533174----T:  5535779 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5535779----T:  5538384 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538384----T:  5540989 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5540989----T:  5543594 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5543594----T:  5546199 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546199----T:  5548804 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5548804----T:  5551409 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551409----T:  5554014 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554014----T:  5556619 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5556619----T:  5559224 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559224----T:  5561829 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5561829----T:  5564434 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564434----T:  5567039 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567039----T:  5569644 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5569644----T:  5572249 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572249----T:  5574854 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5574854----T:  5577459 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577459----T:  5580064 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580064----T:  5582669 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5582669----T:  5585274 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585274----T:  5587879 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5587879----T:  5590484 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590484----T:  5593089 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593089----T:  5595694 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5595694----T:  5598299 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598299----T:  5600904 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5600904----T:  5603509 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5603509----T:  5606114 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606114----T:  5608719 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5608719----T:  5611324 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611324----T:  5613929 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5613929----T:  5616534 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5616534----T:  5619139 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619139----T:  5621744 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5621744----T:  5624349 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624349----T:  5626954 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5626954----T:  5629559 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629559----T:  5632164 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632164----T:  5634769 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5634769----T:  5637374 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637374----T:  5639979 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639979----T:  5642584 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642584----T:  5645189 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645189----T:  5647794 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647794----T:  5650399 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650399----T:  5653004 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653004----T:  5655609 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655609----T:  5658214 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658214----T:  5660819 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660819----T:  5663424 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663424----T:  5666029 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666029----T:  5668634 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5668634----T:  5671239 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5671239----T:  5673844 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673844----T:  5676449 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676449----T:  5679054 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679054----T:  5681659 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681659----T:  5684264 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684264----T:  5686869 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686869----T:  5689474 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689474----T:  5692079 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692079----T:  5694684 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5694684----T:  5697289 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5697289----T:  5699894 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699894----T:  5702499 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5702499----T:  5705104 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705104----T:  5707709 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5707709----T:  5710314 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5710314----T:  5712919 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712919----T:  5715524 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5715524----T:  5718129 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718129----T:  5720734 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718566----T:  5721171 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5720734----T:  5723339 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723339----T:  5725944 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725944----T:  5728549 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728549----T:  5731154 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5731154----T:  5733759 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5733759----T:  5736364 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736364----T:  5738969 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5738969----T:  5741574 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739317----T:  5741922 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5741574----T:  5744179 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5741922----T:  5744527 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5744179----T:  5746784 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5746784----T:  5749389 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749389----T:  5751994 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751994----T:  5754599 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5754599----T:  5757204 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5757204----T:  5759809 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759809----T:  5762414 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762414----T:  5765019 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762866----T:  5765471 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5765019----T:  5767624 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765498----T:  5768103 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5767624----T:  5770229 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5770229----T:  5772834 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772834----T:  5775439 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775439----T:  5778044 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778044----T:  5780649 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780649----T:  5783254 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5783254----T:  5785859 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5785859----T:  5788464 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788464----T:  5791069 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791069----T:  5793674 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5793674----T:  5796279 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5796279----T:  5798884 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5798884----T:  5801489 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801489----T:  5804094 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804094----T:  5806699 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806699----T:  5809304 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809304----T:  5811909 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811909----T:  5814514 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814514----T:  5817119 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817119----T:  5819724 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5819724----T:  5822329 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822329----T:  5824934 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824934----T:  5827539 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827539----T:  5830144 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5830144----T:  5832749 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832749----T:  5835354 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835354----T:  5837959 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837959----T:  5840564 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840564----T:  5843169 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843169----T:  5845774 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5844899----T:  5847504 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5845774----T:  5848379 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848379----T:  5850984 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5850984----T:  5853589 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076140----T:  6084726 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(5.797434)
F:  6076768----T:  6079373 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079373----T:  6081978 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081978----T:  6084583 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6084726----T:  6087261 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6087262----T:  6089797 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6311948----T:  6521543 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(141.522614)
F:  6312489----T:  6315094 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313183----T:  6315788 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6315094----T:  6317699 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6315788----T:  6318393 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6317699----T:  6320304 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6318393----T:  6320998 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6320304----T:  6322909 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6320998----T:  6323603 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6322909----T:  6325514 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6323603----T:  6326208 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6325514----T:  6328119 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326208----T:  6328813 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6328119----T:  6330724 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6330724----T:  6333329 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333329----T:  6335934 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6335934----T:  6338539 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6338539----T:  6341144 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6341144----T:  6343749 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6343749----T:  6346354 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6346354----T:  6348959 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348959----T:  6351564 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6351564----T:  6354169 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6354169----T:  6356774 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6356774----T:  6359379 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359379----T:  6361984 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361984----T:  6364589 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364589----T:  6367194 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6367194----T:  6369799 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369799----T:  6372404 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372404----T:  6375009 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6375009----T:  6377614 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377614----T:  6380219 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6380219----T:  6382824 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382824----T:  6385429 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6385429----T:  6388034 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6388034----T:  6390639 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390639----T:  6393244 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6393244----T:  6395849 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395849----T:  6398454 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398454----T:  6401059 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6401059----T:  6403664 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403664----T:  6406269 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6406269----T:  6408874 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408874----T:  6411479 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411479----T:  6414084 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6414084----T:  6416689 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416689----T:  6419294 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6419294----T:  6421899 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421899----T:  6424504 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424504----T:  6427109 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424792----T:  6427397 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6427109----T:  6429714 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429714----T:  6432319 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6432319----T:  6434924 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434924----T:  6437529 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437529----T:  6440134 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6440134----T:  6442739 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442739----T:  6445344 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6445344----T:  6447949 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447949----T:  6450554 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450554----T:  6453159 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6453159----T:  6455764 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455764----T:  6458369 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6458369----T:  6460974 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460974----T:  6463579 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463579----T:  6466184 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6466184----T:  6468789 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468789----T:  6471394 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471394----T:  6473999 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473999----T:  6476604 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476604----T:  6479209 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6479209----T:  6481814 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481814----T:  6484419 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484419----T:  6487024 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6487024----T:  6489629 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489629----T:  6492234 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6492234----T:  6494839 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494839----T:  6497444 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497444----T:  6500049 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6500049----T:  6502654 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502654----T:  6505259 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6505259----T:  6507864 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507864----T:  6510469 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510469----T:  6513074 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6513074----T:  6515679 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515679----T:  6518284 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6518284----T:  6520889 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6743693----T:  6747097 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(2.298447)
F:  6744361----T:  6746966 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747097----T:  6749632 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6749633----T:  6752168 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6974319----T:  6976543 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.501688)
F:  7198693----T:  7199662 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654288)
F:  7199662----T:  7202197 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7202198----T:  7204803 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7202198----T:  7210438 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7213043----T:  7215648 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7213043----T:  7221283 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7223888----T:  7226493 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7223888----T:  7239583 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7242188----T:  7244793 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7242188----T:  7262103 	 St: 0 Sz: 163840 	 Sm: 0 	 T: device_sync(13.446996)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2708478(cycle), 1828.817017(us)
Tot_kernel_exec_time_and_fault_time: 64421748(cycle), 43498.816406(us)
Tot_memcpy_h2d_time: 2674477(cycle), 1805.858887(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 2699827(cycle), 1822.975708(us)
Tot_devicesync_time: 62510(cycle), 42.207966(us)
Tot_writeback_time: 161510(cycle), 109.054695(us)
Tot_memcpy_d2h_sync_wb_time: 249370(cycle), 168.379471(us)
GPGPU-Sim: *** exit detected ***
