v 20140308 2
T 300 5200 5 10 0 0 0 0 1
symversion=1.0
T 300 5400 5 10 0 0 0 0 1
device=IC
T 300 5600 5 10 0 0 0 0 1
footprint=LQFP144_20
T 300 5800 5 10 0 0 0 0 1
author=Wojciech Krutnik
T 300 6000 5 10 0 0 0 0 1
documentation=http://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ds/ds_cyc.pdf
T 300 6200 5 10 0 0 0 0 1
description=Cyclone FPGA
T 300 6400 5 10 0 0 0 0 1
numslots=0
T 300 6600 5 10 0 0 0 0 1
dist-license=GPL
T 300 6800 5 10 0 0 0 0 1
use-license=unlimited
T 300 4850 8 10 1 1 0 0 1
refdes=U?
T 300 250 8 10 1 1 0 2 1
value=EP1C3T144
P 0 4000 300 4000 1 0 0
{
T 350 4000 9 10 1 1 0 1 1
pinlabel=IO/LVDS22n
T 200 4050 5 8 1 1 0 6 1
pinnumber=73
T 200 4050 5 8 0 1 0 6 1
pinseq=73
T 200 4050 5 10 0 1 0 6 1
pintype=io
}
P 0 3800 300 3800 1 0 0
{
T 350 3800 9 10 1 1 0 1 1
pinlabel=IO/LVDS22p
T 200 3850 5 8 1 1 0 6 1
pinnumber=74
T 200 3850 5 8 0 1 0 6 1
pinseq=74
T 200 3850 5 10 0 1 0 6 1
pintype=io
}
P 0 3600 300 3600 1 0 0
{
T 350 3600 9 10 1 1 0 1 1
pinlabel=IO/LVDS21n
T 200 3650 5 8 1 1 0 6 1
pinnumber=75
T 200 3650 5 8 0 1 0 6 1
pinseq=75
T 200 3650 5 10 0 1 0 6 1
pintype=io
}
P 0 3400 300 3400 1 0 0
{
T 350 3400 9 10 1 1 0 1 1
pinlabel=IO/LVDS21p
T 200 3450 5 8 1 1 0 6 1
pinnumber=76
T 200 3450 5 8 0 1 0 6 1
pinseq=76
T 200 3450 5 10 0 1 0 6 1
pintype=io
}
P 0 3200 300 3200 1 0 0
{
T 350 3200 9 10 1 1 0 1 1
pinlabel=IO/LVDS20n
T 200 3250 5 8 1 1 0 6 1
pinnumber=77
T 200 3250 5 8 0 1 0 6 1
pinseq=77
T 200 3250 5 10 0 1 0 6 1
pintype=io
}
P 0 3000 300 3000 1 0 0
{
T 350 3000 9 10 1 1 0 1 1
pinlabel=IO/LVDS20p
T 200 3050 5 8 1 1 0 6 1
pinnumber=78
T 200 3050 5 8 0 1 0 6 1
pinseq=78
T 200 3050 5 10 0 1 0 6 1
pintype=io
}
P 0 2800 300 2800 1 0 0
{
T 350 2800 9 10 1 1 0 1 1
pinlabel=IO/VREF2B3
T 200 2850 5 8 1 1 0 6 1
pinnumber=79
T 200 2850 5 8 0 1 0 6 1
pinseq=79
T 200 2850 5 10 0 1 0 6 1
pintype=io
}
P 2400 0 2400 300 1 0 0
{
T 2400 350 9 10 1 1 90 1 1
pinlabel=GND
T 2350 200 5 8 1 1 90 6 1
pinnumber=80
T 2350 200 5 8 0 1 0 6 1
pinseq=80
T 2300 450 5 10 0 1 0 6 1
pintype=pwr
}
P 2400 5100 2400 4800 1 0 0
{
T 2400 4750 9 10 1 1 90 7 1
pinlabel=VCCIO3
T 2350 4900 5 8 1 1 90 0 1
pinnumber=81
T 2350 4900 5 8 0 1 0 0 1
pinseq=81
T 2300 4850 5 10 0 1 0 6 1
pintype=pwr
}
P 0 2600 300 2600 1 0 0
{
T 350 2600 9 10 1 1 0 1 1
pinlabel=IO/DPCLK5
T 200 2650 5 8 1 1 0 6 1
pinnumber=82
T 200 2650 5 8 0 1 0 6 1
pinseq=82
T 200 2650 5 10 0 1 0 6 1
pintype=io
}
P 0 2400 300 2400 1 0 0
{
T 350 2400 9 10 1 1 0 1 1
pinlabel=IO/LVDS19n
T 200 2450 5 8 1 1 0 6 1
pinnumber=83
T 200 2450 5 8 0 1 0 6 1
pinseq=83
T 200 2450 5 10 0 1 0 6 1
pintype=io
}
P 0 2200 300 2200 1 0 0
{
T 350 2200 9 10 1 1 0 1 1
pinlabel=IO/LVDS19p
T 200 2250 5 8 1 1 0 6 1
pinnumber=84
T 200 2250 5 8 0 1 0 6 1
pinseq=84
T 200 2250 5 10 0 1 0 6 1
pintype=io
}
P 0 2000 300 2000 1 0 0
{
T 350 2000 9 10 1 1 0 1 1
pinlabel=IO
T 200 2050 5 8 1 1 0 6 1
pinnumber=85
T 200 2050 5 8 0 1 0 6 1
pinseq=85
T 200 2050 5 10 0 1 0 6 1
pintype=io
}
P 0 1000 300 1000 1 0 0
{
T 350 1000 9 10 1 1 0 1 1
pinlabel=CONF_DONE
T 200 1050 5 8 1 1 0 6 1
pinnumber=86
T 200 1050 5 8 0 1 0 6 1
pinseq=86
T 200 1050 5 10 0 1 0 6 1
pintype=oc
}
P 0 800 300 800 1 0 0
{
T 350 800 9 10 1 1 0 1 1
pinlabel=nSTATUS
T 200 850 5 8 1 1 0 6 1
pinnumber=87
T 200 850 5 8 0 1 0 6 1
pinseq=87
T 200 850 5 10 0 1 0 6 1
pintype=oc
}
P 4800 1400 4500 1400 1 0 0
{
T 4450 1400 9 10 1 1 0 7 1
pinlabel=TCK
T 4600 1450 5 8 1 1 0 0 1
pinnumber=88
T 4600 1450 5 8 0 1 0 0 1
pinseq=88
T 4400 1450 5 10 0 1 0 6 1
pintype=in
}
P 4800 1000 4500 1000 1 0 0
{
T 4450 1000 9 10 1 1 0 7 1
pinlabel=TMS
T 4600 1050 5 8 1 1 0 0 1
pinnumber=89
T 4600 1050 5 8 0 1 0 0 1
pinseq=89
T 4400 1050 5 10 0 1 0 6 1
pintype=in
}
P 4800 1200 4500 1200 1 0 0
{
T 4450 1200 9 10 1 1 0 7 1
pinlabel=TDO
T 4600 1250 5 8 1 1 0 0 1
pinnumber=90
T 4600 1250 5 8 0 1 0 0 1
pinseq=90
T 4400 1250 5 10 0 1 0 6 1
pintype=out
}
P 0 1800 300 1800 1 0 0
{
T 350 1800 9 10 1 1 0 1 1
pinlabel=IO
T 200 1850 5 8 1 1 0 6 1
pinnumber=91
T 200 1850 5 8 0 1 0 6 1
pinseq=91
T 200 1850 5 10 0 1 0 6 1
pintype=io
}
P 0 1600 300 1600 1 0 0
{
T 350 1600 9 10 1 1 0 1 1
pinlabel=CLK3/LVDSCLK2n
T 200 1650 5 8 1 1 0 6 1
pinnumber=92
T 200 1650 5 8 0 1 0 6 1
pinseq=92
T 200 1650 5 10 0 1 0 6 1
pintype=io
}
P 0 1400 300 1400 1 0 0
{
T 350 1400 9 10 1 1 0 1 1
pinlabel=CLK2/LVDSCLK2p
T 200 1450 5 8 1 1 0 6 1
pinnumber=93
T 200 1450 5 8 0 1 0 6 1
pinseq=93
T 200 1450 5 10 0 1 0 6 1
pintype=io
}
P 4800 4000 4500 4000 1 0 0
{
T 4450 4000 9 10 1 1 0 7 1
pinlabel=IO
T 4600 4050 5 8 1 1 0 0 1
pinnumber=94
T 4600 4050 5 8 0 1 0 0 1
pinseq=94
T 4400 4050 5 10 0 1 0 6 1
pintype=io
}
P 4800 800 4500 800 1 0 0
{
T 4450 800 9 10 1 1 0 7 1
pinlabel=TDI
T 4600 850 5 8 1 1 0 0 1
pinnumber=95
T 4600 850 5 8 0 1 0 0 1
pinseq=95
T 4400 850 5 10 0 1 0 6 1
pintype=in
}
P 4800 3800 4500 3800 1 0 0
{
T 4450 3800 9 10 1 1 0 7 1
pinlabel=IO/VREF1B3
T 4600 3850 5 8 1 1 0 0 1
pinnumber=96
T 4600 3850 5 8 0 1 0 0 1
pinseq=96
T 4400 3850 5 10 0 1 0 6 1
pintype=io
}
P 4800 3600 4500 3600 1 0 0
{
T 4450 3600 9 10 1 1 0 7 1
pinlabel=IO
T 4600 3650 5 8 1 1 0 0 1
pinnumber=97
T 4600 3650 5 8 0 1 0 0 1
pinseq=97
T 4400 3650 5 10 0 1 0 6 1
pintype=io
}
P 4800 3400 4500 3400 1 0 0
{
T 4450 3400 9 10 1 1 0 7 1
pinlabel=IO/LVDS18n
T 4600 3450 5 8 1 1 0 0 1
pinnumber=98
T 4600 3450 5 8 0 1 0 0 1
pinseq=98
T 4400 3450 5 10 0 1 0 6 1
pintype=io
}
P 4800 3200 4500 3200 1 0 0
{
T 4450 3200 9 10 1 1 0 7 1
pinlabel=IO/LVDS18p
T 4600 3250 5 8 1 1 0 0 1
pinnumber=99
T 4600 3250 5 8 0 1 0 0 1
pinseq=99
T 4400 3250 5 10 0 1 0 6 1
pintype=io
}
P 4800 3000 4500 3000 1 0 0
{
T 4450 3000 9 10 1 1 0 7 1
pinlabel=IO/DPCLK4
T 4600 3050 5 8 1 1 0 0 1
pinnumber=100
T 4600 3050 5 8 0 1 0 0 1
pinseq=100
T 4400 3050 5 10 0 1 0 6 1
pintype=io
}
P 2600 0 2600 300 1 0 0
{
T 2600 350 9 10 1 1 90 1 1
pinlabel=GND
T 2550 200 5 8 1 1 90 6 1
pinnumber=101
T 2550 200 5 8 0 1 0 6 1
pinseq=101
T 2500 450 5 10 0 1 0 6 1
pintype=pwr
}
P 2600 5100 2600 4800 1 0 0
{
T 2600 4750 9 10 1 1 90 7 1
pinlabel=VCCIO3
T 2550 4900 5 8 1 1 90 0 1
pinnumber=102
T 2550 4900 5 8 0 1 0 0 1
pinseq=102
T 2500 4850 5 10 0 1 0 6 1
pintype=pwr
}
P 4800 2800 4500 2800 1 0 0
{
T 4450 2800 9 10 1 1 0 7 1
pinlabel=IO
T 4600 2850 5 8 1 1 0 0 1
pinnumber=103
T 4600 2850 5 8 0 1 0 0 1
pinseq=103
T 4400 2850 5 10 0 1 0 6 1
pintype=io
}
P 4800 2600 4500 2600 1 0 0
{
T 4450 2600 9 10 1 1 0 7 1
pinlabel=IO/VREF0B3
T 4600 2650 5 8 1 1 0 0 1
pinnumber=104
T 4600 2650 5 8 0 1 0 0 1
pinseq=104
T 4400 2650 5 10 0 1 0 6 1
pintype=io
}
P 4800 2400 4500 2400 1 0 0
{
T 4450 2400 9 10 1 1 0 7 1
pinlabel=IO/LVDS17n
T 4600 2450 5 8 1 1 0 0 1
pinnumber=105
T 4600 2450 5 8 0 1 0 0 1
pinseq=105
T 4400 2450 5 10 0 1 0 6 1
pintype=io
}
P 4800 2200 4500 2200 1 0 0
{
T 4450 2200 9 10 1 1 0 7 1
pinlabel=IO/LVDS17p
T 4600 2250 5 8 1 1 0 0 1
pinnumber=106
T 4600 2250 5 8 0 1 0 0 1
pinseq=106
T 4400 2250 5 10 0 1 0 6 1
pintype=io
}
P 4800 2000 4500 2000 1 0 0
{
T 4450 2000 9 10 1 1 0 7 1
pinlabel=IO/LVDS16n
T 4600 2050 5 8 1 1 0 0 1
pinnumber=107
T 4600 2050 5 8 0 1 0 0 1
pinseq=107
T 4400 2050 5 10 0 1 0 6 1
pintype=io
}
P 4800 1800 4500 1800 1 0 0
{
T 4450 1800 9 10 1 1 0 7 1
pinlabel=IO/LVDS16p
T 4600 1850 5 8 1 1 0 0 1
pinnumber=108
T 4600 1850 5 8 0 1 0 0 1
pinseq=108
T 4400 1850 5 10 0 1 0 6 1
pintype=io
}
B 300 300 4200 4500 3 30 0 0 -1 -1 0 -1 -1 -1 -1 -1
