G. Bhargava, D. Meehl, and J. Sage. 2007. Achieving serendipitousN-detect mark-offs in multi-capture-clock scan patterns. In Proceedings of the IEEE International Test Conference. IEEE, Paper 30.2.
Z. Chen and D. Xiang. 2010. Low-capture-power at-speed testing using partial launch-on-capture test scheme. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 141--146.
Kwang-Ting Cheng , Srinivas Devadas , Kurt Keutzer, A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.403-410, October 26-30, 1991
N. Devtaprasanna, A. Gunda, P. Krishnamurthy, S. M. Reddy, and I. Pomeranz. 2005. Methods for improving transition delay fault test coverage using broadside tests. In Proceedings of the IEEE International Test Conference. IEEE, 256--265.
Ho Fai Ko , Nicola Nicolici, A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction in Broadside At-Speed Test, Proceedings of the 9th international symposium on Quality Electronic Design, p.649-654, March 17-19, 2008
Soo Young Lee , K. K. Saluja, Test application time reduction for sequential circuits with scan, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.9, p.1128-1140, November 2006[doi>10.1109/43.406714]
Xijiang Lin , Rob Thompson, Test generation for designs with multiple clocks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776000]
W. Mao and M. D. Ciletti. 1990. Arrangement of latches in scan-path design to improve delay fault coverage. In Proceedings of the IEEE International Test Conference. IEEE, 387--393.
E. K. Moghaddam, J. Rajski, S. M. Reddy, and M. Kassab. 2010. At-speed scan test with low switching activity. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 177--182.
I. Park and E. J. McCluskey. 2008. Launch-on-shift-capture transition tests. In Proceedings of the IEEE International Test Conference. IEEE, 1--9.
I. Pomeranz, Generation of Multi-Cycle Broadside Tests, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.8, p.1253-1257, August 2011[doi>10.1109/TCAD.2011.2138470]
Irith Pomeranz, Multicycle Tests With Constant Primary Input Vectors for Increased Fault Coverage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.9, p.1428-1438, September 2012[doi>10.1109/TCAD.2012.2193583]
Irith Pomeranz, Design-for-testability for multi-cycle broadside tests by holding of state variables, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.2, p.1-20, March 2014[doi>10.1145/2566665]
I. Pomeranz. 2015. A multi-cycle test set based on a two-cycle test set with constant primary input vectors. IEEE Trans. Comput.-Aid. Des.
Irith Pomeranz , Sudhakar M. Reddy, Static Test Compaction for Scan-Based Designs to Reduce Test Application Time, Proceedings of the 7th Asian Test Symposium, p.198, December 02-04, 1998
Irith Pomeranz , Sudhakar M. Reddy, On Achieving Complete Coverage of Delay Faults in Full Scan Circuits using Locally Available Lines, Proceedings of the 1999 IEEE International Test Conference, p.923, September 28-30, 1999
I. Pomeranz , S. M. Reddy, Generation of Functional Broadside Tests for Transition Faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2207-2218, October 2006[doi>10.1109/TCAD.2005.860959]
I. Pomeranz and S. M. Reddy. 2010. Forming multi-cycle tests for delay faults by concatenating broadside tests. In Proceedings of the IEEE VLSI Test Symposium. IEEE, 51--56.
Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
Jacob Savir , Robert F. Berry, At-Speed Test is not Necessarily an AC Test, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.722-728, October 26-30, 1991
Synthesis of delay verifiable sequential circuits using partial enhanced scan, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.648, October 12-15, 1997
N. A. Touba , E. J. McCluskey, Applying two-pattern tests using scan-mapping, Proceedings of the 14th IEEE VLSI Test Symposium, p.393, April 28-May 01, 1996
Seongmoon Wang , Xiao Liu , Srimat T. Chakradhar, Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets, Proceedings of the conference on Design, automation and test in Europe, p.21296, February 16-20, 2004
Seongmoon Wang , Wenlong Wei, Low Overhead Partial Enhanced Scan Technique for Compact and High Fault Coverage Transition Delay Test Patterns, Proceedings of the 2008 13th European Test Symposium, p.125-130, May 25-29, 2008[doi>10.1109/ETS.2008.12]
Gefu Xu , Adit D. Singh, Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan, Proceedings of the 16th Asian Test Symposium, p.335-340, October 08-11, 2007
