***************Beginning Page***************
***************page number:1**************
1.5. Circuite
combinationale complexe

***************Ending Page***************

***************Beginning Page***************
***************page number:2**************
Arhitectura calculatoarelor §i sisteme de operare - partea I
In DD
In-l U "1'1
' valorile de la iegire: dﬁpind doar de valorile
d6 la intrare: din mometntul respectiv
51

***************Ending Page***************


***************Beginning Page***************
***************page number:3**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Multiploxorul
- 2” intréiri (do dato)
' n intréri do seloogio (variabile do control)
— biti do control (do adrosé)
' o singuré ie$ire
' ﬁooaro intraro oorospundo unui termen FND
cu variabile do control
' una dintro intréri (bit) osto selectaté - devine
valoare do io$ire
52

***************Ending Page***************

***************Beginning Page***************
***************page number:4**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Multiplexor 4—> 1 (n22)
s1 so 0
0 0 10
I 0 1 11
1 0 12
1*- :l 1 1 13
I;
I;
—5:1

***************Ending Page***************


***************Beginning Page***************
***************page number:5**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
0 . V
Dlagrama 10glca (4—> 1)
5:50
Io
I».
O
11
13
—54

***************Ending Page***************

***************Beginning Page***************
***************page number:6**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Implemerntare: funcgii b0016en6
- intréirile de selacgie f0rm6az€1 un numér
' cam reprezinté indicﬁk: intrérii d6 datﬁ cam
este s61ectat2'1 ca valoam de iagim
' putém astfﬁl implamﬁnta funcgii b0016€n6 cu
ajutorul multipleXQrului
— intréri d6 date - ie§iri1€ corﬁspunzétoare liniilor
din tabelul de adﬁvér
— intréri de seleclzie - intrérile funclziei boolﬁene
55

***************Ending Page***************


***************Beginning Page***************
***************page number:7**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Exemple
maj oritata din 3 imparitata

H. H C H. H C

52 51 511 52 51 511
u In u In
[I l1 1 l1
[I l2 1 l2
1 l [I l

3 c1 MA] 3 n IMP
U l4 1 I 4
1 l5 [I l5
1 |r5 u |E
1 I? 1 I?
56

***************Ending Page***************

***************Beginning Page***************
***************page number:8**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Implernmntam 6ﬁ016nta - fOZdzng
maj oritate din 3

A B c A B A H
0 O 0 0

0 0 O
O 0 1 O 5 1 5 1]
0 1 0 0 U In

0 1 C C l1
O 1 l 1 E} |"~'1 A]
1 0 0 0 E '1
1 O l 1 3
1 l 0 1

1 1 1
1 l l 1

57

***************Ending Page***************


***************Beginning Page***************
***************page number:9**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Implernmntam 6ﬁ016nta - fOZdzng
imparitatﬁ

A B C A B F1 El
0 O O O

0 0 C
O 0 l 1 5 1 5 D
0 1 0 1 _ E In

0 1 C E |
0 1 1 O _ 1 [I IMF‘
1 0 0 1 — E I:

1 0 C |
1 0 1 0 E a
1 l 0 0

1 1 C
1 l l 1

58

***************Ending Page***************

***************Beginning Page***************
***************page number:10**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Decodorul
' n intréri
- 2” iegiri
- in ﬁﬁcare moment, exact una din i6§iri este
activaté
— 66a a1 céirei indica aste egal cu numérul format
d6 intréri
— ﬁecare iegim coraspunda unui terman FND
scris cu variabilale de intrare
59

***************Ending Page***************


***************Beginning Page***************
***************page number:11**************
Arhitectura calculatoarelor §i sisteme de operare - partea I
D e c 0 dor n22

Il I0 O3 02 Ol 00

2- 5 0 O 0 0 0 l

0 1 0 O 1 0

I -' C‘ E
_ l O 0 l 0 0
60

***************Ending Page***************

***************Beginning Page***************
***************page number:12**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
0 ' v
Dlagrama 10 glca (n—2)
I; [.3
0'.
Oz
O;
61

***************Ending Page***************


***************Beginning Page***************
***************page number:13**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Adunare - 1mplementare: cu
d€c0dor

A B Cin Sum Cout
0 0 0 0 0
0 0 1 1 0 [:11
0 1 0 1 0 @1-—, 51m
0 1 1 0 1 Q If Sill

1:11
1 0 0 1 0 Ci" ‘G O -_
1 0 1 0 1 3:“-
1 1 O O 1
1 1 1 1 1

62

***************Ending Page***************

***************Beginning Page***************
***************page number:14**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Comp aratorul
- 0p€rat0rii de compararﬁ: = , > , < , 2, 3

— ﬁxﬁmplu de implamentara: egalitate pe 4 bigi

— temé: comparator complet (<, I, >)
A;
BE j
A:
52

j A=B
A1
513
Hnj
Bu
63

***************Ending Page***************


***************Beginning Page***************
***************page number:15**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Sumatorul
' somi-sumatorul (half-adder)
— aduna coi doi biti do intraro
— iesiro: un bit suma si un bit transport
— nu poate ﬁ extins pentru mai multe oifro
' sumatorul complet (full adder)
— aduna cei trei biti do intrare (inclusiv transport)
— aceeasi iesire: un bit surna si un bit transport
— poato ﬁ extins pentru mai multo cifro
64

***************Ending Page***************

***************Beginning Page***************
***************page number:16**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Diagramﬁ 10 gice:
A B Sum Cout
0 0 0 0 D— 51"“
0 1 1 0 A
H
1 0 1 0 Cm
1 1 0 1
A B Cin Sum Cout Ci“
O O 0 0 O D— Sum
0 0 1 1 0 A
0 1 0 1 0 B
O 1 1 0 1
Cum:
1 0 O 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
—65

***************Ending Page***************


***************Beginning Page***************
***************page number:17**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Sumator s6r1a1 (1 6 blp)
A15 E‘15 A1 El*1 PH] 55
A 5 A 5 A 5
C14 C1 Cu
l:15 I‘Cum’: I'Cin ' ' ' I‘Cum’: I'Cin I‘Cum’: I'Cin [I
5 5 5
S15 51 55
66

***************Ending Page***************

***************Beginning Page***************
***************page number:18**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Sumatoare: sariale:
' aceasté varianté 6st€ sumatorul cu
propagarea transportului
' avantaj: a661a§i circuit (simplu), repﬁtat
' dezavantaj: Viteza
— la ﬁecara rang, trebuie a§teptat rezultatul d6 pe
rangul anterior
— deci intérzierea estﬁ proportionalé cu numérul
de bigi
—67

***************Ending Page***************


***************Beginning Page***************
***************page number:19**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Accelerrama adunanl (1)
' sumator cu anticiparea transportului
— carry lookaheaa' adder
— transportul de intrare - generat independant
pantru ﬁecare rang
' C0 I A0 Bo
- C12A0B0A1+A0B0B1+A1B1
' Ci I Gi + PiCi-1: Ai Bi + (A1 + Bi)'Ci-1
—68

***************Ending Page***************

***************Beginning Page***************
***************page number:20**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Accelerrama adunéirii (2)
' sumatorul cu anticiparea transportului
— avantaj - viteza
' eliminé intérziaraa datoraté propagérii transportului
— dezavantaj - circuite suplimantare, complexe
— de obicﬁi - combinagia anticipare-propagare
' sumator cu selecyia transportului
— la ﬁecare rang se calculeazé suma pentru CinzO
§i Cinzl, apoi se selecteazé cea corecté
69

***************Ending Page***************


***************Beginning Page***************
***************page number:21**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Un1tat6 ar1tm6t1ca $1 10g1ca
elamezntara (1 blt)
0 0 A and B
SI SD 1 0 A+B
D I 1 1 A-B
I. A S 11m F F1,F0 - semnale
>- -€msmnatogmt
70

***************Ending Page***************

***************Beginning Page***************
***************page number:22**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
0 v A v v . v

Vananta 1mbunata§1ta
0 0 A and B
—_) 11 1 0 A+B
a m = F
‘A Sum -13 F1,F0 - semnale

FD D Iﬁjumatogw de control
71

***************Ending Page***************


***************Beginning Page***************
***************page number:23**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
UnltatB arlthtlca $1 10 glca p6 1 6
l)1t1

9
A15E15 A1B1 AGED 1:1 Fm
III: I-—I-
I-I I-I
AB FIB,J AB FIB,J AB FIB,J
[20111: Gill .......... CD111: Gill [20111: Gin
TI'BIISPCIIT
general
F F F
R15 R1 RU
72

***************Ending Page***************

***************Beginning Page***************
***************page number:24**************
II. Circuite secvenﬁale

***************Ending Page***************


***************Beginning Page***************
***************page number:25**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Circuit sccvcntial

- icgirca 1a oricc mcmcnt dcpindc dc

— intrarc

— starca interné
' dcci pcntru accca§i intrarc sc pct cbginc

valcri difcritc 1a ic§irc, 1a momentc difcritc
' starca interné

— cstc mcmcraté dc cétrc circuit

— cvclucazé in timp

74

***************Ending Page***************

***************Beginning Page***************
***************page number:26**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
VBI'iElbilE x1 : ; :1 iesiri
de intrare ' ' -
x11 E zm
Parke
combinaijunalﬁ
siare siare
curenlﬁ urmétnare
75

***************Ending Page***************


***************Beginning Page***************
***************page number:27**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Evelutia starii
' starea se modiﬁea la anumite momente
— sineron: la intervale regulate de timp
' date de un semnal special (ceas)
— asineron: la momentul aparitiei unui eveniment
' evenimentele sunt deﬁnite in funetie de aetivitatea
circuitului
— de ee nu se modiﬁea permanent?
' transmiterea semnalului prin porti 5i prin liniile de
eomunieare se face cu intarzieri
' semnalele - luate in considerate duga stabilizare
76

***************Ending Page***************

***************Beginning Page***************
***************page number:28**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Cerasul
' semnal periodic
— ciclu activ - procentajul din perioadé in cam
semnalul esta activ
— depinde de ce inseamné s6mnal activ
' p6 nivel (O sau 1)
' p6 front (trecerea de la 0 la 1 sau invers)
' durata perioadei
— suﬁcient de mam pentru a avea intréri stabile
77

***************Ending Page***************


***************Beginning Page***************
***************page number:29**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Implementare
' cea mai simplé varianté
— esentialé este eonexiunea inverséi
-l—ll~ ciclu actiu pe nivel
ciclu actiu pe front -l—ll~
peﬂoada

' in general se folosese scheme mai complexe

78

***************Ending Page***************

***************Beginning Page***************
***************page number:30**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Tipuri d6 circuite sﬁtcventiale
- 1a nivel de bit - circuite bistabile
' dupé cum ﬁste d6t60tat semnalul activ
— latch - activ pe nivel
—ﬂip-ﬂop - activ p6 front
' circuite pe mai mulgi bigi
— regi§tri, numérétoarﬁ (contoare)
— formate din mai mult6 circuite bistabile
—79

***************Ending Page***************


***************Beginning Page***************
***************page number:31**************
II.1. Circuite bistabile

***************Ending Page***************

***************Beginning Page***************
***************page number:32**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Bistabil
' cum trcbuic s51 aratc un circuit care
implcmcntcazé bitul‘?
' spcciﬁcagii
— sé sc pcaté scric in cl un O sau un 1
— s51 mcmcrczc acca valoarc pﬁné la scricrca
altcia
— $51 sc pcaté citi ultima valcarc scrisé
' nu pcatc ﬁ circuit ccmbinaticnal
gmcmcrarc! 81

***************Ending Page***************


***************Beginning Page***************
***************page number:33**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Blstabll RS féra ceas
' doué intréri (R,S), doué i6§iri (Q,P), doué
conﬁxiuni inverrsﬁ:
— circuitul implementeazé un singur bit: P : Q
Flt
Q
F"
q _
5 PE=Q?}
—82

***************Ending Page***************

***************Beginning Page***************
***************page number:34**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Funcgionama bistabilului RS (1)
- 1a prima vedﬁm avetm simultan
q=Q$sz
Q I m
P I q+—$
' de fapt, iagirile nu se modiﬁcé instantanﬁu
la modiﬁcarea intrérilor
— datorité timpilor d6 propagam prin porgi
— deci putam studia evolugia prin tabele de adevér
83

***************Ending Page***************


***************Beginning Page***************
***************page number:35**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Funcglonama blstabllulul RS (2)
' consideréim (q,p)
valorile cumnte ale Dlagrama Kamaugh
iesirilor mime: QP
’ ----m
' <Q»P> valonk m-I-m
viithrﬁ n-mm
— in funcgie de (q,p) gi d6 -mmmm
intrérile (R,S) mum
— cam vor deveni _ TR
efective dupé timpii de Q — p
propagate P I q + S
—84

***************Ending Page***************

***************Beginning Page***************
***************page number:36**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Stan stab116
' in principiu, (Q,P) s6
modiﬁcé pﬁrmanent
O O A
(QPWP), mm O Iii--
Swmswbﬂﬁ mm
— derim identiﬁcarea Immmm
acestor Stﬁri mu
— circuitul p0at6 ﬁ
controlat dacé trece
doar prin stérile stabile
85

***************Ending Page***************


***************Beginning Page***************
***************page number:37**************
Arhitectura calculatoarelor §i sisteme de operare - partea I
Funcponaré: ( 1 )
R20, S :1
‘- 00 % 10 stabﬂ
01 _> 00 _> 10 stabil circuitul evolueazé
_ intotdeauna spre starea
10 Stabll stabilé (Q,P):(l,0)
11 _> 00 _> 10 stabil
R=1, S =0
m 00 + 01 stabﬂ
0151811311 61161111111 evolueazé
. intotdeauna spre starea
11 _> 00 _> 01 stabil
86

***************Ending Page***************

***************Beginning Page***************
***************page number:38**************
Arhitectura calculatoarelor §i sisteme de operare - partea I
Funcponaré: (2)

RIO, 5:0

“00611%00%m _ . .
_ pentru q—p, elrcultul

01 Stabll oscileazé 1a inﬁnit
1() stabil pentru qip, circuitu1i§i
11 _> 00 _> 11 _> péstreazé starea (stabilé)

R=1, S=1
m 00 stabil
01 _> 00 stabil circuitul evolueazé

_ intotdeauna spre starea

10 + 00 stabll stabi15(Q,P>=<0,0>
—87

***************Ending Page***************


***************Beginning Page***************
***************page number:39**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Funcgionam (3)

- raamintim condigiaP=Q
(R,S):(0,0): pistram stam 6Xistenté

(mﬁmoram)
(R,S):(O,1): stabilizam 1a Q21 (sﬁt)
(R,S):(1,0): stabilizam 1a Q20 (reset)
(R,S):(1,1): combinagie int6rzisé

— deoarece PIQ - nu implezmenmazé un bit

***************Ending Page***************

***************Beginning Page***************
***************page number:40**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Circuitﬁ: s6cventiale sincronﬁ:
' s6 adaugé bistabilului RS un sﬁmnal d6
sincronizara (ceas)
' pornind de la acﬁsta $6 pot maliza alte
circuite bistabile:
— D, JK, T
' toate sunt de tip latch (active: pe nivel)

***************Ending Page***************


***************Beginning Page***************
***************page number:41**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Latch RS cu ceas
q(:Qt) R S Qt+1
0 0 O 0
F1 0 0 1 1
‘1 0 1 0 0
Elk 0 1 1 *
1 0 O 1
‘1 1 0 1 1
S
1 1 0 O
1 1 1 *
90

***************Ending Page***************

***************Beginning Page***************
***************page number:42**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Latch D
' modelaazé doar situatiile RiS
' eliminé combinatiila interzise
- aici iegirea nu dapinde de fapt d6 stama ant6ri0ar€1
n _
Q q(—Qt) D Qt+1
O 0 0
Elk O 1 1
_ 1 0 O
Q
1 1 1
91

***************Ending Page***************


***************Beginning Page***************
***************page number:43**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Latch J K
' diminé combinatia imposibilé de la bistabilul RS
q(:Qt) J K Qt+1
11 Q 0 0 0 0
0 0 1 0
Elk 0 1 0 1
_ 0 1 1 1
1 Q 1 0 0 1
l 0 1 0
l l 0 1
l l 1 0
92

***************Ending Page***************

***************Beginning Page***************
***************page number:44**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Latch T
' derivat din bistabilul J K
' modeleazé doar situayiile J :K
T Q (1(2Q1) T Qt+1
O O 0

CHI: O 1 1

_ 1 0 1

Q 1 1 0

93

***************Ending Page***************


***************Beginning Page***************
***************page number:45**************
Arhitectura calculatoarelor §i sisteme de operare - partea I
Evoluyla stanlor
R S Qt+1 J K Qt+1
0 0 Qt naschimbat O O Qt neschimbat
0 1 1 scriere 1 0 1 O scriere O
1 0 0 scriere 0 l O 1 scriere 1
1 1 * interzis l 1 6t inversare
D Qt+1 T Qt+1
O O scriare 0 O Qt neschimbat
1 1 scriere 1 1 6t inversare
94

***************Ending Page***************

***************Beginning Page***************
***************page number:46**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Diagrame bloc perntru bistabili

R Q D =1
Elk Elk

5 =1 ii
J I1 T Q
Elk Elk

HI =1 Ii

***************Ending Page***************


***************Beginning Page***************
***************page number:47**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Tﬁméi
- implenwntaﬁ §i analizayi comportamentul
bistabilului RS (féu'é was) utilizénd porti
NAND in locul poryilor NOR
' similar perntru bistabilii latch RS, D, JK, T

***************Ending Page***************

***************Beginning Page***************
***************page number:48**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
th-ﬂop
- intrérile sunt luata in considﬁrare doar pe
frontul cmscétor (sau dﬁscmscétor) a1
semnalului d6 ceas
' cum $6 poatﬁ 0b§in6 un ﬂip-ﬂop
— ﬁlectronic - derivaraa semnalului d6 ceas
— utilizﬁnd circuite latch —> circuite mastﬁr-slave
97

***************Ending Page***************


***************Beginning Page***************
***************page number:49**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Fllp-ﬂop mast6r-slav6 D
D E= =1 E= =1 =1
latch latch
cm cm cm =1
—9s

***************Ending Page***************

***************Beginning Page***************
***************page number:50**************
Arhitectura calculatoarelor 5i sisteme de operare - partea I
Latch vs. ﬂip-ﬂop
- ﬁ6care catﬁgorie am utilitatﬁa sa
' circuitdﬁ ﬂip-ﬂop - utilizatﬁ pantru
comanda sist6m€10r digital6
— frontul samnalului de ceas esta foarte scurt
comparativ cu parioada ceasului
— ﬁxact un pas in evolutia sistemului intr-o
perioadé d6 ceas
' circuitele latch - sistenm asincrone
99

***************Ending Page***************

