# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/full_adder_t3.sv" \
"../../../../../../Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/half_adder_t2.sv" \
"../../../../../../Lab1/full_adder_t3/full_adder_t3.srcs/sim_1/new/tb_full_adder_t3.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
