

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Feb 14 12:48:51 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/06/2022 GMT
    14                           ; 
    15                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F57Q43 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _ANSELC	set	1040
    48   000000                     _LATC	set	1216
    49   000000                     _TRISC	set	1224
    50   000000                     _PORTCbits	set	1232
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   01FFAE                     __pcinit:
    56                           	callstack 0
    57   01FFAE                     start_initialization:
    58                           	callstack 0
    59   01FFAE                     __initialization:
    60                           	callstack 0
    61   01FFAE                     end_of_initialization:
    62                           	callstack 0
    63   01FFAE                     __end_of__initialization:
    64                           	callstack 0
    65   01FFAE  0100               	movlb	0
    66   01FFB0  EFDA  F0FF         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 22 in file "rotateLED.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		wreg, status,2
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
    92 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105   01FFB4                     __ptext0:
   106                           	callstack 0
   107   01FFB4                     _main:
   108                           	callstack 127
   109   01FFB4                     
   110                           ;rotateLED.c: 24: 
   111   01FFB4  0E00               	movlw	0
   112   01FFB6  6EC0               	movwf	192,c	;volatile
   113                           
   114                           ;rotateLED.c: 25:     }
   115   01FFB8  0E00               	movlw	0
   116   01FFBA  0104               	movlb	4	; () banked
   117   01FFBC  6F10               	movwf	16,b	;volatile
   118                           
   119                           ;rotateLED.c: 26: }
   120   01FFBE  0E00               	movlw	0
   121   01FFC0  6EC8               	movwf	200,c	;volatile
   122   01FFC2  0E01               	movlw	1
   123   01FFC4  6EC0               	movwf	192,c	;volatile
   124   01FFC6  0003               	sleep		;# 
   125   01FFC8  EFE8  F0FF         	goto	l14
   126   01FFCC                     l15:
   127   01FFCC  46C0               	rlncf	1216,f,c	;# 
   128   01FFCE  0003               	sleep		;# 
   129   01FFD0                     l14:
   130   01FFD0  AED0               	btfss	208,7,c	;volatile
   131   01FFD2  EFED  F0FF         	goto	u11
   132   01FFD6  EFEF  F0FF         	goto	u10
   133   01FFDA                     u11:
   134   01FFDA  EFE6  F0FF         	goto	l15
   135   01FFDE                     u10:
   136   01FFDE  EFF3  F0FF         	goto	l17
   137   01FFE2                     l18:
   138   01FFE2  42C0               	rrncf	1216,f,c	;# 
   139   01FFE4  0003               	sleep		;# 
   140   01FFE6                     l17:
   141   01FFE6  A0D0               	btfss	208,0,c	;volatile
   142   01FFE8  EFF8  F0FF         	goto	u21
   143   01FFEC  EFFA  F0FF         	goto	u20
   144   01FFF0                     u21:
   145   01FFF0  EFF1  F0FF         	goto	l18
   146   01FFF4                     u20:
   147   01FFF4  EFE8  F0FF         	goto	l14
   148   01FFF8  EFFE  F0FF         	goto	start
   149   01FFFC                     __end_of_main:
   150                           	callstack 0
   151   000000                     
   152                           	psect	rparam
   153   000000                     
   154                           	psect	idloc
   155                           
   156                           ;Config register IDLOC0 @ 0x200000
   157                           ;	unspecified, using default values
   158   200000                     	org	2097152
   159   200000  0FFF               	dw	4095
   160                           
   161                           ;Config register IDLOC1 @ 0x200002
   162                           ;	unspecified, using default values
   163   200002                     	org	2097154
   164   200002  0FFF               	dw	4095
   165                           
   166                           ;Config register IDLOC2 @ 0x200004
   167                           ;	unspecified, using default values
   168   200004                     	org	2097156
   169   200004  0FFF               	dw	4095
   170                           
   171                           ;Config register IDLOC3 @ 0x200006
   172                           ;	unspecified, using default values
   173   200006                     	org	2097158
   174   200006  0FFF               	dw	4095
   175                           
   176                           ;Config register IDLOC4 @ 0x200008
   177                           ;	unspecified, using default values
   178   200008                     	org	2097160
   179   200008  0FFF               	dw	4095
   180                           
   181                           ;Config register IDLOC5 @ 0x20000A
   182                           ;	unspecified, using default values
   183   20000A                     	org	2097162
   184   20000A  0FFF               	dw	4095
   185                           
   186                           ;Config register IDLOC6 @ 0x20000C
   187                           ;	unspecified, using default values
   188   20000C                     	org	2097164
   189   20000C  0FFF               	dw	4095
   190                           
   191                           ;Config register IDLOC7 @ 0x20000E
   192                           ;	unspecified, using default values
   193   20000E                     	org	2097166
   194   20000E  0FFF               	dw	4095
   195                           
   196                           ;Config register IDLOC8 @ 0x200010
   197                           ;	unspecified, using default values
   198   200010                     	org	2097168
   199   200010  0FFF               	dw	4095
   200                           
   201                           ;Config register IDLOC9 @ 0x200012
   202                           ;	unspecified, using default values
   203   200012                     	org	2097170
   204   200012  0FFF               	dw	4095
   205                           
   206                           ;Config register IDLOC10 @ 0x200014
   207                           ;	unspecified, using default values
   208   200014                     	org	2097172
   209   200014  0FFF               	dw	4095
   210                           
   211                           ;Config register IDLOC11 @ 0x200016
   212                           ;	unspecified, using default values
   213   200016                     	org	2097174
   214   200016  0FFF               	dw	4095
   215                           
   216                           ;Config register IDLOC12 @ 0x200018
   217                           ;	unspecified, using default values
   218   200018                     	org	2097176
   219   200018  0FFF               	dw	4095
   220                           
   221                           ;Config register IDLOC13 @ 0x20001A
   222                           ;	unspecified, using default values
   223   20001A                     	org	2097178
   224   20001A  0FFF               	dw	4095
   225                           
   226                           ;Config register IDLOC14 @ 0x20001C
   227                           ;	unspecified, using default values
   228   20001C                     	org	2097180
   229   20001C  0FFF               	dw	4095
   230                           
   231                           ;Config register IDLOC15 @ 0x20001E
   232                           ;	unspecified, using default values
   233   20001E                     	org	2097182
   234   20001E  0FFF               	dw	4095
   235                           
   236                           ;Config register IDLOC16 @ 0x200020
   237                           ;	unspecified, using default values
   238   200020                     	org	2097184
   239   200020  0FFF               	dw	4095
   240                           
   241                           ;Config register IDLOC17 @ 0x200022
   242                           ;	unspecified, using default values
   243   200022                     	org	2097186
   244   200022  0FFF               	dw	4095
   245                           
   246                           ;Config register IDLOC18 @ 0x200024
   247                           ;	unspecified, using default values
   248   200024                     	org	2097188
   249   200024  0FFF               	dw	4095
   250                           
   251                           ;Config register IDLOC19 @ 0x200026
   252                           ;	unspecified, using default values
   253   200026                     	org	2097190
   254   200026  0FFF               	dw	4095
   255                           
   256                           ;Config register IDLOC20 @ 0x200028
   257                           ;	unspecified, using default values
   258   200028                     	org	2097192
   259   200028  0FFF               	dw	4095
   260                           
   261                           ;Config register IDLOC21 @ 0x20002A
   262                           ;	unspecified, using default values
   263   20002A                     	org	2097194
   264   20002A  0FFF               	dw	4095
   265                           
   266                           ;Config register IDLOC22 @ 0x20002C
   267                           ;	unspecified, using default values
   268   20002C                     	org	2097196
   269   20002C  0FFF               	dw	4095
   270                           
   271                           ;Config register IDLOC23 @ 0x20002E
   272                           ;	unspecified, using default values
   273   20002E                     	org	2097198
   274   20002E  0FFF               	dw	4095
   275                           
   276                           ;Config register IDLOC24 @ 0x200030
   277                           ;	unspecified, using default values
   278   200030                     	org	2097200
   279   200030  0FFF               	dw	4095
   280                           
   281                           ;Config register IDLOC25 @ 0x200032
   282                           ;	unspecified, using default values
   283   200032                     	org	2097202
   284   200032  0FFF               	dw	4095
   285                           
   286                           ;Config register IDLOC26 @ 0x200034
   287                           ;	unspecified, using default values
   288   200034                     	org	2097204
   289   200034  0FFF               	dw	4095
   290                           
   291                           ;Config register IDLOC27 @ 0x200036
   292                           ;	unspecified, using default values
   293   200036                     	org	2097206
   294   200036  0FFF               	dw	4095
   295                           
   296                           ;Config register IDLOC28 @ 0x200038
   297                           ;	unspecified, using default values
   298   200038                     	org	2097208
   299   200038  0FFF               	dw	4095
   300                           
   301                           ;Config register IDLOC29 @ 0x20003A
   302                           ;	unspecified, using default values
   303   20003A                     	org	2097210
   304   20003A  0FFF               	dw	4095
   305                           
   306                           ;Config register IDLOC30 @ 0x20003C
   307                           ;	unspecified, using default values
   308   20003C                     	org	2097212
   309   20003C  0FFF               	dw	4095
   310                           
   311                           ;Config register IDLOC31 @ 0x20003E
   312                           ;	unspecified, using default values
   313   20003E                     	org	2097214
   314   20003E  0FFF               	dw	4095
   315                           
   316                           	psect	config
   317                           
   318                           ;Config register CONFIG1 @ 0x300000
   319                           ;	unspecified, using default values
   320                           ;	External Oscillator Selection
   321                           ;	FEXTOSC = 0x7, unprogrammed default
   322                           ;	Reset Oscillator Selection
   323                           ;	RSTOSC = 0x7, unprogrammed default
   324   300000                     	org	3145728
   325   300000  FF                 	db	255
   326                           
   327                           ;Config register CONFIG2 @ 0x300001
   328                           ;	unspecified, using default values
   329                           ;	Clock out Enable bit
   330                           ;	CLKOUTEN = 0x1, unprogrammed default
   331                           ;	PRLOCKED One-Way Set Enable bit
   332                           ;	PR1WAY = 0x1, unprogrammed default
   333                           ;	Clock Switch Enable bit
   334                           ;	CSWEN = 0x1, unprogrammed default
   335                           ;	Fail-Safe Clock Monitor Enable bit
   336                           ;	FCMEN = 0x1, unprogrammed default
   337   300001                     	org	3145729
   338   300001  FF                 	db	255
   339                           
   340                           ;Config register CONFIG3 @ 0x300002
   341                           ;	unspecified, using default values
   342                           ;	MCLR Enable bit
   343                           ;	MCLRE = 0x1, unprogrammed default
   344                           ;	Power-up timer selection bits
   345                           ;	PWRTS = 0x3, unprogrammed default
   346                           ;	Multi-vector enable bit
   347                           ;	MVECEN = 0x1, unprogrammed default
   348                           ;	IVTLOCK bit One-way set enable bit
   349                           ;	IVT1WAY = 0x1, unprogrammed default
   350                           ;	Low Power BOR Enable bit
   351                           ;	LPBOREN = 0x1, unprogrammed default
   352                           ;	Brown-out Reset Enable bits
   353                           ;	BOREN = 0x3, unprogrammed default
   354   300002                     	org	3145730
   355   300002  FF                 	db	255
   356                           
   357                           ;Config register CONFIG4 @ 0x300003
   358                           ;	unspecified, using default values
   359                           ;	Brown-out Reset Voltage Selection bits
   360                           ;	BORV = 0x3, unprogrammed default
   361                           ;	ZCD Disable bit
   362                           ;	ZCD = 0x1, unprogrammed default
   363                           ;	PPSLOCK bit One-Way Set Enable bit
   364                           ;	PPS1WAY = 0x1, unprogrammed default
   365                           ;	Stack Full/Underflow Reset Enable bit
   366                           ;	STVREN = 0x1, unprogrammed default
   367                           ;	Low Voltage Programming Enable bit
   368                           ;	LVP = 0x1, unprogrammed default
   369                           ;	Extended Instruction Set Enable bit
   370                           ;	XINST = 0x1, unprogrammed default
   371   300003                     	org	3145731
   372   300003  FF                 	db	255
   373                           
   374                           ;Config register CONFIG5 @ 0x300004
   375                           ;	WDT Period selection bits
   376                           ;	WDTCPS = WDTCPS_7, Divider ratio 1:4096
   377                           ;	WDT operating mode
   378                           ;	WDTE = ON, WDT enabled regardless of sleep; SWDTEN is ignored
   379   300004                     	org	3145732
   380   300004  E7                 	db	231
   381                           
   382                           ;Config register CONFIG6 @ 0x300005
   383                           ;	unspecified, using default values
   384                           ;	WDT Window Select bits
   385                           ;	WDTCWS = 0x7, unprogrammed default
   386                           ;	WDT input clock selector
   387                           ;	WDTCCS = 0x7, unprogrammed default
   388   300005                     	org	3145733
   389   300005  FF                 	db	255
   390                           
   391                           ;Config register CONFIG7 @ 0x300006
   392                           ;	unspecified, using default values
   393                           ;	Boot Block Size selection bits
   394                           ;	BBSIZE = 0x7, unprogrammed default
   395                           ;	Boot Block enable bit
   396                           ;	BBEN = 0x1, unprogrammed default
   397                           ;	Storage Area Flash enable bit
   398                           ;	SAFEN = 0x1, unprogrammed default
   399                           ;	Background Debugger
   400                           ;	DEBUG = 0x1, unprogrammed default
   401   300006                     	org	3145734
   402   300006  FF                 	db	255
   403                           
   404                           ;Config register CONFIG8 @ 0x300007
   405                           ;	unspecified, using default values
   406                           ;	Boot Block Write Protection bit
   407                           ;	WRTB = 0x1, unprogrammed default
   408                           ;	Configuration Register Write Protection bit
   409                           ;	WRTC = 0x1, unprogrammed default
   410                           ;	Data EEPROM Write Protection bit
   411                           ;	WRTD = 0x1, unprogrammed default
   412                           ;	SAF Write protection bit
   413                           ;	WRTSAF = 0x1, unprogrammed default
   414                           ;	Application Block write protection bit
   415                           ;	WRTAPP = 0x1, unprogrammed default
   416   300007                     	org	3145735
   417   300007  FF                 	db	255
   418                           
   419                           ; Padding undefined space
   420   300008                     	org	3145736
   421   300008  FF                 	db	255
   422                           
   423                           ;Config register CONFIG10 @ 0x300009
   424                           ;	unspecified, using default values
   425                           ;	PFM and Data EEPROM Code Protection bit
   426                           ;	CP = 0x1, unprogrammed default
   427   300009                     	org	3145737
   428   300009  FF                 	db	255
   429                           tosu	equ	0x4FF
   430                           tosh	equ	0x4FE
   431                           tosl	equ	0x4FD
   432                           stkptr	equ	0x4FC
   433                           pclatu	equ	0x4FB
   434                           pclath	equ	0x4FA
   435                           pcl	equ	0x4F9
   436                           tblptru	equ	0x4F8
   437                           tblptrh	equ	0x4F7
   438                           tblptrl	equ	0x4F6
   439                           tablat	equ	0x4F5
   440                           prodh	equ	0x4F4
   441                           prodl	equ	0x4F3
   442                           indf0	equ	0x4EF
   443                           postinc0	equ	0x4EE
   444                           postdec0	equ	0x4ED
   445                           preinc0	equ	0x4EC
   446                           plusw0	equ	0x4EB
   447                           fsr0h	equ	0x4EA
   448                           fsr0l	equ	0x4E9
   449                           wreg	equ	0x4E8
   450                           indf1	equ	0x4E7
   451                           postinc1	equ	0x4E6
   452                           postdec1	equ	0x4E5
   453                           preinc1	equ	0x4E4
   454                           plusw1	equ	0x4E3
   455                           fsr1h	equ	0x4E2
   456                           fsr1l	equ	0x4E1
   457                           bsr	equ	0x4E0
   458                           indf2	equ	0x4DF
   459                           postinc2	equ	0x4DE
   460                           postdec2	equ	0x4DD
   461                           preinc2	equ	0x4DC
   462                           plusw2	equ	0x4DB
   463                           fsr2h	equ	0x4DA
   464                           fsr2l	equ	0x4D9
   465                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BITBIGSFR_1        100      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITBIGSFRhhh        2F      0       0      70        0.0%
BITBIGSFRhhl         7      0       0      71        0.0%
BITBIGSFRhl          7      0       0      72        0.0%
BITBIGSFRlh         AF      0       0      73        0.0%
BITBIGSFRll        410      0       0      74        0.0%
ABS                  0      0       0      75        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Feb 14 12:48:51 2023

                     l14 FFD0                       l15 FFCC                       l17 FFE6  
                     l18 FFE2                       u10 FFDE                       u11 FFDA  
                     u20 FFF4                       u21 FFF0                      LATC 0004C0  
                    l698 FFB4                     _LATC 0004C0                     _main FFB4  
                   start FFFC             ___param_bank 000000                    ?_main 0000  
                  _TRISC 0004C8          __initialization FFAE             __end_of_main FFFC  
                 ??_main 0000            __activetblptr 000000                   _ANSELC 000410  
                 isa$std 000001               __accesstop 0560  __end_of__initialization FFAE  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFAE                  __ramtop 2600  
                __ptext0 FFB4     end_of_initialization FFAE                _PORTCbits 0004D0  
    start_initialization FFAE                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
