// Seed: 2317046114
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    output wand id_14,
    input supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    input supply1 id_18,
    output uwire id_19,
    input tri1 id_20,
    input supply1 id_21,
    output wand id_22,
    input tri1 id_23,
    input uwire id_24,
    output tri0 id_25,
    input tri1 id_26,
    input wor id_27,
    input tri id_28,
    input tri1 id_29,
    input tri0 id_30,
    output wor id_31,
    output logic id_32,
    input wor id_33,
    input supply1 id_34,
    output tri0 id_35,
    output uwire id_36,
    input wire id_37,
    output tri1 id_38,
    input wire id_39,
    input wand id_40,
    input wire id_41,
    input uwire id_42,
    input uwire id_43,
    input tri0 id_44
);
  initial begin
    id_32 <= id_18 !== (1);
  end
  assign id_19 = 1;
  xnor (
      id_1,
      id_10,
      id_13,
      id_15,
      id_16,
      id_17,
      id_18,
      id_20,
      id_21,
      id_23,
      id_24,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_33,
      id_34,
      id_37,
      id_39,
      id_4,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
