# Digital Logic Circuits using Verilog

## 📌 Project Overview
This project contains Verilog implementations of fundamental digital logic circuits.  
It is designed to help in understanding the basics of Digital Logic Design and verifying circuit behavior through simulation.

## 🛠️ Implemented Circuits
- Basic Logic Gates (AND, OR, NOT, NAND, NOR, XOR, XNOR)
- Half Adder
- Full Adder
- Half Subtractor
- Full Subtractor
- Multiplexer
- Demultiplexer
- Encoder
- Decoder

## ⚙️ Tools Used
- **Language:** Verilog HDL  
- **Simulation Tool:** Xilinx ISE / ModelSim / Vivado (as per availability)  
- **Platform:** Windows/Linux 
