#ifdef __FPGA_CMDMONITORMAIN_H__
#ifndef __FPGA_CMDALMTBL_H__
#define __FPGA_CMDALMTBL_H__

static FPGA_ALM_REG_INFO s_astrVu5pSdxFlashAlmInfoTbl[] = {
{0x390000, REG_SYS_ERR, REG_BIT(19), DEVICE_FAULT, BOARD_RESET, 76, NORMAL_1, RESERVE},
{0x390000, REG_SYS_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 93, NORMAL_0, RESERVE},
{0x390000, REG_SYS_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 95, NORMAL_0, RESERVE}};


static FPGA_ALM_REG_INFO s_astrSdxDDRAlmInfoTbl[] = {
{0x1000000, REG_DDR0_ECC_STATUS, REG_BIT(1), LOGGING, NON_BOARD_RESET, 30, NORMAL_0, RESERVE},
{0x1000000, REG_DDR0_ECC_STATUS, REG_BIT(0), LOGGING, NON_BOARD_RESET, 31, NORMAL_0, RESERVE},
{0x1010000, REG_DDR1_ECC_STATUS, REG_BIT(1), LOGGING, NON_BOARD_RESET, 62, NORMAL_0, RESERVE},
{0x1010000, REG_DDR1_ECC_STATUS, REG_BIT(0), LOGGING, NON_BOARD_RESET, 63, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrVu9pSdxFlashAlmInfoTbl[] = {
{0x390000, REG_SYS_ERR, REG_BIT(9), DEVICE_FAULT, BOARD_RESET, 86, NORMAL_1, RESERVE},
{0x390000, REG_SYS_ERR, REG_BIT(3), DEVICE_FAULT, BOARD_RESET, 92, NORMAL_1, RESERVE},
{0x390000, REG_SYS_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 93, NORMAL_1, RESERVE}};

static FPGA_ALM_REG_INFO s_astrSdxICapAlmInfoTbl[] = {
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(20), LOGGING, NON_BOARD_RESET, 107, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(19), LOGGING, NON_BOARD_RESET, 108, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(18), LOGGING, NON_BOARD_RESET, 109, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(17), LOGGING, NON_BOARD_RESET, 110, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(16), LOGGING, NON_BOARD_RESET, 111, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(4), LOGGING, NON_BOARD_RESET, 123, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(3), LOGGING, NON_BOARD_RESET, 124, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(2), LOGGING, NON_BOARD_RESET, 125, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(1), LOGGING, NON_BOARD_RESET, 126, NORMAL_0, RESERVE},
{0xd0000, FIREWALL_CTRL_STATUS, REG_BIT(0), LOGGING, NON_BOARD_RESET, 127, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(20), LOGGING, NON_BOARD_RESET, 139, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(19), LOGGING, NON_BOARD_RESET, 140, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(18), LOGGING, NON_BOARD_RESET, 141, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(17), LOGGING, NON_BOARD_RESET, 142, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(16), LOGGING, NON_BOARD_RESET, 143, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(4), LOGGING, NON_BOARD_RESET, 155, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(3), LOGGING, NON_BOARD_RESET, 156, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(2), LOGGING, NON_BOARD_RESET, 157, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(1), LOGGING, NON_BOARD_RESET, 158, NORMAL_0, RESERVE},
{0xe0000, FIREWALL_USR_CTRL_STATUS, REG_BIT(0), LOGGING, NON_BOARD_RESET, 159, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(20), LOGGING, NON_BOARD_RESET, 171, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(19), LOGGING, NON_BOARD_RESET, 172, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(18), LOGGING, NON_BOARD_RESET, 173, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(17), LOGGING, NON_BOARD_RESET, 174, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(16), LOGGING, NON_BOARD_RESET, 175, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(4), LOGGING, NON_BOARD_RESET, 187, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(3), LOGGING, NON_BOARD_RESET, 188, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(2), LOGGING, NON_BOARD_RESET, 189, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(1), LOGGING, NON_BOARD_RESET, 190, NORMAL_0, RESERVE},
{0xf0000, FIREWALL_USR_DATA_STATUS, REG_BIT(0), LOGGING, NON_BOARD_RESET, 191, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegClkmAlmInfoTbl[] = {
{0x2080, REG_CLKM_ERR, REG_BIT(15), DEVICE_FAULT, BOARD_RESET, 0, NORMAL_0, RESERVE},
{0x2080, REG_CLKM_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 13, NORMAL_0, RESERVE},
{0x2080, REG_CLKM_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 14, NORMAL_0, RESERVE},
{0x2080, REG_CLKM_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 15, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegRxmAlmInfoTbl[] = {
{0x44080, REG_PARRLT_ERR, REG_BIT(7), LOGGING, NON_BOARD_RESET, 40, NORMAL_0, RESERVE},
{0x44080, REG_PARRLT_ERR, REG_BIT(6), LOGGING, NON_BOARD_RESET, 41, NORMAL_0, RESERVE},
{0x44080, REG_PARRLT_ERR, REG_BIT(4), LOGGING, NON_BOARD_RESET, 43, NORMAL_0, RESERVE},
{0x44080, REG_PARRLT_ERR, REG_BIT(3), LOGGING, NON_BOARD_RESET, 44, NORMAL_0, RESERVE},
{0x44080, REG_PARRLT_ERR, REG_BIT(2), LOGGING, NON_BOARD_RESET, 45, NORMAL_0, RESERVE},
{0x44080, REG_PARRLT_ERR, REG_BIT(1), LOGGING, NON_BOARD_RESET, 46, NORMAL_0, RESERVE},
{0x44080, REG_PARRLT_ERR, REG_BIT(0), LOGGING, NON_BOARD_RESET, 47, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(8), LOGGING, NON_BOARD_RESET, 71, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(7), LOGGING, NON_BOARD_RESET, 72, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(6), LOGGING, NON_BOARD_RESET, 73, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(5), LOGGING, NON_BOARD_RESET, 74, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(4), LOGGING, NON_BOARD_RESET, 75, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(3), LOGGING, NON_BOARD_RESET, 76, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(2), LOGGING, NON_BOARD_RESET, 77, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 78, NORMAL_0, RESERVE},
{0x44081, REG_RSPBD_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 79, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegDmaeAlmInfoTbl[] = {
{0x40080, REG_DMAE_0ERR, REG_BIT(31), DEVICE_FAULT, BOARD_RESET, 80, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(30), LOGGING, NON_BOARD_RESET, 81, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(29), DEVICE_FAULT, BOARD_RESET, 82, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(28), DEVICE_FAULT, BOARD_RESET, 83, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(27), DEVICE_FAULT, BOARD_RESET, 84, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(26), LOGGING, NON_BOARD_RESET, 85, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(21), DEVICE_FAULT, BOARD_RESET, 90, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(20), DEVICE_FAULT, BOARD_RESET, 91, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(17), DEVICE_FAULT, BOARD_RESET, 94, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(16), DEVICE_FAULT, BOARD_RESET, 95, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(15), DEVICE_FAULT, BOARD_RESET, 96, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(14), DEVICE_FAULT, BOARD_RESET, 97, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(13), DEVICE_FAULT, BOARD_RESET, 98, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(12), DEVICE_FAULT, BOARD_RESET, 99, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(11), DEVICE_FAULT, BOARD_RESET, 100, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(10), DEVICE_FAULT, BOARD_RESET, 101, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(9), DEVICE_FAULT, BOARD_RESET, 102, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(8), DEVICE_FAULT, BOARD_RESET, 103, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 106, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 107, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 110, NORMAL_0, RESERVE},
{0x40080, REG_DMAE_0ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 111, NORMAL_0, RESERVE},
{0x40081, REG_DMAE_1ERR, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 112, NORMAL_0, RESERVE},
{0x40081, REG_DMAE_1ERR, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 113, NORMAL_0, RESERVE},
{0x40081, REG_DMAE_1ERR, REG_BIT(3), DEVICE_FAULT, BOARD_RESET, 114, NORMAL_0, RESERVE},
{0x40081, REG_DMAE_1ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 115, NORMAL_0, RESERVE},
{0x40081, REG_DMAE_1ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 116, NORMAL_0, RESERVE},
{0x40081, REG_DMAE_1ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 117, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegTxqmAlmInfoTbl[] = {
{0x41080, REG_BDQM_ERR, REG_BIT(8), DEVICE_FAULT, BOARD_RESET, 118, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(7), DEVICE_FAULT, BOARD_RESET, 119, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(6), DEVICE_FAULT, BOARD_RESET, 120, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(5), LOGGING, NON_BOARD_RESET, 121, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 122, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(3), LOGGING, NON_BOARD_RESET, 123, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 124, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 125, NORMAL_0, RESERVE},
{0x41080, REG_BDQM_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 126, NORMAL_0, RESERVE},
{0x41081, REG_MULQM_ERR0, REG_BIT(3), LOGGING, NON_BOARD_RESET, 127, NORMAL_0, RESERVE},
{0x41081, REG_MULQM_ERR0, REG_BIT(2), LOGGING, NON_BOARD_RESET, 128, NORMAL_0, RESERVE},
{0x41081, REG_MULQM_ERR0, REG_BIT(1), LOGGING, NON_BOARD_RESET, 129, NORMAL_0, RESERVE},
{0x41081, REG_MULQM_ERR0, REG_BIT(0), LOGGING, NON_BOARD_RESET, 130, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegTxmAlmInfoTbl[] = {
{0x42080, REG_PRTY_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 135, NORMAL_0, RESERVE},
{0x42080, REG_PRTY_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 136, NORMAL_0, RESERVE},
{0x42080, REG_PRTY_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 137, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(11), LOGGING, NON_BOARD_RESET, 138, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(10), LOGGING, NON_BOARD_RESET, 139, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(9), LOGGING, NON_BOARD_RESET, 140, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(8), DEVICE_FAULT, BOARD_RESET, 141, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(7), DEVICE_FAULT, BOARD_RESET, 142, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(6), DEVICE_FAULT, BOARD_RESET, 143, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 144, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(4), LOGGING, BOARD_RESET, 145, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(3), DEVICE_FAULT, BOARD_RESET, 146, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 147, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 148, NORMAL_0, RESERVE},
{0x42081, REG_TXM_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 149, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegRxqmAlmInfoTbl[] = {
{0x43080, REG_RXQM_ERR, REG_BIT(15), DEVICE_FAULT, BOARD_RESET, 162, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(14), DEVICE_FAULT, BOARD_RESET, 163, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(13), DEVICE_FAULT, BOARD_RESET, 164, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(12), DEVICE_FAULT, BOARD_RESET, 165, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(11), DEVICE_FAULT, BOARD_RESET, 166, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(10), DEVICE_FAULT, BOARD_RESET, 167, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(9), DEVICE_FAULT, BOARD_RESET, 168, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(8), DEVICE_FAULT, BOARD_RESET, 169, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(7), DEVICE_FAULT, BOARD_RESET, 170, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(6), DEVICE_FAULT, BOARD_RESET, 171, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 172, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 173, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(3), DEVICE_FAULT, BOARD_RESET, 174, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(2), DEVICE_FAULT, BOARD_RESET, 175, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 176, NORMAL_0, RESERVE},
{0x43080, REG_RXQM_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 177, NORMAL_0, RESERVE},
{0x43082, RXM_REQ_BUSY, REG_BIT(8), LOGGING, BOARD_RESET, 178, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(15), LOGGING, BOARD_RESET, 179, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(14), LOGGING, BOARD_RESET, 180, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(13), LOGGING, BOARD_RESET, 181, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(12), LOGGING, BOARD_RESET, 182, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(11), LOGGING, BOARD_RESET, 183, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(10), LOGGING, BOARD_RESET, 184, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(9), LOGGING, BOARD_RESET, 185, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(8), LOGGING, BOARD_RESET, 186, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(7), LOGGING, BOARD_RESET, 187, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(6), LOGGING, BOARD_RESET, 188, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(5), LOGGING, BOARD_RESET, 189, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(4), LOGGING, BOARD_RESET, 190, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(3), LOGGING, BOARD_RESET, 191, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(2), LOGGING, BOARD_RESET, 192, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(1), LOGGING, BOARD_RESET, 193, NORMAL_0, RESERVE},
{0x43083, REG_BDQM_ERR_3RD, REG_BIT(0), LOGGING, BOARD_RESET, 194, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicRegHpiAlmInfoTbl[] = {
{0xb080, REG_TRM_FF_ERR, REG_BIT(6), LOGGING, NON_BOARD_RESET, 220, NORMAL_0, RESERVE},
{0xb080, REG_TRM_FF_ERR, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 221, NORMAL_0, RESERVE},
{0xb083, REG_HPI_TXFF_ERR, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 253, NORMAL_0, RESERVE},
{0xb083, REG_HPI_TXFF_ERR, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 254, NORMAL_0, RESERVE},
{0xb083, REG_HPI_TXFF_ERR, REG_BIT(1), DEVICE_FAULT, BOARD_RESET, 257, NORMAL_0, RESERVE},
{0xb083, REG_HPI_TXFF_ERR, REG_BIT(0), DEVICE_FAULT, BOARD_RESET, 258, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(6), LOGGING, NON_BOARD_RESET, 284, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(5), LOGGING, NON_BOARD_RESET, 285, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(4), LOGGING, NON_BOARD_RESET, 286, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(3), LOGGING, NON_BOARD_RESET, 287, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(2), LOGGING, NON_BOARD_RESET, 288, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(1), LOGGING, NON_BOARD_RESET, 289, NORMAL_0, RESERVE},
{0xb084, REG_BAR_ACCESS_ERR, REG_BIT(0), LOGGING, NON_BOARD_RESET, 290, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicDdrcAlmInfoTbl[] = {
{0x17048, AXI_FIFO_STATUS, REG_BIT(30), LOGGING, NON_BOARD_RESET, 292, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(29), DEVICE_FAULT, BOARD_RESET, 293, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(28), DEVICE_FAULT, BOARD_RESET, 294, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(22), LOGGING, NON_BOARD_RESET, 300, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(21), DEVICE_FAULT, BOARD_RESET, 301, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(20), DEVICE_FAULT, BOARD_RESET, 302, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(14), LOGGING, NON_BOARD_RESET, 308, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(13), DEVICE_FAULT, BOARD_RESET, 309, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(12), DEVICE_FAULT, BOARD_RESET, 310, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(6), LOGGING, NON_BOARD_RESET, 316, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 317, NORMAL_0, RESERVE},
{0x17048, AXI_FIFO_STATUS, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 318, NORMAL_0, RESERVE},
{0x1704c, AXI_ADDR_ERR, REG_BIT(9), LOGGING, NON_BOARD_RESET, 345, NORMAL_0, RESERVE},
{0x1704c, AXI_ADDR_ERR, REG_BIT(8), LOGGING, NON_BOARD_RESET, 346, NORMAL_0, RESERVE},
{0x17120, CM_STATUS, REG_BIT(14), LOGGING, NON_BOARD_RESET, 372, NORMAL_0, RESERVE},
{0x17120, CM_STATUS, REG_BIT(13), LOGGING, NON_BOARD_RESET, 373, NORMAL_0, RESERVE},
{0x17120, CM_STATUS, REG_BIT(12), DEVICE_FAULT, BOARD_RESET, 374, NORMAL_0, RESERVE},
{0x17120, CM_STATUS, REG_BIT(6), LOGGING, NON_BOARD_RESET, 380, NORMAL_0, RESERVE},
{0x17120, CM_STATUS, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 381, NORMAL_0, RESERVE},
{0x17120, CM_STATUS, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 382, NORMAL_0, RESERVE},
{0x17124, DC_STATUS, REG_BIT(22), LOGGING, NON_BOARD_RESET, 396, NORMAL_0, RESERVE},
{0x17124, DC_STATUS, REG_BIT(21), DEVICE_FAULT, BOARD_RESET, 397, NORMAL_0, RESERVE},
{0x17124, DC_STATUS, REG_BIT(20), DEVICE_FAULT, BOARD_RESET, 398, NORMAL_0, RESERVE},
{0x17124, DC_STATUS, REG_BIT(6), LOGGING, NON_BOARD_RESET, 412, NORMAL_0, RESERVE},
{0x17124, DC_STATUS, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 413, NORMAL_0, RESERVE},
{0x17124, DC_STATUS, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 414, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(30), LOGGING, NON_BOARD_RESET, 420, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(29), DEVICE_FAULT, BOARD_RESET, 421, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(28), DEVICE_FAULT, BOARD_RESET, 422, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(22), LOGGING, NON_BOARD_RESET, 428, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(21), DEVICE_FAULT, BOARD_RESET, 429, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(20), DEVICE_FAULT, BOARD_RESET, 430, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(15), DEVICE_FAULT, BOARD_RESET, 435, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(7), LOGGING, NON_BOARD_RESET, 443, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(6), LOGGING, NON_BOARD_RESET, 444, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(5), DEVICE_FAULT, BOARD_RESET, 445, NORMAL_0, RESERVE},
{0x17148, MAC_STATUS, REG_BIT(4), DEVICE_FAULT, BOARD_RESET, 446, NORMAL_0, RESERVE}};

static FPGA_ALM_REG_INFO s_astrBasicPcieAlmInfoTbl[] = {
{0x4080, SYS_FIFO_STAT, REG_BIT(14), LOGGING, NON_BOARD_RESET, 451, NORMAL_0, RESERVE},
{0x4080, SYS_FIFO_STAT, REG_BIT(13), LOGGING, NON_BOARD_RESET, 452, NORMAL_0, RESERVE},
{0x4080, SYS_FIFO_STAT, REG_BIT(12), LOGGING, NON_BOARD_RESET, 453, NORMAL_0, RESERVE},
{0x4080, SYS_FIFO_STAT, REG_BIT(6), LOGGING, NON_BOARD_RESET, 454, NORMAL_0, RESERVE},
{0x4080, SYS_FIFO_STAT, REG_BIT(5), LOGGING, NON_BOARD_RESET, 455, NORMAL_0, RESERVE},
{0x4080, SYS_FIFO_STAT, REG_BIT(4), LOGGING, NON_BOARD_RESET, 456, NORMAL_0, RESERVE},
{0x4011, SYS_FLAG, REG_BIT(8), LOGGING, NON_BOARD_RESET, 457, NORMAL_0, RESERVE},
{0x4011, SYS_FLAG, REG_BIT(0), LOGGING, NON_BOARD_RESET, 458, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(30), LOGGING, NON_BOARD_RESET, 459, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(29), LOGGING, NON_BOARD_RESET, 460, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(28), LOGGING, NON_BOARD_RESET, 461, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(22), LOGGING, NON_BOARD_RESET, 462, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(21), LOGGING, NON_BOARD_RESET, 463, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(20), LOGGING, NON_BOARD_RESET, 464, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(14), LOGGING, NON_BOARD_RESET, 465, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(13), LOGGING, NON_BOARD_RESET, 466, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(12), LOGGING, NON_BOARD_RESET, 467, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(6), LOGGING, NON_BOARD_RESET, 468, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(5), LOGGING, NON_BOARD_RESET, 469, NORMAL_0, RESERVE},
{0x4040, TX_FIFO_STAT1, REG_BIT(4), LOGGING, NON_BOARD_RESET, 470, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(22), LOGGING, NON_BOARD_RESET, 471, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(21), LOGGING, NON_BOARD_RESET, 472, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(20), LOGGING, NON_BOARD_RESET, 473, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(14), LOGGING, NON_BOARD_RESET, 474, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(13), LOGGING, NON_BOARD_RESET, 475, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(12), LOGGING, NON_BOARD_RESET, 476, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(6), LOGGING, NON_BOARD_RESET, 477, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(5), LOGGING, NON_BOARD_RESET, 478, NORMAL_0, RESERVE},
{0x4041, TX_FIFO_STAT2, REG_BIT(4), LOGGING, NON_BOARD_RESET, 479, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(30), LOGGING, NON_BOARD_RESET, 480, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(29), LOGGING, NON_BOARD_RESET, 481, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(28), LOGGING, NON_BOARD_RESET, 482, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(14), LOGGING, NON_BOARD_RESET, 483, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(13), LOGGING, NON_BOARD_RESET, 484, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(12), LOGGING, NON_BOARD_RESET, 485, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(6), LOGGING, NON_BOARD_RESET, 486, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(5), LOGGING, NON_BOARD_RESET, 487, NORMAL_0, RESERVE},
{0x4042, BUS_FIFO_STAT1, REG_BIT(4), LOGGING, NON_BOARD_RESET, 488, NORMAL_0, RESERVE},
{0x4044, DMA_SOP_EOP_CHK_ERROR, REG_BIT(24), LOGGING, NON_BOARD_RESET, 489, NORMAL_0, RESERVE},
{0x404a, USR_FIFO_STATUS, REG_BIT(14), LOGGING, NON_BOARD_RESET, 490, NORMAL_0, RESERVE},
{0x404a, USR_FIFO_STATUS, REG_BIT(13), LOGGING, NON_BOARD_RESET, 491, NORMAL_0, RESERVE},
{0x404a, USR_FIFO_STATUS, REG_BIT(12), LOGGING, NON_BOARD_RESET, 492, NORMAL_0, RESERVE},
{0x404a, USR_FIFO_STATUS, REG_BIT(6), LOGGING, NON_BOARD_RESET, 493, NORMAL_0, RESERVE},
{0x404a, USR_FIFO_STATUS, REG_BIT(5), LOGGING, NON_BOARD_RESET, 494, NORMAL_0, RESERVE},
{0x404a, USR_FIFO_STATUS, REG_BIT(4), LOGGING, NON_BOARD_RESET, 495, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(15), LOGGING, NON_BOARD_RESET, 496, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(14), LOGGING, NON_BOARD_RESET, 497, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(13), LOGGING, NON_BOARD_RESET, 498, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(12), LOGGING, NON_BOARD_RESET, 499, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(11), LOGGING, NON_BOARD_RESET, 500, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(10), LOGGING, NON_BOARD_RESET, 501, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(9), LOGGING, NON_BOARD_RESET, 502, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(8), LOGGING, NON_BOARD_RESET, 503, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(7), LOGGING, NON_BOARD_RESET, 504, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(6), LOGGING, NON_BOARD_RESET, 505, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(5), LOGGING, NON_BOARD_RESET, 506, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(4), LOGGING, NON_BOARD_RESET, 507, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(3), LOGGING, NON_BOARD_RESET, 508, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(2), LOGGING, NON_BOARD_RESET, 509, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(1), LOGGING, NON_BOARD_RESET, 510, NORMAL_0, RESERVE},
{0x4081, RX_LEN_UNVLD_CNT, REG_BIT(0), LOGGING, NON_BOARD_RESET, 511, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(15), LOGGING, NON_BOARD_RESET, 512, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(14), LOGGING, NON_BOARD_RESET, 513, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(13), LOGGING, NON_BOARD_RESET, 514, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(12), LOGGING, NON_BOARD_RESET, 515, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(11), LOGGING, NON_BOARD_RESET, 516, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(10), LOGGING, NON_BOARD_RESET, 517, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(9), LOGGING, NON_BOARD_RESET, 518, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(8), LOGGING, NON_BOARD_RESET, 519, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(7), LOGGING, NON_BOARD_RESET, 520, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(6), LOGGING, NON_BOARD_RESET, 521, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(5), LOGGING, NON_BOARD_RESET, 522, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(4), LOGGING, NON_BOARD_RESET, 523, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(3), LOGGING, NON_BOARD_RESET, 524, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(2), LOGGING, NON_BOARD_RESET, 525, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(1), LOGGING, NON_BOARD_RESET, 526, NORMAL_0, RESERVE},
{0x4082, RX_STAT_UNVLD_CNT, REG_BIT(0), LOGGING, NON_BOARD_RESET, 527, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(15), LOGGING, NON_BOARD_RESET, 528, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(14), LOGGING, NON_BOARD_RESET, 529, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(13), LOGGING, NON_BOARD_RESET, 530, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(12), LOGGING, NON_BOARD_RESET, 531, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(11), LOGGING, NON_BOARD_RESET, 532, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(10), LOGGING, NON_BOARD_RESET, 533, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(9), LOGGING, NON_BOARD_RESET, 534, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(8), LOGGING, NON_BOARD_RESET, 535, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(7), LOGGING, NON_BOARD_RESET, 536, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(6), LOGGING, NON_BOARD_RESET, 537, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(5), LOGGING, NON_BOARD_RESET, 538, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(4), LOGGING, NON_BOARD_RESET, 539, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(3), LOGGING, NON_BOARD_RESET, 540, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(2), LOGGING, NON_BOARD_RESET, 541, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(1), LOGGING, NON_BOARD_RESET, 542, NORMAL_0, RESERVE},
{0x4083, RX_TAG_UNVLD_CNT, REG_BIT(0), LOGGING, NON_BOARD_RESET, 543, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(15), LOGGING, NON_BOARD_RESET, 544, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(14), LOGGING, NON_BOARD_RESET, 545, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(13), LOGGING, NON_BOARD_RESET, 546, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(12), LOGGING, NON_BOARD_RESET, 547, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(11), LOGGING, NON_BOARD_RESET, 548, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(10), LOGGING, NON_BOARD_RESET, 549, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(9), LOGGING, NON_BOARD_RESET, 550, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(8), LOGGING, NON_BOARD_RESET, 551, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(7), LOGGING, NON_BOARD_RESET, 552, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(6), LOGGING, NON_BOARD_RESET, 553, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(5), LOGGING, NON_BOARD_RESET, 554, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(4), LOGGING, NON_BOARD_RESET, 555, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(3), LOGGING, NON_BOARD_RESET, 556, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(2), LOGGING, NON_BOARD_RESET, 557, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(1), LOGGING, NON_BOARD_RESET, 558, NORMAL_0, RESERVE},
{0x4088, PLD_TIMEOUT_CNT, REG_BIT(0), LOGGING, NON_BOARD_RESET, 559, NORMAL_0, RESERVE}};

static FPGA_ALM_CONFIG s_astrVu9pSdxAlmRegTbls[]={
    { s_astrVu9pSdxFlashAlmInfoTbl , 3},
    { s_astrSdxDDRAlmInfoTbl , 0 },
    { s_astrSdxICapAlmInfoTbl, 30},
    {NULL, 0}
};

static FPGA_ALM_CONFIG s_astrVu5pSdxAlmRegTbls[]={
    { s_astrVu5pSdxFlashAlmInfoTbl , 3},
    { s_astrSdxDDRAlmInfoTbl , 0 },
    { s_astrSdxICapAlmInfoTbl, 30},
    {NULL, 0}
};

static FPGA_ALM_CONFIG s_astrBasicAlmRegTbls[]={
    { s_astrBasicRegClkmAlmInfoTbl ,4},
    { s_astrBasicRegRxmAlmInfoTbl ,16},
    { s_astrBasicRegDmaeAlmInfoTbl ,28},
    { s_astrBasicRegTxqmAlmInfoTbl ,13},
    { s_astrBasicRegTxmAlmInfoTbl ,15},
    { s_astrBasicRegRxqmAlmInfoTbl ,33},
    { s_astrBasicRegHpiAlmInfoTbl ,13},
    { s_astrBasicDdrcAlmInfoTbl ,37},
    { s_astrBasicPcieAlmInfoTbl ,109},
    {NULL, 0}
};


#endif
#endif
