[globals/init_openram]: Initializing OpenRAM...
[globals/setup_paths]: Temporary files saved in /tmp/openram_arya_2093603_temp/
[globals/read_config]: Configuration file is /home/arya/src/openram-skywater-tech/macros/configs/sky130_sram_4kbyte_1rw1r_32x1024_8.py
[globals/read_config]: Output saved in /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/
[globals/import_tech]: Adding technology path: /home/arya/src/openram-skywater-tech/third_party/OpenRAM/technology
[globals/import_tech]: Adding technology path: /home/arya/src/openram-skywater-tech/tools/openram/technology
[globals/init_paths]: Creating temp directory: /tmp/openram_arya_2093603_temp/
[globals/setup_bitcell]: Using bitcell: bitcell_2port
[characterizer/<module>]: Initializing characterizer...
[characterizer/<module>]: Analytical model enabled.
[verify/<module>]: Initializing verify...
[verify/<module>]: LVS/DRC/PEX disabled.
[globals/setup_bitcell]: Using bitcell: bitcell_2port
|==============================================================================|
|=========                       OpenRAM v1.1.7                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========         Temp dir: /tmp/openram_arya_2093603_temp/          =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 12/03/2020 10:32:24
Technology: sky130
Total size: 32768 bits
WARNING: file globals.py: line 571: Requesting such a large memory size (32768) will have a large run-time. Consider using multiple smaller banks.

Word size: 32
Words: 1024
Banks: 1
Write size: 8
RW ports: 1
R-only ports: 1
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
[sram_config/recompute_sizes]: Recomputing with words per row: 4
[sram_config/recompute_sizes]: Rows: 256 Cols: 128
[sram_config/recompute_sizes]: Row addr size: 8 Col addr size: 2 Bank addr size: 10
Words per row: 4
Output files are: 
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.lvs
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.sp
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.v
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.lib
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.py
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.html
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.log
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.lef
/home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.gds
[sram/__init__]: Changed OPTS wpr=4
[sram/__init__]: OPTS wpr=4
[dff_array/__init__]: Creating row_addr_dff rows=8 cols=1
[dff_array/__init__]: Creating col_addr_dff rows=1 cols=2
[dff_array/__init__]: Creating data_dff rows=1 cols=32
[dff_array/__init__]: Creating wmask_dff rows=1 cols=4
[and2_dec/__init__]: Creating and2_dec and2_dec
[and3_dec/__init__]: Creating and3_dec and3_dec
[and4_dec/__init__]: Creating and4_dec and4_dec
[wordline_driver_array/__init__]: Creating wordline_driver_array
[wordline_driver/__init__]: Creating wordline_driver wordline_driver
[pbuf_dec/__init__]: creating pbuf_dec with size of 8
[bitcell_base_array/__init__]: Creating global_bitcell_array 256 x 128
[bitcell_base_array/__init__]: Creating local_bitcell_array 256 x 16
[bitcell_base_array/__init__]: Creating replica_bitcell_array 256 x 16
[replica_bitcell_array/__init__]: Creating replica_bitcell_array 256 x 16 rbls: [1, 1] left_rbl: [0] right_rbl: []
[bitcell_base_array/__init__]: Creating bitcell_array 256 x 16
[bitcell_array/__init__]: Creating bitcell_array 256 x 16
[bitcell_base_array/__init__]: Creating replica_column 258 x 1
[bitcell_base_array/__init__]: Creating dummy_array 1 x 16
[bitcell_base_array/__init__]: Creating col_cap_array 1 x 16
[bitcell_base_array/__init__]: Creating col_cap_array_0 1 x 16
[bitcell_base_array/__init__]: Creating row_cap_array 258 x 1
[bitcell_base_array/__init__]: Creating row_cap_array_0 258 x 1
[wordline_buffer_array/__init__]: Creating wordline_buffer_array
[bitcell_base_array/__init__]: Creating local_bitcell_array_0 256 x 16
[bitcell_base_array/__init__]: Creating replica_bitcell_array_0 256 x 16
[replica_bitcell_array/__init__]: Creating replica_bitcell_array_0 256 x 16 rbls: [1, 1] left_rbl: [] right_rbl: []
[bitcell_base_array/__init__]: Creating bitcell_array_0 256 x 16
[bitcell_array/__init__]: Creating bitcell_array_0 256 x 16
[bitcell_base_array/__init__]: Creating dummy_array_0 1 x 16
[bitcell_base_array/__init__]: Creating col_cap_array_1 1 x 16
[bitcell_base_array/__init__]: Creating col_cap_array_2 1 x 16
[bitcell_base_array/__init__]: Creating row_cap_array_1 258 x 1
[bitcell_base_array/__init__]: Creating local_bitcell_array_1 256 x 16
[bitcell_base_array/__init__]: Creating replica_bitcell_array_1 256 x 16
[replica_bitcell_array/__init__]: Creating replica_bitcell_array_1 256 x 16 rbls: [1, 1] left_rbl: [] right_rbl: [1]
[bitcell_base_array/__init__]: Creating replica_column_0 258 x 1
[precharge_array/__init__]: Creating precharge_array
[sense_amp_array/__init__]: Creating sense_amp_array
[column_mux_array/__init__]: Creating column_mux_array
[write_driver_array/__init__]: Creating write_driver_array
[write_mask_and_array/__init__]: Creating write_mask_and_array
[pand2/__init__]: Creating pand2 pand2
[pdriver/__init__]: creating pdriver pdriver
[precharge_array/__init__]: Creating precharge_array_0
[column_mux_array/__init__]: Creating column_mux_array_0
[pand2/__init__]: Creating pand2 pand2_0
[pdriver/__init__]: creating pdriver pdriver_0
[control_logic/__init__]: Creating control_logic_rw
[dff_buf/__init__]: Creating dff_buf
[dff_buf_array/__init__]: Creating dff_buf_array
[dff_buf/__init__]: Creating dff_buf_0
[pand2/__init__]: Creating pand2 pand2_1
[pdriver/__init__]: creating pdriver pdriver_1
[pbuf/__init__]: creating pbuf with size of 128
[pdriver/__init__]: creating pdriver pdriver_2
[pdriver/__init__]: creating pdriver pdriver_3
[pand3/__init__]: Creating pand3 pand3
[pdriver/__init__]: creating pdriver pdriver_4
[pand3/__init__]: Creating pand3 pand3_0
[pdriver/__init__]: creating pdriver pdriver_5
[pdriver/__init__]: creating pdriver pdriver_6
[delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[control_logic/__init__]: Creating control_logic_r
[dff_buf_array/__init__]: Creating dff_buf_array_0
[pdriver/__init__]: creating pdriver pdriver_7
** Submodules: 8.8 seconds
** Placement: 0.1 seconds
** Routing: 0.3 seconds
** Verification: 0.0 seconds
** SRAM creation: 9.2 seconds
GDS: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.gds
** GDS: 4.2 seconds
LEF: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.lef
** LEF: 146.5 seconds
SP: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.sp
** Spice writing: 1.0 seconds
LVS: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
[characterizer.lib/prepare_tables]: Loads: [ 1.7225  6.89   27.56  ]
[characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.8, 25)]
[characterizer.lib/characterize_corners]: Corner: ('TT', 1.8, 25)
[characterizer.lib/characterize_corners]: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8_TT_1p8V_25C.lib
[characterizer.delay/analytical_power]: Dynamic Power: 87.58941491836832 mW
[characterizer.delay/analytical_power]: Leakage Power: 0.039776 mW
[characterizer.delay/analytical_delay]: Slew, Load, Delay(ns), Slew(ns)
[characterizer.delay/analytical_delay]: 0.00125, 1.7225, 0.37598191080518745, 0.00167765625
[characterizer.delay/analytical_delay]: 0.00125, 6.89, 0.4050490983051874, 0.004584374999999999
[characterizer.delay/analytical_delay]: 0.00125, 27.56, 0.5213178483051875, 0.016211249999999996
[characterizer.delay/analytical_delay]: 0.005, 1.7225, 0.37598191080518745, 0.00167765625
[characterizer.delay/analytical_delay]: 0.005, 6.89, 0.4050490983051874, 0.004584374999999999
[characterizer.delay/analytical_delay]: 0.005, 27.56, 0.5213178483051875, 0.016211249999999996
[characterizer.delay/analytical_delay]: 0.04, 1.7225, 0.37598191080518745, 0.00167765625
[characterizer.delay/analytical_delay]: 0.04, 6.89, 0.4050490983051874, 0.004584374999999999
[characterizer.delay/analytical_delay]: 0.04, 27.56, 0.5213178483051875, 0.016211249999999996
** Characterization: 0.7 seconds
Config: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.py
** Config: 0.0 seconds
Datasheet: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8.v
** Verilog: 0.0 seconds
Extended Config: Writing to /home/arya/src/openram-skywater-tech/macros/sky130_sram_4kbyte_1rw1r_32x1024_8/sky130_sram_4kbyte_1rw1r_32x1024_8_extended.py
** Extended Config: 0.0 seconds
[globals/cleanup_paths]: Purging temp directory: /tmp/openram_arya_2093603_temp/
** End: 161.6 seconds
