# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk instruction[0] instruction[1] instruction[2] instruction[3] instruction[4] instruction[5] instruction[6] instruction[7]
.outputs alu_result_o[0] alu_result_o[1] op[0] op[1] rd[0] rd[1] rs1[0] rs1[1] rs2[0] rs2[1] write_enable_o
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[0] E=$memory\mem_0$wren[2][0][0]$y$94 Q=mem_0[2][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[1] E=$memory\mem_0$wren[2][0][0]$y$94 Q=mem_0[2][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[0] E=$memory\mem_0$wren[1][0][0]$y$86 Q=mem_0[1][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[1] E=$memory\mem_0$wren[1][0][0]$y$86 Q=mem_0[1][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[0] E=$memory\mem_0$wren[0][0][0]$y$78 Q=mem_0[0][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[1] E=$memory\mem_0$wren[0][0][0]$y$78 Q=mem_0[0][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[0] E=$memory\mem_0$wren[3][0][0]$y$100 Q=mem_0[3][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[1] E=$memory\mem_0$wren[3][0][0]$y$100 Q=mem_0[3][1]
.names instruction[0] $auto$rtlil.cc:2551:NotGate$333
0 1
.names instruction[1] $auto$rtlil.cc:2551:NotGate$331
0 1
.names $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.X[0] tmp12[0]
0 1
.names $auto$rtlil.cc:2551:NotGate$333 instruction[1] tmp14
1- 1
-1 1
.names instruction[0] $auto$rtlil.cc:2551:NotGate$331 tmp19
1- 1
-1 1
.names $auto$rtlil.cc:2551:NotGate$333 $auto$rtlil.cc:2551:NotGate$331 $auto$simplemap.cc:257:simplemap_eqne$219
1- 1
-1 1
.names instruction[0] instruction[1] write_enable_o
1- 1
-1 1
.names tmp19 tmp11
0 1
.names $auto$simplemap.cc:257:simplemap_eqne$219 tmp16
0 1
.names mem_0[2][0] mem_0[3][0] instruction[6] $memory\mem_0$rdmux[1][0][0]$b$64[0]
1-0 1
-11 1
.names mem_0[2][1] mem_0[3][1] instruction[6] $memory\mem_0$rdmux[1][0][0]$b$64[1]
1-0 1
-11 1
.names mem_0[0][0] mem_0[1][0] instruction[6] $memory\mem_0$rdmux[1][0][0]$a$63[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] instruction[6] $memory\mem_0$rdmux[1][0][0]$a$63[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[1][0][0]$a$63[0] $memory\mem_0$rdmux[1][0][0]$b$64[0] instruction[7] rs1val[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[1][0][0]$a$63[1] $memory\mem_0$rdmux[1][0][0]$b$64[1] instruction[7] rs1val[1]
1-0 1
-11 1
.names tmp10[0] $false tmp14 tmp24[0]
1-0 1
-11 1
.names tmp10[1] $false tmp14 tmp24[1]
1-0 1
-11 1
.names mem_0[2][0] mem_0[3][0] instruction[4] $memory\mem_0$rdmux[0][0][0]$b$55[0]
1-0 1
-11 1
.names mem_0[2][1] mem_0[3][1] instruction[4] $memory\mem_0$rdmux[0][0][0]$b$55[1]
1-0 1
-11 1
.names tmp24[0] tmp12[0] tmp15 tmp25[0]
1-0 1
-11 1
.names tmp24[1] tmp12[1] tmp15 tmp25[1]
1-0 1
-11 1
.names tmp25[0] tmp17[0] tmp21 alu_result_o[0]
1-0 1
-11 1
.names tmp25[1] tmp17[1] tmp21 alu_result_o[1]
1-0 1
-11 1
.names mem_0[0][0] mem_0[1][0] instruction[4] $memory\mem_0$rdmux[0][0][0]$a$54[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] instruction[4] $memory\mem_0$rdmux[0][0][0]$a$54[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$54[0] $memory\mem_0$rdmux[0][0][0]$b$55[0] instruction[5] rs2val[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$54[1] $memory\mem_0$rdmux[0][0][0]$b$55[1] instruction[5] rs2val[1]
1-0 1
-11 1
.names $undef alu_result_o[0] write_enable_o $0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[0]
1-0 1
-11 1
.names $undef alu_result_o[1] write_enable_o $0$memwr$\mem_0$alu-small.v:114$1_DATA[1:0]$21[1]
1-0 1
-11 1
.names $undef instruction[2] write_enable_o $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[0]
1-0 1
-11 1
.names $undef instruction[3] write_enable_o $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[1]
1-0 1
-11 1
.names $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[1] $auto$rtlil.cc:2409:Eq$74
0 1
.names $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[0] $auto$rtlil.cc:2409:Eq$72
0 1
.names rs2val[1] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.BB[1]
0 1
.names rs2val[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.BB[0]
0 1
.names tmp14 tmp11 tmp15
11 1
.names tmp14 tmp19 tmp20
11 1
.names tmp20 tmp16 tmp21
11 1
.names $auto$rtlil.cc:2401:And$76 write_enable_o $memory\mem_0$wren[0][0][0]$y$78
11 1
.names $auto$rtlil.cc:2409:Eq$72 $auto$rtlil.cc:2409:Eq$74 $auto$rtlil.cc:2401:And$76
11 1
.names $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[0] $auto$rtlil.cc:2409:Eq$74 $auto$rtlil.cc:2401:And$84
11 1
.names $auto$rtlil.cc:2401:And$84 write_enable_o $memory\mem_0$wren[1][0][0]$y$86
11 1
.names $auto$rtlil.cc:2409:Eq$72 $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[1] $auto$rtlil.cc:2401:And$92
11 1
.names $auto$rtlil.cc:2401:And$92 write_enable_o $memory\mem_0$wren[2][0][0]$y$94
11 1
.names $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[0] $0$memwr$\mem_0$alu-small.v:114$1_ADDR[1:0]$20[1] $auto$rtlil.cc:2401:And$98
11 1
.names $auto$rtlil.cc:2401:And$98 write_enable_o $memory\mem_0$wren[3][0][0]$y$100
11 1
.names $techmap$add$alu-small.v:85$3.$auto$alumacc.cc:485:replace_alu$196.X[1] tmp17[0] tmp10[1]
10 1
01 1
.names rs1val[0] rs2val[0] tmp10[0]
10 1
01 1
.names rs1val[1] rs2val[1] $techmap$add$alu-small.v:85$3.$auto$alumacc.cc:485:replace_alu$196.X[1]
10 1
01 1
.names rs1val[0] rs2val[0] tmp17[0]
11 1
.names rs1val[1] rs2val[1] tmp17[1]
11 1
.names $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.X[1] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.CO[0] tmp12[1]
10 1
01 1
.names rs1val[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.BB[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.X[0]
10 1
01 1
.names rs1val[1] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.BB[1] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.X[1]
10 1
01 1
.names rs1val[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.BB[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.lcu.G[0]
11 1
.names $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.lcu.G[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.X[0] $techmap$sub$alu-small.v:88$5.$auto$alumacc.cc:485:replace_alu$209.CO[0]
1- 1
-1 1
.names instruction[0] op[0]
1 1
.names instruction[1] op[1]
1 1
.names instruction[2] rd[0]
1 1
.names instruction[3] rd[1]
1 1
.names instruction[6] rs1[0]
1 1
.names instruction[7] rs1[1]
1 1
.names instruction[4] rs2[0]
1 1
.names instruction[5] rs2[1]
1 1
.end
