// Seed: 3837850133
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output wand id_2,
    output tri0 id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6,
    output uwire id_7,
    input wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    output tri id_11,
    input wor id_12,
    input tri1 id_13,
    output supply1 id_14
);
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7
);
  assign id_4 = 1'b0;
  reg id_9;
  wire id_10, id_11;
  module_0(
      id_0, id_4, id_1, id_1, id_3, id_5, id_7, id_3, id_2, id_5, id_1, id_4, id_5, id_2, id_3
  );
  supply0 id_12, id_13 = id_0;
  initial id_9 <= 1;
endmodule
