<profile>

<section name = "Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_s'" level="0">
<item name = "Date">Wed Feb 28 00:00:53 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">123</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.600 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">515, 515, 5.150 us, 5.150 us, 515, 515, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- UHeight_UWidth">513, 513, 10, 8, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 124, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 45, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 404, -</column>
<column name="Register">-, -, 259, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_21_32_1_1_U2640">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U2641">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U2642">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U2643">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
<column name="mux_21_32_1_1_U2644">mux_21_32_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln159_3_fu_464_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln159_fu_437_p2">+, 0, 0, 14, 7, 1</column>
<column name="cona_col_3_fu_520_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_260">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_884">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_889">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_896">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_901">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_910">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_914">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op104_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op141_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op41_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln159_fu_431_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln160_fu_449_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="empty_51_fu_494_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln159_3_fu_470_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln159_fu_455_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_cona_col_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_cona_row_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="cona_col_fu_70">9, 2, 4, 8</column>
<column name="cona_row_fu_74">9, 2, 4, 8</column>
<column name="conv4_out22_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_380_p3">14, 3, 1, 3</column>
<column name="indvar_flatten_fu_78">9, 2, 7, 14</column>
<column name="upsam_buf_0_address0">49, 9, 4, 36</column>
<column name="upsam_buf_0_address1">49, 9, 4, 36</column>
<column name="upsam_buf_1_address0">49, 9, 4, 36</column>
<column name="upsam_buf_1_address1">49, 9, 4, 36</column>
<column name="upsamp4_out23_blk_n">9, 2, 1, 2</column>
<column name="upsamp4_out23_din">37, 7, 32, 224</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cona_col_fu_70">4, 0, 4, 0</column>
<column name="cona_row_fu_74">4, 0, 4, 0</column>
<column name="empty_51_reg_755">1, 0, 1, 0</column>
<column name="icmp_ln159_reg_742">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_78">7, 0, 7, 0</column>
<column name="reg_390">32, 0, 32, 0</column>
<column name="reg_395">32, 0, 32, 0</column>
<column name="reg_399">32, 0, 32, 0</column>
<column name="tmp_23_reg_746">1, 0, 1, 0</column>
<column name="tmp_23_reg_746_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_26_reg_759">1, 0, 1, 0</column>
<column name="tmp_28_reg_774">1, 0, 1, 0</column>
<column name="upsam_buf_0_load_4_reg_833">32, 0, 32, 0</column>
<column name="upsam_buf_0_load_6_reg_853">32, 0, 32, 0</column>
<column name="upsam_buf_1_load_4_reg_838">32, 0, 32, 0</column>
<column name="upsam_buf_1_load_6_reg_858">32, 0, 32, 0</column>
<column name="zext_ln165_24_cast_reg_788">1, 0, 3, 2</column>
<column name="zext_ln174_1_reg_783">1, 0, 3, 2</column>
<column name="zext_ln174_2_cast_reg_815">1, 0, 2, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sp_upsamp&lt;ap_fixed&lt;32, 6, 5, 3, 0&gt; &gt;, return value</column>
<column name="conv4_out22_dout">in, 32, ap_fifo, conv4_out22, pointer</column>
<column name="conv4_out22_num_data_valid">in, 2, ap_fifo, conv4_out22, pointer</column>
<column name="conv4_out22_fifo_cap">in, 2, ap_fifo, conv4_out22, pointer</column>
<column name="conv4_out22_empty_n">in, 1, ap_fifo, conv4_out22, pointer</column>
<column name="conv4_out22_read">out, 1, ap_fifo, conv4_out22, pointer</column>
<column name="upsamp4_out23_din">out, 32, ap_fifo, upsamp4_out23, pointer</column>
<column name="upsamp4_out23_num_data_valid">in, 2, ap_fifo, upsamp4_out23, pointer</column>
<column name="upsamp4_out23_fifo_cap">in, 2, ap_fifo, upsamp4_out23, pointer</column>
<column name="upsamp4_out23_full_n">in, 1, ap_fifo, upsamp4_out23, pointer</column>
<column name="upsamp4_out23_write">out, 1, ap_fifo, upsamp4_out23, pointer</column>
<column name="upsam_buf_0_address0">out, 4, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_ce0">out, 1, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_we0">out, 1, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_d0">out, 32, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_q0">in, 32, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_address1">out, 4, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_ce1">out, 1, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_we1">out, 1, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_d1">out, 32, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_0_q1">in, 32, ap_memory, upsam_buf_0, array</column>
<column name="upsam_buf_1_address0">out, 4, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_ce0">out, 1, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_we0">out, 1, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_d0">out, 32, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_q0">in, 32, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_address1">out, 4, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_ce1">out, 1, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_we1">out, 1, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_d1">out, 32, ap_memory, upsam_buf_1, array</column>
<column name="upsam_buf_1_q1">in, 32, ap_memory, upsam_buf_1, array</column>
</table>
</item>
</section>
</profile>
