Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 27 18:48:30 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file line_buffer_timing_summary_routed.rpt -pb line_buffer_timing_summary_routed.pb -rpx line_buffer_timing_summary_routed.rpx -warn_on_violation
| Design       : line_buffer
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.052        0.000                      0                   41        0.167        0.000                      0                   41        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.052        0.000                      0                   41        0.167        0.000                      0                   41        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.406ns (41.609%)  route 3.376ns (58.391%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     4.692    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.148 r  wptr_reg[0]/Q
                         net (fo=9, routed)           0.986     6.133    wptr_OBUF[0]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.257 r  empty_i_9/O
                         net (fo=1, routed)           0.000     6.257    empty_i_9_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.789 r  empty_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.789    empty_reg_i_8_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  empty_reg_i_7/O[1]
                         net (fo=2, routed)           0.680     7.803    empty_reg_i_7_n_6
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.303     8.106 r  empty_i_5/O
                         net (fo=1, routed)           0.000     8.106    empty_i_5_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.639 f  empty_reg_i_2/CO[3]
                         net (fo=2, routed)           0.805     9.444    empty_n
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.568 r  full_i_1/O
                         net (fo=2, routed)           0.906    10.474    full_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517    14.331    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  full_reg/C
                         clock pessimism              0.335    14.667    
                         clock uncertainty           -0.035    14.631    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)       -0.105    14.526    full_reg
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.406ns (42.520%)  route 3.253ns (57.480%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     4.692    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.148 r  wptr_reg[0]/Q
                         net (fo=9, routed)           0.986     6.133    wptr_OBUF[0]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.257 r  empty_i_9/O
                         net (fo=1, routed)           0.000     6.257    empty_i_9_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.789 r  empty_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.789    empty_reg_i_8_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  empty_reg_i_7/O[1]
                         net (fo=2, routed)           0.680     7.803    empty_reg_i_7_n_6
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.303     8.106 r  empty_i_5/O
                         net (fo=1, routed)           0.000     8.106    empty_i_5_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.639 f  empty_reg_i_2/CO[3]
                         net (fo=2, routed)           0.805     9.444    empty_n
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     9.568 r  full_i_1/O
                         net (fo=2, routed)           0.782    10.350    full_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  full_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.329    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  full_reg_lopt_replica/C
                         clock pessimism              0.335    14.665    
                         clock uncertainty           -0.035    14.629    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.067    14.562    full_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 2.282ns (57.811%)  route 1.665ns (42.189%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     4.692    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.148 r  wptr_reg[0]/Q
                         net (fo=9, routed)           0.986     6.133    wptr_OBUF[0]
    SLICE_X7Y6           LUT3 (Prop_lut3_I0_O)        0.124     6.257 r  empty_i_9/O
                         net (fo=1, routed)           0.000     6.257    empty_i_9_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.789 r  empty_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.789    empty_reg_i_8_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.123 r  empty_reg_i_7/O[1]
                         net (fo=2, routed)           0.680     7.803    empty_reg_i_7_n_6
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.303     8.106 r  empty_i_5/O
                         net (fo=1, routed)           0.000     8.106    empty_i_5_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.639 r  empty_reg_i_2/CO[3]
                         net (fo=2, routed)           0.000     8.639    empty_n
    SLICE_X8Y7           FDSE                                         r  empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.449    14.263    clk_IBUF_BUFG
    SLICE_X8Y7           FDSE                                         r  empty_reg/C
                         clock pessimism              0.322    14.586    
                         clock uncertainty           -0.035    14.550    
    SLICE_X8Y7           FDSE (Setup_fdse_C_D)        0.186    14.736    empty_reg
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.024ns (29.483%)  route 2.449ns (70.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     4.692    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.148 r  wptr_reg[3]/Q
                         net (fo=6, routed)           1.144     6.292    wptr_OBUF[3]
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.416 r  wptr[8]_i_2/O
                         net (fo=6, routed)           0.442     6.858    wptr[8]_i_2_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.118     6.976 r  wptr[9]_i_2/O
                         net (fo=1, routed)           0.863     7.839    wptr[9]_i_2_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I0_O)        0.326     8.165 r  wptr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.165    p_1_in__0[9]
    SLICE_X2Y7           FDRE                                         r  wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.518    14.332    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  wptr_reg[9]/C
                         clock pessimism              0.322    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)        0.081    14.700    wptr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.792ns (27.081%)  route 2.133ns (72.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569     4.626    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  rptr_reg[1]/Q
                         net (fo=5, routed)           0.910     6.053    rptr_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.177 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.592     6.769    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT5 (Prop_lut5_I1_O)        0.150     6.919 r  rptr[7]_i_1/O
                         net (fo=3, routed)           0.631     7.550    rptr[7]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450    14.264    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[7]/C
                         clock pessimism              0.339    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)       -0.251    14.317    rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.890ns (29.698%)  route 2.107ns (70.302%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569     4.626    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  rptr_reg[1]/Q
                         net (fo=5, routed)           0.910     6.053    rptr_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.177 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.592     6.769    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.124     6.893 r  rptr[9]_i_2/O
                         net (fo=2, routed)           0.605     7.498    rptr[9]_i_2_n_0
    SLICE_X8Y5           LUT3 (Prop_lut3_I0_O)        0.124     7.622 r  rptr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.622    p_0_in
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450    14.264    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/C
                         clock pessimism              0.336    14.601    
                         clock uncertainty           -0.035    14.565    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.077    14.642    rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.760ns (29.909%)  route 1.781ns (70.091%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569     4.626    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  rptr_reg[1]/Q
                         net (fo=5, routed)           0.910     6.053    rptr_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.177 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.422     6.599    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.118     6.717 r  rptr[5]_i_1/O
                         net (fo=3, routed)           0.449     7.167    rptr[5]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  rptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450    14.264    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[5]/C
                         clock pessimism              0.339    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)       -0.310    14.258    rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.766ns (28.689%)  route 1.904ns (71.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569     4.626    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  rptr_reg[1]/Q
                         net (fo=5, routed)           0.910     6.053    rptr_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.177 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.422     6.599    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     6.723 r  rptr[6]_i_1/O
                         net (fo=3, routed)           0.572     7.296    rptr[6]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450    14.264    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[6]/C
                         clock pessimism              0.339    14.604    
                         clock uncertainty           -0.035    14.568    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)       -0.058    14.510    rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.215    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.766ns (28.672%)  route 1.906ns (71.328%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569     4.626    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  rptr_reg[1]/Q
                         net (fo=5, routed)           0.910     6.053    rptr_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     6.177 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.481     6.659    rptr[4]_i_2_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.783 r  rptr[8]_i_1/O
                         net (fo=3, routed)           0.515     7.297    rptr[8]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  rptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450    14.264    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[8]/C
                         clock pessimism              0.361    14.626    
                         clock uncertainty           -0.035    14.590    
    SLICE_X8Y6           FDRE (Setup_fdre_C_D)       -0.028    14.562    rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 rptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.518ns (24.799%)  route 1.571ns (75.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.569     4.626    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     5.144 r  rptr_reg[8]/Q
                         net (fo=5, routed)           1.571     6.714    rptr_reg[8]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855    10.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    14.304    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism              0.336    14.640    
                         clock uncertainty           -0.035    14.605    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.039    mem_reg
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  7.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.458%)  route 0.114ns (37.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  rptr_reg[0]/Q
                         net (fo=6, routed)           0.114     1.698    rptr_reg[0]
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.048     1.746 r  rptr[1]_i_1/O
                         net (fo=3, routed)           0.000     1.746    rptr[1]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.836     1.960    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
                         clock pessimism             -0.504     1.456    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.123     1.579    rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.480%)  route 0.322ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  rptr_reg[4]/Q
                         net (fo=8, routed)           0.322     1.906    rptr_reg[4]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.000    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.499    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.769%)  route 0.195ns (51.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[5]/Q
                         net (fo=9, routed)           0.195     1.806    wptr_OBUF[5]
    SLICE_X2Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  wptr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_1_in__0[8]
    SLICE_X2Y7           FDRE                                         r  wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     1.989    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  wptr_reg[8]/C
                         clock pessimism             -0.481     1.508    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120     1.628    wptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.911%)  route 0.140ns (40.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.607 r  rptr_reg[3]/Q
                         net (fo=3, routed)           0.140     1.747    rptr_reg[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  rptr[3]_i_1/O
                         net (fo=3, routed)           0.000     1.792    rptr[3]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.836     1.960    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[3]/C
                         clock pessimism             -0.517     1.443    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.121     1.564    rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.157%)  route 0.327ns (69.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.584 r  rptr_reg[0]/Q
                         net (fo=6, routed)           0.327     1.910    rptr_reg[0]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.000    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.499    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.939%)  route 0.172ns (48.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[0]/Q
                         net (fo=9, routed)           0.172     1.783    wptr_OBUF[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  wptr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    p_1_in__0[3]
    SLICE_X4Y6           FDRE                                         r  wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.988    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[3]/C
                         clock pessimism             -0.505     1.483    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092     1.575    wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.067%)  route 0.209ns (52.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  full_reg/Q
                         net (fo=6, routed)           0.209     1.820    full_OBUF
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  wptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    p_1_in__0[2]
    SLICE_X5Y6           FDRE                                         r  wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     1.988    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[2]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.107     1.593    wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.875%)  route 0.331ns (72.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.128     1.571 r  rptr_reg[7]/Q
                         net (fo=5, routed)           0.331     1.902    rptr_reg[7]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.000    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.499    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.629    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.934%)  route 0.350ns (68.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.607 r  rptr_reg[1]/Q
                         net (fo=5, routed)           0.350     1.956    rptr_reg[1]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.000    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism             -0.501     1.499    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.566     1.443    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.607 r  rptr_reg[9]/Q
                         net (fo=3, routed)           0.187     1.794    rptr_reg[9]
    SLICE_X8Y5           LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  rptr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.839    p_0_in
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.836     1.960    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/C
                         clock pessimism             -0.517     1.443    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120     1.563    rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4    mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y7     empty_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y6     full_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y10    full_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y6     rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     rptr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     rptr_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y7     empty_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y7     empty_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y6     full_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y6     full_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y10    full_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y10    full_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rptr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6     rptr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6     rptr_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y7     empty_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y7     empty_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y6     full_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y6     full_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y10    full_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y10    full_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6     rptr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6     rptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6     rptr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 5.088ns (68.470%)  route 2.343ns (31.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.119 r  mem_reg/DOBDO[3]
                         net (fo=1, routed)           2.343     9.462    rdata_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         2.634    12.096 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.096    rdata[3]
    J14                                                               r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 5.084ns (68.616%)  route 2.325ns (31.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.119 r  mem_reg/DOBDO[4]
                         net (fo=1, routed)           2.325     9.444    rdata_OBUF[4]
    J13                  OBUF (Prop_obuf_I_O)         2.630    12.075 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.075    rdata[4]
    J13                                                               r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 5.089ns (68.703%)  route 2.318ns (31.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.119 r  mem_reg/DOBDO[6]
                         net (fo=1, routed)           2.318     9.437    rdata_OBUF[6]
    J11                  OBUF (Prop_obuf_I_O)         2.635    12.072 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.072    rdata[6]
    J11                                                               r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 5.051ns (68.326%)  route 2.342ns (31.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.119 r  mem_reg/DOBDO[7]
                         net (fo=1, routed)           2.342     9.461    rdata_OBUF[7]
    L13                  OBUF (Prop_obuf_I_O)         2.597    12.058 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.058    rdata[7]
    L13                                                               r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.391ns  (logic 5.083ns (68.774%)  route 2.308ns (31.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.119 r  mem_reg/DOBDO[5]
                         net (fo=1, routed)           2.308     9.427    rdata_OBUF[5]
    J12                  OBUF (Prop_obuf_I_O)         2.629    12.056 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.056    rdata[5]
    J12                                                               r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 5.070ns (69.780%)  route 2.196ns (30.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.119 r  mem_reg/DOBDO[2]
                         net (fo=1, routed)           2.196     9.315    rdata_OBUF[2]
    K11                  OBUF (Prop_obuf_I_O)         2.616    11.930 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.930    rdata[2]
    K11                                                               r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 5.063ns (70.152%)  route 2.154ns (29.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.119 r  mem_reg/DOBDO[1]
                         net (fo=1, routed)           2.154     9.273    rdata_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         2.609    11.882 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.882    rdata[1]
    K12                                                               r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 5.059ns (70.275%)  route 2.140ns (29.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.609     4.665    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.119 r  mem_reg/DOBDO[0]
                         net (fo=1, routed)           2.140     9.259    rdata_OBUF[0]
    M11                  OBUF (Prop_obuf_I_O)         2.605    11.864 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.864    rdata[0]
    M11                                                               r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 empty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.454ns  (logic 3.116ns (57.130%)  route 2.338ns (42.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.568     4.625    clk_IBUF_BUFG
    SLICE_X8Y7           FDSE                                         r  empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDSE (Prop_fdse_C_Q)         0.518     5.143 r  empty_reg/Q
                         net (fo=6, routed)           2.338     7.481    empty_OBUF
    L12                  OBUF (Prop_obuf_I_O)         2.598    10.078 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000    10.078    empty
    L12                                                               r  empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.140ns  (logic 3.190ns (62.053%)  route 1.951ns (37.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     4.692    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     5.111 r  wptr_reg[2]/Q
                         net (fo=7, routed)           1.951     7.061    wptr_OBUF[2]
    P10                  OBUF (Prop_obuf_I_O)         2.771     9.832 r  wptr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.832    wptr[2]
    P10                                                               r  wptr[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 1.262ns (78.800%)  route 0.340ns (21.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.471    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.612 r  wptr_reg[7]/Q
                         net (fo=7, routed)           0.340     1.951    wptr_OBUF[7]
    M14                  OBUF (Prop_obuf_I_O)         1.121     3.073 r  wptr_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.073    wptr[7]
    M14                                                               r  wptr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 1.247ns (76.122%)  route 0.391ns (23.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[4]/Q
                         net (fo=10, routed)          0.391     2.002    wptr_OBUF[4]
    N10                  OBUF (Prop_obuf_I_O)         1.106     3.108 r  wptr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.108    wptr[4]
    N10                                                               r  wptr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.290ns (78.164%)  route 0.360ns (21.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.471    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.635 r  wptr_reg[8]/Q
                         net (fo=6, routed)           0.360     1.995    wptr_OBUF[8]
    N14                  OBUF (Prop_obuf_I_O)         1.126     3.121 r  wptr_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.121    wptr[8]
    N14                                                               r  wptr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.277ns (77.386%)  route 0.373ns (22.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.471    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.635 r  wptr_reg[9]/Q
                         net (fo=3, routed)           0.373     2.008    wptr_OBUF[9]
    M12                  OBUF (Prop_obuf_I_O)         1.113     3.122 r  wptr_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.122    wptr[9]
    M12                                                               r  wptr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.247ns (73.193%)  route 0.457ns (26.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[3]/Q
                         net (fo=6, routed)           0.457     2.068    wptr_OBUF[3]
    N11                  OBUF (Prop_obuf_I_O)         1.106     3.173 r  wptr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.173    wptr[3]
    N11                                                               r  wptr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.232ns (71.069%)  route 0.501ns (28.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[0]/Q
                         net (fo=9, routed)           0.501     2.112    wptr_OBUF[0]
    M10                  OBUF (Prop_obuf_I_O)         1.091     3.203 r  wptr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.203    wptr[0]
    M10                                                               r  wptr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 full_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.258ns (72.275%)  route 0.483ns (27.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.468    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  full_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  full_reg_lopt_replica/Q
                         net (fo=1, routed)           0.483     2.091    full_reg_lopt_replica_1
    L14                  OBUF (Prop_obuf_I_O)         1.117     3.208 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     3.208    full
    L14                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.259ns (72.329%)  route 0.482ns (27.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[1]/Q
                         net (fo=8, routed)           0.482     2.093    wptr_OBUF[1]
    P11                  OBUF (Prop_obuf_I_O)         1.118     3.211 r  wptr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.211    wptr[1]
    P11                                                               r  wptr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.308ns (74.674%)  route 0.444ns (25.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.128     1.598 r  wptr_reg[6]/Q
                         net (fo=8, routed)           0.444     2.042    wptr_OBUF[6]
    P12                  OBUF (Prop_obuf_I_O)         1.180     3.222 r  wptr_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.222    wptr[6]
    P12                                                               r  wptr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wptr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.263ns (71.463%)  route 0.505ns (28.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.470    clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.611 r  wptr_reg[5]/Q
                         net (fo=9, routed)           0.505     2.115    wptr_OBUF[5]
    P13                  OBUF (Prop_obuf_I_O)         1.122     3.238 r  wptr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.238    wptr[5]
    P13                                                               r  wptr[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ren
                            (input port)
  Destination:            full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 2.439ns (31.997%)  route 5.184ns (68.003%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ren (IN)
                         net (fo=0)                   0.000     0.000    ren
    F13                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  ren_IBUF_inst/O
                         net (fo=6, routed)           2.411     3.399    ren_IBUF
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.124     3.523 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.422     3.945    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.118     4.063 r  rptr[5]_i_1/O
                         net (fo=3, routed)           1.015     5.078    rptr[5]_i_1_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.326     5.404 r  full_i_6/O
                         net (fo=1, routed)           0.000     5.404    full_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.974 r  full_reg_i_4/CO[2]
                         net (fo=1, routed)           0.431     6.404    full_reg_i_4_n_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.313     6.717 r  full_i_1/O
                         net (fo=2, routed)           0.906     7.623    full_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.517     4.331    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  full_reg/C

Slack:                    inf
  Source:                 ren
                            (input port)
  Destination:            full_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 2.439ns (32.525%)  route 5.060ns (67.475%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ren (IN)
                         net (fo=0)                   0.000     0.000    ren
    F13                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  ren_IBUF_inst/O
                         net (fo=6, routed)           2.411     3.399    ren_IBUF
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.124     3.523 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.422     3.945    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.118     4.063 r  rptr[5]_i_1/O
                         net (fo=3, routed)           1.015     5.078    rptr[5]_i_1_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.326     5.404 r  full_i_6/O
                         net (fo=1, routed)           0.000     5.404    full_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.974 r  full_reg_i_4/CO[2]
                         net (fo=1, routed)           0.431     6.404    full_reg_i_4_n_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.313     6.717 r  full_i_1/O
                         net (fo=2, routed)           0.782     7.499    full_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  full_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515     4.329    clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  full_reg_lopt_replica/C

Slack:                    inf
  Source:                 ren
                            (input port)
  Destination:            empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.740ns (30.211%)  route 4.020ns (69.789%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ren (IN)
                         net (fo=0)                   0.000     0.000    ren
    F13                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  ren_IBUF_inst/O
                         net (fo=6, routed)           2.411     3.399    ren_IBUF
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.124     3.523 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.422     3.945    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.069 r  rptr[6]_i_1/O
                         net (fo=3, routed)           1.187     5.256    rptr[6]_i_1_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124     5.380 r  empty_i_4/O
                         net (fo=1, routed)           0.000     5.380    empty_i_4_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.760 r  empty_reg_i_2/CO[3]
                         net (fo=2, routed)           0.000     5.760    empty_n
    SLICE_X8Y7           FDSE                                         r  empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.449     4.263    clk_IBUF_BUFG
    SLICE_X8Y7           FDSE                                         r  empty_reg/C

Slack:                    inf
  Source:                 ren
                            (input port)
  Destination:            rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.360ns (27.381%)  route 3.607ns (72.619%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ren (IN)
                         net (fo=0)                   0.000     0.000    ren
    F13                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  ren_IBUF_inst/O
                         net (fo=6, routed)           2.411     3.399    ren_IBUF
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.124     3.523 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.592     4.115    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.124     4.239 r  rptr[9]_i_2/O
                         net (fo=2, routed)           0.605     4.844    rptr[9]_i_2_n_0
    SLICE_X8Y5           LUT3 (Prop_lut3_I0_O)        0.124     4.968 r  rptr[9]_i_1/O
                         net (fo=1, routed)           0.000     4.968    p_0_in
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450     4.264    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/C

Slack:                    inf
  Source:                 ren
                            (input port)
  Destination:            rptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.262ns (25.783%)  route 3.633ns (74.217%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ren (IN)
                         net (fo=0)                   0.000     0.000    ren
    F13                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  ren_IBUF_inst/O
                         net (fo=6, routed)           2.411     3.399    ren_IBUF
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.124     3.523 r  rptr[4]_i_2/O
                         net (fo=7, routed)           0.592     4.115    rptr[4]_i_2_n_0
    SLICE_X9Y6           LUT5 (Prop_lut5_I1_O)        0.150     4.265 r  rptr[7]_i_1/O
                         net (fo=3, routed)           0.631     4.895    rptr[7]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450     4.264    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            rptr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.120ns (23.361%)  route 3.675ns (76.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    E13                  IBUF (Prop_ibuf_I_O)         0.996     0.996 f  n_rst_IBUF_inst/O
                         net (fo=2, routed)           2.221     3.218    n_rst_IBUF
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.342 r  empty_i_1/O
                         net (fo=21, routed)          1.454     4.795    empty_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450     4.264    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  rptr_reg[9]/C

Slack:                    inf
  Source:                 wen
                            (input port)
  Destination:            wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.530ns (32.318%)  route 3.204ns (67.682%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  wen (IN)
                         net (fo=0)                   0.000     0.000    wen
    F14                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  wen_IBUF_inst/O
                         net (fo=7, routed)           1.899     2.862    wen_IBUF
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.124     2.986 r  wptr[8]_i_2/O
                         net (fo=6, routed)           0.442     3.428    wptr[8]_i_2_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.118     3.546 r  wptr[9]_i_2/O
                         net (fo=1, routed)           0.863     4.408    wptr[9]_i_2_n_0
    SLICE_X2Y7           LUT3 (Prop_lut3_I0_O)        0.326     4.734 r  wptr[9]_i_1/O
                         net (fo=1, routed)           0.000     4.734    p_1_in__0[9]
    SLICE_X2Y7           FDRE                                         r  wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.518     4.332    clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  wptr_reg[9]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.120ns (24.030%)  route 3.542ns (75.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    E13                  IBUF (Prop_ibuf_I_O)         0.996     0.996 f  n_rst_IBUF_inst/O
                         net (fo=2, routed)           2.221     3.218    n_rst_IBUF
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.342 r  empty_i_1/O
                         net (fo=21, routed)          1.320     4.662    empty_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450     4.264    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  rptr_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.120ns (24.030%)  route 3.542ns (75.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    E13                  IBUF (Prop_ibuf_I_O)         0.996     0.996 f  n_rst_IBUF_inst/O
                         net (fo=2, routed)           2.221     3.218    n_rst_IBUF
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.342 r  empty_i_1/O
                         net (fo=21, routed)          1.320     4.662    empty_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450     4.264    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.120ns (24.030%)  route 3.542ns (75.970%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 f  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    E13                  IBUF (Prop_ibuf_I_O)         0.996     0.996 f  n_rst_IBUF_inst/O
                         net (fo=2, routed)           2.221     3.218    n_rst_IBUF
    SLICE_X5Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.342 r  empty_i_1/O
                         net (fo=21, routed)          1.320     4.662    empty_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.450     4.264    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  rptr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.168ns (21.196%)  route 0.624ns (78.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
    M13                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  wdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.624     0.792    wdata_IBUF[0]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[1]
                            (input port)
  Destination:            mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.188ns (23.479%)  route 0.612ns (76.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    wdata[1]
    H14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  wdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.612     0.800    wdata_IBUF[1]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[3]
                            (input port)
  Destination:            mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.180ns (22.264%)  route 0.630ns (77.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    wdata[3]
    H12                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  wdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.630     0.810    wdata_IBUF[3]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[2]
                            (input port)
  Destination:            mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.190ns (22.305%)  route 0.662ns (77.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
    H13                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  wdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.662     0.852    wdata_IBUF[2]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[4]
                            (input port)
  Destination:            mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.180ns (20.500%)  route 0.697ns (79.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    wdata[4]
    H11                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  wdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.697     0.877    wdata_IBUF[4]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[6]
                            (input port)
  Destination:            mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.197ns (21.356%)  route 0.725ns (78.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    wdata[6]
    G11                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  wdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.725     0.922    wdata_IBUF[6]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[5]
                            (input port)
  Destination:            mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.197ns (21.337%)  route 0.726ns (78.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F11                                               0.000     0.000 r  wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    wdata[5]
    F11                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  wdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.726     0.923    wdata_IBUF[5]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wdata[7]
                            (input port)
  Destination:            mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.219ns (23.127%)  route 0.729ns (76.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C14                                               0.000     0.000 r  wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    wdata[7]
    C14                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  wdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.729     0.949    wdata_IBUF[7]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 wen
                            (input port)
  Destination:            mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.191ns (18.234%)  route 0.856ns (81.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  wen (IN)
                         net (fo=0)                   0.000     0.000    wen
    F14                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  wen_IBUF_inst/O
                         net (fo=7, routed)           0.856     1.047    wen_IBUF
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.873     1.997    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 ren
                            (input port)
  Destination:            mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.217ns (20.421%)  route 0.845ns (79.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  ren (IN)
                         net (fo=0)                   0.000     0.000    ren
    F13                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ren_IBUF_inst/O
                         net (fo=6, routed)           0.845     1.062    ren_IBUF
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.876     2.000    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  mem_reg/CLKBWRCLK





