Analysis & Synthesis report for i2s-quest
Sat Dec 11 15:33:21 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Source assignments for data_input_alternate:rpi_data|altsyncram:buffer_rtl_0|altsyncram_69j1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: data_input_alternate:rpi_data|altsyncram:buffer_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Signal Tap Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 11 15:33:21 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; i2s-quest                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 761                                         ;
; Total pins                      ; 19                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 656,384                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; i2s-quest          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; data_input_alternate.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v                                             ;             ;
; top.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/top.v                                                              ;             ;
; clk_div_LR.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v                                                       ;             ;
; clk_div_data.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v                                                     ;             ;
; clk_div_master.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v                                                   ;             ;
; data_shift.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/data_shift.v                                                       ;             ;
; rpi_interrupt_clk.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                 ;             ;
; db/sld_ela_trigger_flow_sel_dr31.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/sld_ela_trigger_flow_sel_dr31.tdf                               ;             ;
; db/sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c.v         ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/g2boe/i2s-quest/verilog/db/sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c.v         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_6l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_6l84.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/decode_8la.tdf                                                  ;             ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/mux_2hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_t8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/cntr_t8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_v8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/cntr_v8i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sld753a6a8f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
; db/altsyncram_69j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_69j1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 439                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 460                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 117                      ;
;     -- 5 input functions                    ; 58                       ;
;     -- 4 input functions                    ; 58                       ;
;     -- <=3 input functions                  ; 226                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 761                      ;
;                                             ;                          ;
; I/O pins                                    ; 19                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 656384                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 495                      ;
; Total fan-out                               ; 6884                     ;
; Average fan-out                             ; 5.10                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |top                                                                                                                                    ; 460 (5)             ; 761 (4)                   ; 656384            ; 0          ; 19   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                                                   ; work         ;
;    |clk_div_LR:lr_clk_div|                                                                                                              ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clk_div_LR:lr_clk_div                                                                                                                                                                                                                                                                                                                      ; clk_div_LR                                            ; work         ;
;    |clk_div_data:data_clk_div|                                                                                                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clk_div_data:data_clk_div                                                                                                                                                                                                                                                                                                                  ; clk_div_data                                          ; work         ;
;    |clk_div_master:master_clk_div|                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|clk_div_master:master_clk_div                                                                                                                                                                                                                                                                                                              ; clk_div_master                                        ; work         ;
;    |data_input_alternate:rpi_data|                                                                                                      ; 41 (41)             ; 17 (17)                   ; 1024              ; 0          ; 0    ; 0            ; |top|data_input_alternate:rpi_data                                                                                                                                                                                                                                                                                                              ; data_input_alternate                                  ; work         ;
;       |altsyncram:buffer_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|data_input_alternate:rpi_data|altsyncram:buffer_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                            ; work         ;
;          |altsyncram_69j1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|data_input_alternate:rpi_data|altsyncram:buffer_rtl_0|altsyncram_69j1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_69j1                                       ; work         ;
;    |data_shift:shift|                                                                                                                   ; 27 (27)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top|data_shift:shift                                                                                                                                                                                                                                                                                                                           ; data_shift                                            ; work         ;
;    |rpi_interrupt_clk:done|                                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|rpi_interrupt_clk:done                                                                                                                                                                                                                                                                                                                     ; rpi_interrupt_clk                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 278 (2)             ; 609 (40)                  ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 276 (0)             ; 569 (0)                   ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 276 (67)            ; 569 (170)                 ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                            ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                            ; work         ;
;                |altsyncram_6l84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 655360            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated                                                                                                                                                 ; altsyncram_6l84                                       ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                                            ; work         ;
;                   |mux_2hb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated|mux_2hb:mux3                                                                                                                                    ; mux_2hb                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 103 (103)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 68 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                     ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                              ; work         ;
;                   |sld_ela_trigger_flow_sel_dr31:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_dr31:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_dr31                         ; work         ;
;                      |sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                  ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_dr31:auto_generated|sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                       ; sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 64 (11)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                           ; work         ;
;                   |cntr_t8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_t8i:auto_generated                                                             ; cntr_t8i                                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                           ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                           ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                            ; cntr_v8i                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                           ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; data_input_alternate:rpi_data|altsyncram:buffer_rtl_0|altsyncram_69j1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 1            ; 64           ; 16           ; 1024   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 20           ; 32768        ; 20           ; 655360 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_dr31:auto_generated|sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+---------------------------------------+------------------------------------------------+
; Register name                         ; Reason for Removal                             ;
+---------------------------------------+------------------------------------------------+
; clk_div_LR:lr_clk_div|count[0]        ; Merged with clk_div_data:data_clk_div|count[0] ;
; Total Number of Removed Registers = 1 ;                                                ;
+---------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 761   ;
; Number of registers using Synchronous Clear  ; 139   ;
; Number of registers using Synchronous Load   ; 177   ;
; Number of registers using Asynchronous Clear ; 273   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 411   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rpi_interrupt_clk:done|immediate                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                          ;
+---------------------------------------------------+--------------------------------------------+------+
; Register Name                                     ; Megafunction                               ; Type ;
+---------------------------------------------------+--------------------------------------------+------+
; data_input_alternate:rpi_data|outputBuffer[0..15] ; data_input_alternate:rpi_data|buffer_rtl_0 ; RAM  ;
+---------------------------------------------------+--------------------------------------------+------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for data_input_alternate:rpi_data|altsyncram:buffer_rtl_0|altsyncram_69j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 20                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 20                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                               ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                           ; Untyped        ;
; sld_segment_size                                ; 32768                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                            ; Untyped        ;
; sld_state_bits                                  ; 2                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                            ; String         ;
; sld_inversion_mask_length                       ; 79                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                               ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c                           ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 20                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_input_alternate:rpi_data|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                    ;
; WIDTHAD_B                          ; 6                    ; Untyped                                    ;
; NUMWORDS_B                         ; 64                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_69j1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; data_input_alternate:rpi_data|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 1                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 16                                                    ;
;     -- NUMWORDS_B                         ; 64                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 20                  ; 20               ; 32768        ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 62                          ;
;     CLR               ; 1                           ;
;     plain             ; 61                          ;
; arriav_lcell_comb     ; 92                          ;
;     arith             ; 6                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 1                           ;
;     normal            ; 79                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 37                          ;
;     shared            ; 7                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
; boundary_port         ; 20                          ;
; stratixv_ram_block    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                      ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                        ; Details                                                                                                                                                        ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_input:rpi_data|counter[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|counter[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[0]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[1]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[2]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[3]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[4]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|curr_reg[5]        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|reg_selector[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; data_input:rpi_data|rpi_interrupt~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_input_alternate:rpi_data|debug[0]   ; N/A                                                                                                                                                            ;
; data_input:rpi_data|rpi_interrupt~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_input_alternate:rpi_data|debug[0]   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A                                                                                                                                                            ;
; data_shift:shift|ready                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; data_shift:shift|ready                   ; N/A                                                                                                                                                            ;
; data_shift:shift|ready                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; data_shift:shift|ready                   ; N/A                                                                                                                                                            ;
; master                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk_div_master:master_clk_div|count[3]   ; N/A                                                                                                                                                            ;
; rpi_interrupt                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rpi_interrupt_clk:done|clk_out~_wirecell ; N/A                                                                                                                                                            ;
; rpi_interrupt                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rpi_interrupt_clk:done|clk_out~_wirecell ; N/A                                                                                                                                                            ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 11 15:32:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2s-quest -c i2s-quest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at data_input_alternate.v(32): truncated literal to match 4 bits File: C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file data_input_alternate.v
    Info (12023): Found entity 1: data_input_alternate File: C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_input.v
    Info (12023): Found entity 1: data_input File: C:/Users/g2boe/i2s-quest/verilog/data_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_lr.v
    Info (12023): Found entity 1: clk_div_LR File: C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_data.v
    Info (12023): Found entity 1: clk_div_data File: C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_master.v
    Info (12023): Found entity 1: clk_div_master File: C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_shift.v
    Info (12023): Found entity 1: data_shift File: C:/Users/g2boe/i2s-quest/verilog/data_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rpi_interrupt_clk.v
    Info (12023): Found entity 1: rpi_interrupt_clk File: C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(21): truncated value with size 32 to match size of target (4) File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 21
Info (12128): Elaborating entity "clk_div_master" for hierarchy "clk_div_master:master_clk_div" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 24
Warning (10230): Verilog HDL assignment warning at clk_div_master.v(12): truncated value with size 32 to match size of target (4) File: C:/Users/g2boe/i2s-quest/verilog/clk_div_master.v Line: 12
Info (12128): Elaborating entity "clk_div_LR" for hierarchy "clk_div_LR:lr_clk_div" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 25
Warning (10230): Verilog HDL assignment warning at clk_div_LR.v(12): truncated value with size 32 to match size of target (7) File: C:/Users/g2boe/i2s-quest/verilog/clk_div_LR.v Line: 12
Info (12128): Elaborating entity "clk_div_data" for hierarchy "clk_div_data:data_clk_div" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 26
Warning (10230): Verilog HDL assignment warning at clk_div_data.v(12): truncated value with size 32 to match size of target (2) File: C:/Users/g2boe/i2s-quest/verilog/clk_div_data.v Line: 12
Info (12128): Elaborating entity "data_input_alternate" for hierarchy "data_input_alternate:rpi_data" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 27
Warning (10230): Verilog HDL assignment warning at data_input_alternate.v(39): truncated value with size 32 to match size of target (4) File: C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v Line: 39
Warning (10230): Verilog HDL assignment warning at data_input_alternate.v(42): truncated value with size 32 to match size of target (6) File: C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v Line: 42
Warning (10230): Verilog HDL assignment warning at data_input_alternate.v(48): truncated value with size 32 to match size of target (6) File: C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v Line: 48
Warning (10034): Output port "debug[9..1]" at data_input_alternate.v(10) has no driver File: C:/Users/g2boe/i2s-quest/verilog/data_input_alternate.v Line: 10
Info (12128): Elaborating entity "data_shift" for hierarchy "data_shift:shift" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 28
Warning (10230): Verilog HDL assignment warning at data_shift.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/g2boe/i2s-quest/verilog/data_shift.v Line: 15
Info (12128): Elaborating entity "rpi_interrupt_clk" for hierarchy "rpi_interrupt_clk:done" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 29
Warning (10230): Verilog HDL assignment warning at rpi_interrupt_clk.v(15): truncated value with size 32 to match size of target (5) File: C:/Users/g2boe/i2s-quest/verilog/rpi_interrupt_clk.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_dr31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_dr31 File: C:/Users/g2boe/i2s-quest/verilog/db/sld_ela_trigger_flow_sel_dr31.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c File: C:/Users/g2boe/i2s-quest/verilog/db/sld_reserved_i2s_quest_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6l84.tdf
    Info (12023): Found entity 1: altsyncram_6l84 File: C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_6l84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/g2boe/i2s-quest/verilog/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/g2boe/i2s-quest/verilog/db/mux_2hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/Users/g2boe/i2s-quest/verilog/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/g2boe/i2s-quest/verilog/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf
    Info (12023): Found entity 1: cntr_t8i File: C:/Users/g2boe/i2s-quest/verilog/db/cntr_t8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/g2boe/i2s-quest/verilog/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/Users/g2boe/i2s-quest/verilog/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: C:/Users/g2boe/i2s-quest/verilog/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/g2boe/i2s-quest/verilog/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/g2boe/i2s-quest/verilog/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.11.15:33:12 Progress: Loading sld753a6a8f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld753a6a8f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/g2boe/i2s-quest/verilog/db/ip/sld753a6a8f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_input_alternate:rpi_data|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "data_input_alternate:rpi_data|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "data_input_alternate:rpi_data|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_69j1.tdf
    Info (12023): Found entity 1: altsyncram_69j1 File: C:/Users/g2boe/i2s-quest/verilog/db/altsyncram_69j1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug[1]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[2]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[3]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[4]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[5]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[6]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[7]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[8]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
    Warning (13410): Pin "debug[9]" is stuck at GND File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 39 of its 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rpi_enable" File: C:/Users/g2boe/i2s-quest/verilog/top.v Line: 5
Info (21057): Implemented 1091 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 986 logic cells
    Info (21064): Implemented 81 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Sat Dec 11 15:33:21 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:48


