-- generated by newgenasym Mon Nov 21 17:56:27 2016

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity stm32f411vet is
    port (    
	BOOT0:     INOUT  STD_LOGIC;    
	NRST:      INOUT  STD_LOGIC;    
	\pa0-wkup/adc1_0\: INOUT  STD_LOGIC;    
	\pa1/adc1_1\: INOUT  STD_LOGIC;    
	\pa10/spi5_mosi/usart1_rx\: INOUT  STD_LOGIC;    
	\pa11/spi4_miso/usart1_cts/usart6_tx\: INOUT  STD_LOGIC;    
	\pa12/spi5_miso/usart1_rts/usart6_rx\: INOUT  STD_LOGIC;    
	\pa13/jtms-swdio\: INOUT  STD_LOGIC;    
	\pa14/jtck-swclk\: INOUT  STD_LOGIC;    
	\pa15/jtdi\: INOUT  STD_LOGIC;    
	\pa2/adc1_2\: INOUT  STD_LOGIC;    
	\pa3/adc1_3\: INOUT  STD_LOGIC;    
	\pa4/adc1_4\: INOUT  STD_LOGIC;    
	\pa5/adc1_5\: INOUT  STD_LOGIC;    
	\pa6/adc1_6\: INOUT  STD_LOGIC;    
	\pa7/adc1_7\: INOUT  STD_LOGIC;    
	\pa8/i2c3_scl\: INOUT  STD_LOGIC;    
	\pa9/usart1_tx/i2c3_smba\: INOUT  STD_LOGIC;    
	\pb0/adc1_8\: INOUT  STD_LOGIC;    
	\pb1/adc1_9\: INOUT  STD_LOGIC;    
	\pb10/i2c2_scl\: INOUT  STD_LOGIC;    
	\pb12/i2c2_smba\: INOUT  STD_LOGIC;    
	\pb13/spi2_sck\: INOUT  STD_LOGIC;    
	\pb14/spi2_miso\: INOUT  STD_LOGIC;    
	\pb15/spi2_mosi\: INOUT  STD_LOGIC;    
	\pb2/boot1\: INOUT  STD_LOGIC;    
	\pb3/jtdo-swo\: INOUT  STD_LOGIC;    
	\pb4/jtrst\: INOUT  STD_LOGIC;    
	\pb5/i2c1_smba\: INOUT  STD_LOGIC;    
	\pb6/usart1_tx/i2c1_scl\: INOUT  STD_LOGIC;    
	\pb7/usart1_rx/i2c1_sda\: INOUT  STD_LOGIC;    
	\pb8/i2c1_scl\: INOUT  STD_LOGIC;    
	\pb9/i2c1_sda\: INOUT  STD_LOGIC;    
	\pc0/adc1_10\: INOUT  STD_LOGIC;    
	\pc1/adc1_11\: INOUT  STD_LOGIC;    
	\pc10/spi3_sck\: INOUT  STD_LOGIC;    
	\pc11/spi3_miso\: INOUT  STD_LOGIC;    
	\pc12/spi3_mosi\: INOUT  STD_LOGIC;    
	PC13_LF:   INOUT  STD_LOGIC;    
	\pc14/osc32_in\: INOUT  STD_LOGIC;    
	\pc15/osc32_out\: INOUT  STD_LOGIC;    
	\pc2/adc1_12\: INOUT  STD_LOGIC;    
	\pc3/adc1_13\: INOUT  STD_LOGIC;    
	\pc4/adc1_14\: INOUT  STD_LOGIC;    
	\pc5/adc1_15\: INOUT  STD_LOGIC;    
	\pc6/uart6_tx\: INOUT  STD_LOGIC;    
	\pc7/uart6_rx\: INOUT  STD_LOGIC;    
	\pc8/uart6_ck\: INOUT  STD_LOGIC;    
	\pc9/i2c3_sda\: INOUT  STD_LOGIC;    
	PD0:       INOUT  STD_LOGIC;    
	PD1:       INOUT  STD_LOGIC;    
	PD10:      INOUT  STD_LOGIC;    
	PD11:      INOUT  STD_LOGIC;    
	PD12:      INOUT  STD_LOGIC;    
	\pd13/tim4_ch2\: INOUT  STD_LOGIC;    
	\pd14/tim4_ch3\: INOUT  STD_LOGIC;    
	\pd15/tim4_ch4\: INOUT  STD_LOGIC;    
	\pd2/tim3_etr\: INOUT  STD_LOGIC;    
	\pd3/spi2_sck/usart2_cts\: INOUT  STD_LOGIC;    
	\pd4/usart2_rts\: INOUT  STD_LOGIC;    
	\pd5/usart2_tx\: INOUT  STD_LOGIC;    
	\pd6/usart2_rx/spi3_mosi\: INOUT  STD_LOGIC;    
	\pd7/usart2_ck\: INOUT  STD_LOGIC;    
	PD8:       INOUT  STD_LOGIC;    
	PD9:       INOUT  STD_LOGIC;    
	\pe0/tim4_etr\: INOUT  STD_LOGIC;    
	PE1:       INOUT  STD_LOGIC;    
	\pe10/tim1_ch2n\: INOUT  STD_LOGIC;    
	\pe11/tim1_ch2\: INOUT  STD_LOGIC;    
	\pe12/tim1_ch3n\: INOUT  STD_LOGIC;    
	\pe13/tim1_ch3\: INOUT  STD_LOGIC;    
	\pe14/tim1_ch4\: INOUT  STD_LOGIC;    
	\pe15/tim1_bkin\: INOUT  STD_LOGIC;    
	\pe2/spi4_sck\: INOUT  STD_LOGIC;    
	PE3:       INOUT  STD_LOGIC;    
	\pe4/spi4_nss\: INOUT  STD_LOGIC;    
	\pe5/spi4_miso\: INOUT  STD_LOGIC;    
	\pe6/spi4_mosi\: INOUT  STD_LOGIC;    
	\pe7/tim_etr\: INOUT  STD_LOGIC;    
	\pe8/tim1_ch1n\: INOUT  STD_LOGIC;    
	\pe9/tim1_ch1\: INOUT  STD_LOGIC;    
	\ph0/osc_in\: INOUT  STD_LOGIC;    
	\ph1/osc_out\: INOUT  STD_LOGIC;    
	VBAT:      INOUT  STD_LOGIC;    
	VCAP1:     INOUT  STD_LOGIC;    
	VCAP2:     INOUT  STD_LOGIC;    
	\vref+\:   INOUT  STD_LOGIC);
end stm32f411vet;
