\doxysection{SMBUS\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_s_m_b_u_s___init_type_def}{}\label{struct_s_m_b_u_s___init_type_def}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}


SMBUS Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+smbus.\+h$>$}



Collaboration diagram for SMBUS\+\_\+\+Init\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=202pt]{struct_s_m_b_u_s___init_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a2e90d47d6a9a180f8c3126c70102d562}{Clock\+Speed}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a686738e87b5427853f153bcf9344bd63}{Analog\+Filter}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a8abec5c168e27bf11b2808c1450bdeda}{Own\+Address1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_aa7afcb44ef1f351763d7dc69ba0f4f8c}{Addressing\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_aabb4e156aa4af60dfaf591419e9b1a07}{Dual\+Address\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a6300c7a7e1b7d5444226a1bd55744f53}{Own\+Address2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_afc70f58c0935194064d720779fbf22b5}{General\+Call\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a47971fd08a9784eddaa3d83fb998030c}{No\+Stretch\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a83000ad39e33f28f05cd52e714d72373}{Packet\+Error\+Check\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_m_b_u_s___init_type_def_a3fdc14ef0737148ca9f769fc1e42846e}{Peripheral\+Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SMBUS Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_m_b_u_s___init_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_s_m_b_u_s___init_type_def_aa7afcb44ef1f351763d7dc69ba0f4f8c}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!AddressingMode@{AddressingMode}}
\index{AddressingMode@{AddressingMode}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{AddressingMode}{AddressingMode}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_aa7afcb44ef1f351763d7dc69ba0f4f8c} 
uint32\+\_\+t Addressing\+Mode}

Specifies if 7-\/bit or 10-\/bit addressing mode is selected. This parameter can be a value of \doxylink{group___s_m_b_u_s__addressing__mode}{SMBUS addressing mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00057}{57}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a686738e87b5427853f153bcf9344bd63}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!AnalogFilter@{AnalogFilter}}
\index{AnalogFilter@{AnalogFilter}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{AnalogFilter}{AnalogFilter}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a686738e87b5427853f153bcf9344bd63} 
uint32\+\_\+t Analog\+Filter}

Specifies if Analog Filter is enable or not. This parameter can be a value of \doxylink{group___s_m_b_u_s___analog___filter}{SMBUS Analog Filter} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00051}{51}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a2e90d47d6a9a180f8c3126c70102d562}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!ClockSpeed@{ClockSpeed}}
\index{ClockSpeed@{ClockSpeed}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockSpeed}{ClockSpeed}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a2e90d47d6a9a180f8c3126c70102d562} 
uint32\+\_\+t Clock\+Speed}

Specifies the clock frequency. This parameter must be set to a value lower than 100k\+Hz 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_aabb4e156aa4af60dfaf591419e9b1a07}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!DualAddressMode@{DualAddressMode}}
\index{DualAddressMode@{DualAddressMode}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DualAddressMode}{DualAddressMode}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_aabb4e156aa4af60dfaf591419e9b1a07} 
uint32\+\_\+t Dual\+Address\+Mode}

Specifies if dual addressing mode is selected. This parameter can be a value of \doxylink{group___s_m_b_u_s__dual__addressing__mode}{SMBUS dual addressing mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00060}{60}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_afc70f58c0935194064d720779fbf22b5}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!GeneralCallMode@{GeneralCallMode}}
\index{GeneralCallMode@{GeneralCallMode}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{GeneralCallMode}{GeneralCallMode}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_afc70f58c0935194064d720779fbf22b5} 
uint32\+\_\+t General\+Call\+Mode}

Specifies if general call mode is selected. This parameter can be a value of \doxylink{group___s_m_b_u_s__general__call__addressing__mode}{SMBUS general call addressing mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00066}{66}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a47971fd08a9784eddaa3d83fb998030c}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!NoStretchMode@{NoStretchMode}}
\index{NoStretchMode@{NoStretchMode}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NoStretchMode}{NoStretchMode}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a47971fd08a9784eddaa3d83fb998030c} 
uint32\+\_\+t No\+Stretch\+Mode}

Specifies if nostretch mode is selected. This parameter can be a value of \doxylink{group___s_m_b_u_s__nostretch__mode}{SMBUS nostretch mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a8abec5c168e27bf11b2808c1450bdeda}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!OwnAddress1@{OwnAddress1}}
\index{OwnAddress1@{OwnAddress1}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OwnAddress1}{OwnAddress1}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a8abec5c168e27bf11b2808c1450bdeda} 
uint32\+\_\+t Own\+Address1}

Specifies the first device own address. This parameter can be a 7-\/bit or 10-\/bit address. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00054}{54}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a6300c7a7e1b7d5444226a1bd55744f53}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!OwnAddress2@{OwnAddress2}}
\index{OwnAddress2@{OwnAddress2}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OwnAddress2}{OwnAddress2}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a6300c7a7e1b7d5444226a1bd55744f53} 
uint32\+\_\+t Own\+Address2}

Specifies the second device own address if dual addressing mode is selected. This parameter can be a 7-\/bit address. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00063}{63}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a83000ad39e33f28f05cd52e714d72373}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!PacketErrorCheckMode@{PacketErrorCheckMode}}
\index{PacketErrorCheckMode@{PacketErrorCheckMode}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PacketErrorCheckMode}{PacketErrorCheckMode}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a83000ad39e33f28f05cd52e714d72373} 
uint32\+\_\+t Packet\+Error\+Check\+Mode}

Specifies if Packet Error Check mode is selected. This parameter can be a value of \doxylink{group___s_m_b_u_s__packet__error__check__mode}{SMBUS packet error check mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00072}{72}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_s_m_b_u_s___init_type_def_a3fdc14ef0737148ca9f769fc1e42846e}\index{SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}!PeripheralMode@{PeripheralMode}}
\index{PeripheralMode@{PeripheralMode}!SMBUS\_InitTypeDef@{SMBUS\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeripheralMode}{PeripheralMode}}
{\footnotesize\ttfamily \label{struct_s_m_b_u_s___init_type_def_a3fdc14ef0737148ca9f769fc1e42846e} 
uint32\+\_\+t Peripheral\+Mode}

Specifies which mode of Periphal is selected. This parameter can be a value of \doxylink{group___s_m_b_u_s__peripheral__mode}{SMBUS peripheral mode} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__smbus_8h}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}\end{DoxyCompactItemize}
