#! /home/misterdulister/.apio/packages/tools-oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1135-g6b127432-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555566e7590 .scope module, "ADC_SPI" "ADC_SPI" 2 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /INPUT 1 "sample";
    .port_info 3 /OUTPUT 1 "CS";
    .port_info 4 /OUTPUT 1 "SCLK";
    .port_info 5 /OUTPUT 8 "DATA_OUT";
    .port_info 6 /OUTPUT 1 "DV";
P_0x555556e54010 .param/l "CLKS_PER_HALF_BIT" 0 2 2, +C4<00000000000000000000000000000010>;
P_0x555556e54050 .param/l "GET_DATA" 1 2 16, C4<1>;
P_0x555556e54090 .param/l "IDLE" 1 2 15, C4<0>;
P_0x555556e540d0 .param/l "NUMBER_OF_BITS" 0 2 3, +C4<00000000000000000000000000001000>;
v0x555556ade810_0 .var "CS", 0 0;
v0x555556adda00_0 .var "DATA_OUT", 7 0;
v0x555556b41db0_0 .var "DV", 0 0;
v0x555556dec400_0 .var "SCLK", 0 0;
o0x7f2870769258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cfef20_0 .net "clk", 0 0, o0x7f2870769258;  0 drivers
v0x555556c0d270_0 .var "count", 8 0;
o0x7f2870769048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f526b0_0 .net "data_in", 0 0, o0x7f2870769048;  0 drivers
v0x555556b88b60_0 .var "r_case", 0 0;
o0x7f28707692e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b24ab0_0 .net "sample", 0 0, o0x7f28707692e8;  0 drivers
v0x555556b214b0_0 .net "w_data_o", 7 0, v0x555556ae0430_0;  1 drivers
E_0x555556eb7830 .event posedge, v0x555556cfef20_0;
S_0x555556f34890 .scope module, "shift_out" "shift_reg" 2 27, 3 1 0, S_0x5555566e7590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 8 "out";
P_0x555556ca5db0 .param/l "MSB" 0 3 1, +C4<00000000000000000000000000001000>;
v0x555556b1de80_0 .net "clk", 0 0, v0x555556dec400_0;  1 drivers
v0x555556ae2200_0 .net "d", 0 0, o0x7f2870769048;  alias, 0 drivers
v0x555556ae12d0_0 .net "en", 0 0, v0x555556ade810_0;  1 drivers
v0x555556ae0430_0 .var "out", 7 0;
o0x7f28707690d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556adf620_0 .net "rst", 0 0, o0x7f28707690d8;  0 drivers
E_0x555556ecbad0 .event posedge, v0x555556b1de80_0;
S_0x555556f6f940 .scope module, "ICESTORM_LC" "ICESTORM_LC" 4 2068;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 1 "CIN";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "CEN";
    .port_info 7 /INPUT 1 "SR";
    .port_info 8 /OUTPUT 1 "LO";
    .port_info 9 /OUTPUT 1 "O";
    .port_info 10 /OUTPUT 1 "COUT";
P_0x555556c7b9e0 .param/l "ASYNC_SR" 0 4 2080, C4<0>;
P_0x555556c7ba20 .param/l "CARRY_ENABLE" 0 4 2077, C4<0>;
P_0x555556c7ba60 .param/l "CIN_CONST" 0 4 2082, C4<0>;
P_0x555556c7baa0 .param/l "CIN_SET" 0 4 2083, C4<0>;
P_0x555556c7bae0 .param/l "DFF_ENABLE" 0 4 2078, C4<0>;
P_0x555556c7bb20 .param/l "LUT_INIT" 0 4 2074, C4<0000000000000000>;
P_0x555556c7bb60 .param/l "NEG_CLK" 0 4 2076, C4<0>;
P_0x555556c7bba0 .param/l "SET_NORESET" 0 4 2079, C4<0>;
o0x7f28707694c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555570354f0 .functor BUFZ 1, o0x7f28707694c8, C4<0>, C4<0>, C4<0>;
L_0x55555703b200 .functor BUFZ 1, L_0x55555703bf80, C4<0>, C4<0>, C4<0>;
o0x7f28707694f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f28706ef2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555703c220 .functor XOR 1, o0x7f28707694f8, L_0x7f28706ef2a0, C4<0>, C4<0>;
L_0x55555703c2e0 .functor BUFZ 1, L_0x55555703bf80, C4<0>, C4<0>, C4<0>;
o0x7f2870769468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ed99b0_0 .net "CEN", 0 0, o0x7f2870769468;  0 drivers
v0x5555567fe570_0 .net "CEN_pu", 0 0, L_0x55555703b160;  1 drivers
v0x555556f54030_0 .net "CIN", 0 0, o0x7f28707694c8;  0 drivers
v0x555556c7b8b0_0 .net "CLK", 0 0, o0x7f28707694f8;  0 drivers
L_0x7f28706ef1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x555556f73e60_0 .net "COUT", 0 0, L_0x7f28706ef1c8;  1 drivers
o0x7f2870769558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f74330_0 .net "I0", 0 0, o0x7f2870769558;  0 drivers
v0x555556f66b90_0 .net "I0_pd", 0 0, L_0x55555703a4e0;  1 drivers
o0x7f28707695b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f55d10_0 .net "I1", 0 0, o0x7f28707695b8;  0 drivers
v0x5555567ecc70_0 .net "I1_pd", 0 0, L_0x55555703a6c0;  1 drivers
o0x7f2870769618 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567d4f90_0 .net "I2", 0 0, o0x7f2870769618;  0 drivers
v0x5555567e07f0_0 .net "I2_pd", 0 0, L_0x55555703a950;  1 drivers
o0x7f2870769678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567e0690_0 .net "I3", 0 0, o0x7f2870769678;  0 drivers
v0x555556771420_0 .net "I3_pd", 0 0, L_0x55555703abf0;  1 drivers
v0x555556770f70_0 .net "LO", 0 0, L_0x55555703b200;  1 drivers
v0x5555567e3450_0 .net "O", 0 0, L_0x55555703c2e0;  1 drivers
o0x7f2870769738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567e35b0_0 .net "SR", 0 0, o0x7f2870769738;  0 drivers
v0x5555567d9060_0 .net "SR_pd", 0 0, L_0x55555703af20;  1 drivers
o0x7f2870769798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555567a2620_0 name=_ivl_0
v0x5555567a2780_0 .net *"_ivl_10", 0 0, L_0x55555703a620;  1 drivers
L_0x7f28706ef060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555567b0620_0 .net/2u *"_ivl_12", 0 0, L_0x7f28706ef060;  1 drivers
o0x7f2870769828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5555567b0780_0 name=_ivl_16
v0x5555567b9e10_0 .net *"_ivl_18", 0 0, L_0x55555703a850;  1 drivers
v0x5555567c48f0_0 .net *"_ivl_2", 0 0, L_0x55555703a440;  1 drivers
L_0x7f28706ef0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555567ce8f0_0 .net/2u *"_ivl_20", 0 0, L_0x7f28706ef0a8;  1 drivers
o0x7f28707698e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556795520_0 name=_ivl_24
v0x5555567577b0_0 .net *"_ivl_26", 0 0, L_0x55555703ab20;  1 drivers
L_0x7f28706ef0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556757be0_0 .net/2u *"_ivl_28", 0 0, L_0x7f28706ef0f0;  1 drivers
o0x7f2870769978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556757910_0 name=_ivl_32
v0x555556785be0_0 .net *"_ivl_34", 0 0, L_0x55555703ae00;  1 drivers
L_0x7f28706ef138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556790410_0 .net/2u *"_ivl_36", 0 0, L_0x7f28706ef138;  1 drivers
L_0x7f28706ef018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555678b9d0_0 .net/2u *"_ivl_4", 0 0, L_0x7f28706ef018;  1 drivers
o0x7f2870769a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555678bb30_0 name=_ivl_40
v0x5555566e77a0_0 .net *"_ivl_42", 0 0, L_0x55555703b0c0;  1 drivers
L_0x7f28706ef180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555566d77b0_0 .net/2u *"_ivl_44", 0 0, L_0x7f28706ef180;  1 drivers
L_0x7f28706ef210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555566d7670_0 .net/2u *"_ivl_52", 7 0, L_0x7f28706ef210;  1 drivers
L_0x7f28706ef258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555566d7530_0 .net/2u *"_ivl_54", 7 0, L_0x7f28706ef258;  1 drivers
v0x5555566da0a0_0 .net *"_ivl_59", 3 0, L_0x55555703b5f0;  1 drivers
v0x5555566d9f60_0 .net *"_ivl_61", 3 0, L_0x55555703b760;  1 drivers
v0x5555566d9e20_0 .net *"_ivl_65", 1 0, L_0x55555703ba20;  1 drivers
v0x5555566d9ce0_0 .net *"_ivl_67", 1 0, L_0x55555703bb10;  1 drivers
v0x5555566d78f0_0 .net *"_ivl_71", 0 0, L_0x55555703bde0;  1 drivers
v0x555556668980_0 .net *"_ivl_73", 0 0, L_0x55555703bbb0;  1 drivers
v0x555556691840_0 .net/2u *"_ivl_78", 0 0, L_0x7f28706ef2a0;  1 drivers
o0x7f2870769c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556696ff0_0 name=_ivl_8
v0x5555566a53a0_0 .net "lut_o", 0 0, L_0x55555703bf80;  1 drivers
v0x5555566aab50_0 .net "lut_s1", 1 0, L_0x55555703bc50;  1 drivers
v0x55555669b550_0 .net "lut_s2", 3 0, L_0x55555703b800;  1 drivers
v0x5555566a0d00_0 .net "lut_s3", 7 0, L_0x55555703b480;  1 drivers
v0x555556662dc0_0 .net "mux_cin", 0 0, L_0x5555570354f0;  1 drivers
v0x5555566bd790_0 .var "o_reg", 0 0;
v0x5555566be120_0 .var "o_reg_async", 0 0;
v0x5555566bd300_0 .net "polarized_clk", 0 0, L_0x55555703c220;  1 drivers
E_0x555556b438c0 .event posedge, v0x5555567d9060_0, v0x5555566bd300_0;
E_0x555556b2f4c0 .event posedge, v0x5555566bd300_0;
L_0x55555703a440 .cmp/eeq 1, o0x7f2870769558, o0x7f2870769798;
L_0x55555703a4e0 .functor MUXZ 1, o0x7f2870769558, L_0x7f28706ef018, L_0x55555703a440, C4<>;
L_0x55555703a620 .cmp/eeq 1, o0x7f28707695b8, o0x7f2870769c78;
L_0x55555703a6c0 .functor MUXZ 1, o0x7f28707695b8, L_0x7f28706ef060, L_0x55555703a620, C4<>;
L_0x55555703a850 .cmp/eeq 1, o0x7f2870769618, o0x7f2870769828;
L_0x55555703a950 .functor MUXZ 1, o0x7f2870769618, L_0x7f28706ef0a8, L_0x55555703a850, C4<>;
L_0x55555703ab20 .cmp/eeq 1, o0x7f2870769678, o0x7f28707698e8;
L_0x55555703abf0 .functor MUXZ 1, o0x7f2870769678, L_0x7f28706ef0f0, L_0x55555703ab20, C4<>;
L_0x55555703ae00 .cmp/eeq 1, o0x7f2870769738, o0x7f2870769978;
L_0x55555703af20 .functor MUXZ 1, o0x7f2870769738, L_0x7f28706ef138, L_0x55555703ae00, C4<>;
L_0x55555703b0c0 .cmp/eeq 1, o0x7f2870769468, o0x7f2870769a38;
L_0x55555703b160 .functor MUXZ 1, o0x7f2870769468, L_0x7f28706ef180, L_0x55555703b0c0, C4<>;
L_0x55555703b480 .functor MUXZ 8, L_0x7f28706ef258, L_0x7f28706ef210, L_0x55555703abf0, C4<>;
L_0x55555703b5f0 .part L_0x55555703b480, 4, 4;
L_0x55555703b760 .part L_0x55555703b480, 0, 4;
L_0x55555703b800 .functor MUXZ 4, L_0x55555703b760, L_0x55555703b5f0, L_0x55555703a950, C4<>;
L_0x55555703ba20 .part L_0x55555703b800, 2, 2;
L_0x55555703bb10 .part L_0x55555703b800, 0, 2;
L_0x55555703bc50 .functor MUXZ 2, L_0x55555703bb10, L_0x55555703ba20, L_0x55555703a6c0, C4<>;
L_0x55555703bde0 .part L_0x55555703bc50, 1, 1;
L_0x55555703bbb0 .part L_0x55555703bc50, 0, 1;
L_0x55555703bf80 .functor MUXZ 1, L_0x55555703bbb0, L_0x55555703bde0, L_0x55555703a4e0, C4<>;
S_0x555556ed1160 .scope module, "ICESTORM_RAM" "ICESTORM_RAM" 4 3099;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "RDATA_15";
    .port_info 1 /OUTPUT 1 "RDATA_14";
    .port_info 2 /OUTPUT 1 "RDATA_13";
    .port_info 3 /OUTPUT 1 "RDATA_12";
    .port_info 4 /OUTPUT 1 "RDATA_11";
    .port_info 5 /OUTPUT 1 "RDATA_10";
    .port_info 6 /OUTPUT 1 "RDATA_9";
    .port_info 7 /OUTPUT 1 "RDATA_8";
    .port_info 8 /OUTPUT 1 "RDATA_7";
    .port_info 9 /OUTPUT 1 "RDATA_6";
    .port_info 10 /OUTPUT 1 "RDATA_5";
    .port_info 11 /OUTPUT 1 "RDATA_4";
    .port_info 12 /OUTPUT 1 "RDATA_3";
    .port_info 13 /OUTPUT 1 "RDATA_2";
    .port_info 14 /OUTPUT 1 "RDATA_1";
    .port_info 15 /OUTPUT 1 "RDATA_0";
    .port_info 16 /INPUT 1 "RCLK";
    .port_info 17 /INPUT 1 "RCLKE";
    .port_info 18 /INPUT 1 "RE";
    .port_info 19 /INPUT 1 "RADDR_10";
    .port_info 20 /INPUT 1 "RADDR_9";
    .port_info 21 /INPUT 1 "RADDR_8";
    .port_info 22 /INPUT 1 "RADDR_7";
    .port_info 23 /INPUT 1 "RADDR_6";
    .port_info 24 /INPUT 1 "RADDR_5";
    .port_info 25 /INPUT 1 "RADDR_4";
    .port_info 26 /INPUT 1 "RADDR_3";
    .port_info 27 /INPUT 1 "RADDR_2";
    .port_info 28 /INPUT 1 "RADDR_1";
    .port_info 29 /INPUT 1 "RADDR_0";
    .port_info 30 /INPUT 1 "WCLK";
    .port_info 31 /INPUT 1 "WCLKE";
    .port_info 32 /INPUT 1 "WE";
    .port_info 33 /INPUT 1 "WADDR_10";
    .port_info 34 /INPUT 1 "WADDR_9";
    .port_info 35 /INPUT 1 "WADDR_8";
    .port_info 36 /INPUT 1 "WADDR_7";
    .port_info 37 /INPUT 1 "WADDR_6";
    .port_info 38 /INPUT 1 "WADDR_5";
    .port_info 39 /INPUT 1 "WADDR_4";
    .port_info 40 /INPUT 1 "WADDR_3";
    .port_info 41 /INPUT 1 "WADDR_2";
    .port_info 42 /INPUT 1 "WADDR_1";
    .port_info 43 /INPUT 1 "WADDR_0";
    .port_info 44 /INPUT 1 "MASK_15";
    .port_info 45 /INPUT 1 "MASK_14";
    .port_info 46 /INPUT 1 "MASK_13";
    .port_info 47 /INPUT 1 "MASK_12";
    .port_info 48 /INPUT 1 "MASK_11";
    .port_info 49 /INPUT 1 "MASK_10";
    .port_info 50 /INPUT 1 "MASK_9";
    .port_info 51 /INPUT 1 "MASK_8";
    .port_info 52 /INPUT 1 "MASK_7";
    .port_info 53 /INPUT 1 "MASK_6";
    .port_info 54 /INPUT 1 "MASK_5";
    .port_info 55 /INPUT 1 "MASK_4";
    .port_info 56 /INPUT 1 "MASK_3";
    .port_info 57 /INPUT 1 "MASK_2";
    .port_info 58 /INPUT 1 "MASK_1";
    .port_info 59 /INPUT 1 "MASK_0";
    .port_info 60 /INPUT 1 "WDATA_15";
    .port_info 61 /INPUT 1 "WDATA_14";
    .port_info 62 /INPUT 1 "WDATA_13";
    .port_info 63 /INPUT 1 "WDATA_12";
    .port_info 64 /INPUT 1 "WDATA_11";
    .port_info 65 /INPUT 1 "WDATA_10";
    .port_info 66 /INPUT 1 "WDATA_9";
    .port_info 67 /INPUT 1 "WDATA_8";
    .port_info 68 /INPUT 1 "WDATA_7";
    .port_info 69 /INPUT 1 "WDATA_6";
    .port_info 70 /INPUT 1 "WDATA_5";
    .port_info 71 /INPUT 1 "WDATA_4";
    .port_info 72 /INPUT 1 "WDATA_3";
    .port_info 73 /INPUT 1 "WDATA_2";
    .port_info 74 /INPUT 1 "WDATA_1";
    .port_info 75 /INPUT 1 "WDATA_0";
P_0x555556f75f50 .param/l "INIT_0" 0 4 3114, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f75f90 .param/l "INIT_1" 0 4 3115, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f75fd0 .param/l "INIT_2" 0 4 3116, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76010 .param/l "INIT_3" 0 4 3117, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76050 .param/l "INIT_4" 0 4 3118, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76090 .param/l "INIT_5" 0 4 3119, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f760d0 .param/l "INIT_6" 0 4 3120, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76110 .param/l "INIT_7" 0 4 3121, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76150 .param/l "INIT_8" 0 4 3122, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76190 .param/l "INIT_9" 0 4 3123, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f761d0 .param/l "INIT_A" 0 4 3124, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76210 .param/l "INIT_B" 0 4 3125, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76250 .param/l "INIT_C" 0 4 3126, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76290 .param/l "INIT_D" 0 4 3127, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f762d0 .param/l "INIT_E" 0 4 3128, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76310 .param/l "INIT_F" 0 4 3129, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556f76350 .param/l "NEG_CLK_R" 0 4 3111, C4<0>;
P_0x555556f76390 .param/l "NEG_CLK_W" 0 4 3112, C4<0>;
P_0x555556f763d0 .param/l "READ_MODE" 0 4 3109, +C4<00000000000000000000000000000000>;
P_0x555556f76410 .param/l "WRITE_MODE" 0 4 3108, +C4<00000000000000000000000000000000>;
L_0x7f28706ef330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555704d0f0 .functor XOR 1, L_0x55555704d7c0, L_0x7f28706ef330, C4<0>, C4<0>;
L_0x7f28706ef378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555704f130 .functor XOR 1, L_0x55555704ef80, L_0x7f28706ef378, C4<0>, C4<0>;
o0x7f287076a608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c8d20_0 .net "MASK_0", 0 0, o0x7f287076a608;  0 drivers
o0x7f287076a638 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c91e0_0 .net "MASK_1", 0 0, o0x7f287076a638;  0 drivers
o0x7f287076a668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c97f0_0 .net "MASK_10", 0 0, o0x7f287076a668;  0 drivers
o0x7f287076a698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c8890_0 .net "MASK_11", 0 0, o0x7f287076a698;  0 drivers
o0x7f287076a6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c8e80_0 .net "MASK_12", 0 0, o0x7f287076a6c8;  0 drivers
o0x7f287076a6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c9950_0 .net "MASK_13", 0 0, o0x7f287076a6f8;  0 drivers
o0x7f287076a728 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c9690_0 .net "MASK_14", 0 0, o0x7f287076a728;  0 drivers
o0x7f287076a758 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c4c10_0 .net "MASK_15", 0 0, o0x7f287076a758;  0 drivers
o0x7f287076a788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c5410_0 .net "MASK_2", 0 0, o0x7f287076a788;  0 drivers
o0x7f287076a7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c5a20_0 .net "MASK_3", 0 0, o0x7f287076a7b8;  0 drivers
o0x7f287076a7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c4ac0_0 .net "MASK_4", 0 0, o0x7f287076a7e8;  0 drivers
o0x7f287076a818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c50b0_0 .net "MASK_5", 0 0, o0x7f287076a818;  0 drivers
o0x7f287076a848 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c5b80_0 .net "MASK_6", 0 0, o0x7f287076a848;  0 drivers
o0x7f287076a878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c58c0_0 .net "MASK_7", 0 0, o0x7f287076a878;  0 drivers
o0x7f287076a8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c4d50_0 .net "MASK_8", 0 0, o0x7f287076a8a8;  0 drivers
o0x7f287076a8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c4f50_0 .net "MASK_9", 0 0, o0x7f287076a8d8;  0 drivers
o0x7f287076a908 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567f5d30_0 .net "RADDR_0", 0 0, o0x7f287076a908;  0 drivers
o0x7f287076a938 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566eb670_0 .net "RADDR_1", 0 0, o0x7f287076a938;  0 drivers
o0x7f287076a968 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566d4db0_0 .net "RADDR_10", 0 0, o0x7f287076a968;  0 drivers
o0x7f287076a998 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566d4ef0_0 .net "RADDR_2", 0 0, o0x7f287076a998;  0 drivers
o0x7f287076a9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566dff00_0 .net "RADDR_3", 0 0, o0x7f287076a9c8;  0 drivers
o0x7f287076a9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566e0040_0 .net "RADDR_4", 0 0, o0x7f287076a9f8;  0 drivers
o0x7f287076aa28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566d80f0_0 .net "RADDR_5", 0 0, o0x7f287076aa28;  0 drivers
o0x7f287076aa58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567fa1a0_0 .net "RADDR_6", 0 0, o0x7f287076aa58;  0 drivers
o0x7f287076aa88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec9140_0 .net "RADDR_7", 0 0, o0x7f287076aa88;  0 drivers
o0x7f287076aab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567617e0_0 .net "RADDR_8", 0 0, o0x7f287076aab8;  0 drivers
o0x7f287076aae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556734d10_0 .net "RADDR_9", 0 0, o0x7f287076aae8;  0 drivers
o0x7f287076ab18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556735030_0 .net "RCLK", 0 0, o0x7f287076ab18;  0 drivers
o0x7f287076ab48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567e9ba0_0 .net "RCLKE", 0 0, o0x7f287076ab48;  0 drivers
v0x5555567f2cf0_0 .net "RDATA_0", 0 0, L_0x55555704d660;  1 drivers
v0x5555567efcb0_0 .net "RDATA_1", 0 0, L_0x55555704d380;  1 drivers
v0x555556ddbb90_0 .net "RDATA_10", 0 0, L_0x55555704c9a0;  1 drivers
v0x555556bfca00_0 .net "RDATA_11", 0 0, L_0x55555704c8d0;  1 drivers
v0x555556cee6b0_0 .net "RDATA_12", 0 0, L_0x55555704c7d0;  1 drivers
v0x555556c763d0_0 .net "RDATA_13", 0 0, L_0x55555704c700;  1 drivers
v0x555556e55c50_0 .net "RDATA_14", 0 0, L_0x55555704c660;  1 drivers
v0x555556e537e0_0 .net "RDATA_15", 0 0, L_0x55555704c540;  1 drivers
v0x555556d688e0_0 .net "RDATA_2", 0 0, L_0x55555704d230;  1 drivers
v0x555556f52250_0 .net "RDATA_3", 0 0, L_0x55555704d160;  1 drivers
v0x5555567e7c60_0 .net "RDATA_4", 0 0, L_0x55555704d020;  1 drivers
v0x5555567e40b0_0 .net "RDATA_5", 0 0, L_0x55555704cf50;  1 drivers
v0x55555663c2e0_0 .net "RDATA_6", 0 0, L_0x55555704ce20;  1 drivers
v0x555556646c00_0 .net "RDATA_7", 0 0, L_0x55555704cd50;  1 drivers
v0x555556643b00_0 .net "RDATA_8", 0 0, L_0x55555704cc30;  1 drivers
v0x555556648410_0 .net "RDATA_9", 0 0, L_0x55555704ca80;  1 drivers
o0x7f287076ae78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556645310_0 .net "RE", 0 0, o0x7f287076ae78;  0 drivers
o0x7f287076aea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556656da0_0 .net "WADDR_0", 0 0, o0x7f287076aea8;  0 drivers
o0x7f287076aed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556653ca0_0 .net "WADDR_1", 0 0, o0x7f287076aed8;  0 drivers
o0x7f287076af08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566585b0_0 .net "WADDR_10", 0 0, o0x7f287076af08;  0 drivers
o0x7f287076af38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566554b0_0 .net "WADDR_2", 0 0, o0x7f287076af38;  0 drivers
o0x7f287076af68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556652640_0 .net "WADDR_3", 0 0, o0x7f287076af68;  0 drivers
o0x7f287076af98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566424a0_0 .net "WADDR_4", 0 0, o0x7f287076af98;  0 drivers
o0x7f287076afc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555663fb00_0 .net "WADDR_5", 0 0, o0x7f287076afc8;  0 drivers
o0x7f287076aff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555676adc0_0 .net "WADDR_6", 0 0, o0x7f287076aff8;  0 drivers
o0x7f287076b028 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f45190_0 .net "WADDR_7", 0 0, o0x7f287076b028;  0 drivers
o0x7f287076b058 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567d6580_0 .net "WADDR_8", 0 0, o0x7f287076b058;  0 drivers
o0x7f287076b088 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567c4a50_0 .net "WADDR_9", 0 0, o0x7f287076b088;  0 drivers
o0x7f287076b0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567bb250_0 .net "WCLK", 0 0, o0x7f287076b0b8;  0 drivers
o0x7f287076b0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567a4090_0 .net "WCLKE", 0 0, o0x7f287076b0e8;  0 drivers
o0x7f287076b118 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555679a7a0_0 .net "WDATA_0", 0 0, o0x7f287076b118;  0 drivers
o0x7f287076b148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566be280_0 .net "WDATA_1", 0 0, o0x7f287076b148;  0 drivers
o0x7f287076b178 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566bac00_0 .net "WDATA_10", 0 0, o0x7f287076b178;  0 drivers
o0x7f287076b1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c1f10_0 .net "WDATA_11", 0 0, o0x7f287076b1a8;  0 drivers
o0x7f287076b1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c9ab0_0 .net "WDATA_12", 0 0, o0x7f287076b1d8;  0 drivers
o0x7f287076b208 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566c5ce0_0 .net "WDATA_13", 0 0, o0x7f287076b208;  0 drivers
o0x7f287076b238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555566399b0_0 .net "WDATA_14", 0 0, o0x7f287076b238;  0 drivers
o0x7f287076b268 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556729870_0 .net "WDATA_15", 0 0, o0x7f287076b268;  0 drivers
o0x7f287076b298 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567e9710_0 .net "WDATA_2", 0 0, o0x7f287076b298;  0 drivers
o0x7f287076b2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ed16a0_0 .net "WDATA_3", 0 0, o0x7f287076b2c8;  0 drivers
o0x7f287076b2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556de40f0_0 .net "WDATA_4", 0 0, o0x7f287076b2f8;  0 drivers
o0x7f287076b328 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cf6c10_0 .net "WDATA_5", 0 0, o0x7f287076b328;  0 drivers
o0x7f287076b358 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c04f60_0 .net "WDATA_6", 0 0, o0x7f287076b358;  0 drivers
o0x7f287076b388 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555567c72e0_0 .net "WDATA_7", 0 0, o0x7f287076b388;  0 drivers
o0x7f287076b3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d98ed0_0 .net "WDATA_8", 0 0, o0x7f287076b3b8;  0 drivers
o0x7f287076b3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db1730_0 .net "WDATA_9", 0 0, o0x7f287076b3e8;  0 drivers
o0x7f287076b418 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d806b0_0 .net "WE", 0 0, o0x7f287076b418;  0 drivers
v0x555556e50250_0 .net *"_ivl_100", 0 0, L_0x555557051440;  1 drivers
v0x555556e37210_0 .net *"_ivl_102", 0 0, L_0x555557051700;  1 drivers
v0x555556e050d0_0 .net *"_ivl_104", 0 0, L_0x555557051800;  1 drivers
v0x555556e1e170_0 .net *"_ivl_106", 0 0, L_0x555557051ad0;  1 drivers
v0x555556d66530_0 .net *"_ivl_108", 0 0, L_0x555557051bd0;  1 drivers
v0x555556cab9f0_0 .net *"_ivl_110", 0 0, L_0x555557051eb0;  1 drivers
v0x555556cc4250_0 .net *"_ivl_112", 0 0, L_0x555557051fb0;  1 drivers
v0x555556c930b0_0 .net *"_ivl_114", 0 0, L_0x5555570522a0;  1 drivers
v0x555556d62d70_0 .net *"_ivl_116", 0 0, L_0x5555570523a0;  1 drivers
v0x555556d49d30_0 .net *"_ivl_120", 0 0, L_0x555557052c90;  1 drivers
v0x555556d17bf0_0 .net *"_ivl_122", 0 0, L_0x5555570524a0;  1 drivers
v0x555556d30c90_0 .net *"_ivl_124", 0 0, L_0x555557052540;  1 drivers
v0x555556bb9d40_0 .net *"_ivl_126", 0 0, L_0x5555570525e0;  1 drivers
v0x555556bd25a0_0 .net *"_ivl_128", 0 0, L_0x555557052f50;  1 drivers
v0x555556ba15b0_0 .net *"_ivl_130", 0 0, L_0x555557053220;  1 drivers
v0x555556c710c0_0 .net *"_ivl_132", 0 0, L_0x5555570532c0;  1 drivers
v0x555556c58080_0 .net *"_ivl_134", 0 0, L_0x5555570535a0;  1 drivers
v0x555556c25f40_0 .net *"_ivl_136", 0 0, L_0x555557053640;  1 drivers
v0x555556c3efe0_0 .net *"_ivl_138", 0 0, L_0x555557053930;  1 drivers
v0x555556807e20_0 .net *"_ivl_140", 0 0, L_0x555557053a00;  1 drivers
v0x5555567470e0_0 .net *"_ivl_142", 0 0, L_0x555557053d30;  1 drivers
v0x5555566cce40_0 .net *"_ivl_144", 0 0, L_0x555557053e00;  1 drivers
v0x55555669b3b0_0 .net *"_ivl_146", 0 0, L_0x555557054140;  1 drivers
v0x555556618170_0 .net *"_ivl_148", 0 0, L_0x555557054240;  1 drivers
v0x555556bba490_0 .net *"_ivl_150", 0 0, L_0x555557054590;  1 drivers
v0x555556bba700_0 .net *"_ivl_18", 0 0, L_0x55555704d7c0;  1 drivers
v0x555556bd9da0_0 .net/2u *"_ivl_19", 0 0, L_0x7f28706ef330;  1 drivers
v0x555556bdcbc0_0 .net *"_ivl_28", 0 0, L_0x55555704db60;  1 drivers
v0x555556bdf9e0_0 .net *"_ivl_30", 0 0, L_0x55555704d9c0;  1 drivers
v0x555556be2800_0 .net *"_ivl_32", 0 0, L_0x55555704dd70;  1 drivers
v0x555556be5620_0 .net *"_ivl_34", 0 0, L_0x55555704df30;  1 drivers
v0x555556be8440_0 .net *"_ivl_36", 0 0, L_0x55555704e030;  1 drivers
v0x555556beb260_0 .net *"_ivl_38", 0 0, L_0x55555704e200;  1 drivers
v0x555556bee080_0 .net *"_ivl_40", 0 0, L_0x55555704e300;  1 drivers
v0x555556bf0ea0_0 .net *"_ivl_42", 0 0, L_0x55555704e4e0;  1 drivers
v0x555556bf3cc0_0 .net *"_ivl_44", 0 0, L_0x55555704e5e0;  1 drivers
v0x555556bf6ae0_0 .net *"_ivl_46", 0 0, L_0x55555704e7d0;  1 drivers
v0x555556bf9900_0 .net *"_ivl_48", 0 0, L_0x55555704e8d0;  1 drivers
v0x555556bfc720_0 .net *"_ivl_52", 0 0, L_0x55555704ef80;  1 drivers
v0x555556bff540_0 .net/2u *"_ivl_53", 0 0, L_0x7f28706ef378;  1 drivers
v0x555556c02360_0 .net *"_ivl_62", 0 0, L_0x55555704f4a0;  1 drivers
v0x555556c057e0_0 .net *"_ivl_64", 0 0, L_0x55555704f540;  1 drivers
v0x555556bba8b0_0 .net *"_ivl_66", 0 0, L_0x55555704f380;  1 drivers
v0x555556bd3110_0 .net *"_ivl_68", 0 0, L_0x55555704f710;  1 drivers
v0x555556c76b30_0 .net *"_ivl_70", 0 0, L_0x55555704f920;  1 drivers
v0x555556c78b20_0 .net *"_ivl_72", 0 0, L_0x55555704fa20;  1 drivers
v0x555556d19340_0 .net *"_ivl_74", 0 0, L_0x55555704fc70;  1 drivers
v0x555556d1cc00_0 .net *"_ivl_76", 0 0, L_0x55555704fd70;  1 drivers
v0x555556d1fa20_0 .net *"_ivl_78", 0 0, L_0x55555704ffd0;  1 drivers
v0x555556d22840_0 .net *"_ivl_80", 0 0, L_0x5555570500d0;  1 drivers
v0x555556d25660_0 .net *"_ivl_82", 0 0, L_0x555557050340;  1 drivers
v0x555556d28480_0 .net *"_ivl_86", 0 0, L_0x555557050a70;  1 drivers
v0x555556d2b2a0_0 .net *"_ivl_88", 0 0, L_0x555557050b10;  1 drivers
v0x555556d2e0c0_0 .net *"_ivl_90", 0 0, L_0x555557050d40;  1 drivers
v0x555556d30ee0_0 .net *"_ivl_92", 0 0, L_0x555557050de0;  1 drivers
v0x555556d313e0_0 .net *"_ivl_94", 0 0, L_0x555557051020;  1 drivers
v0x555556d31650_0 .net *"_ivl_96", 0 0, L_0x5555570510c0;  1 drivers
v0x555556d03b60_0 .net *"_ivl_98", 0 0, L_0x555557051340;  1 drivers
L_0x55555704c540 .part v0x5555566c0f80_0, 15, 1;
L_0x55555704c660 .part v0x5555566c0f80_0, 14, 1;
L_0x55555704c700 .part v0x5555566c0f80_0, 13, 1;
L_0x55555704c7d0 .part v0x5555566c0f80_0, 12, 1;
L_0x55555704c8d0 .part v0x5555566c0f80_0, 11, 1;
L_0x55555704c9a0 .part v0x5555566c0f80_0, 10, 1;
L_0x55555704ca80 .part v0x5555566c0f80_0, 9, 1;
L_0x55555704cc30 .part v0x5555566c0f80_0, 8, 1;
L_0x55555704cd50 .part v0x5555566c0f80_0, 7, 1;
L_0x55555704ce20 .part v0x5555566c0f80_0, 6, 1;
L_0x55555704cf50 .part v0x5555566c0f80_0, 5, 1;
L_0x55555704d020 .part v0x5555566c0f80_0, 4, 1;
L_0x55555704d160 .part v0x5555566c0f80_0, 3, 1;
L_0x55555704d230 .part v0x5555566c0f80_0, 2, 1;
L_0x55555704d380 .part v0x5555566c0f80_0, 1, 1;
L_0x55555704d660 .part v0x5555566c0f80_0, 0, 1;
L_0x55555704d7c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076ab18 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704d920 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f287076ab48 (v0x5555566c8b20_0) S_0x555556f18a30;
L_0x55555704da60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076ae78 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704db60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a968 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704d9c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aae8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704dd70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aab8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704df30 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aa88 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e030 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aa58 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e200 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aa28 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e300 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a9f8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e4e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a9c8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e5e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a998 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e7d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a938 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704e8d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a908 (v0x5555566c1db0_0) S_0x555556f15c10;
LS_0x55555704ead0_0_0 .concat [ 1 1 1 1], L_0x55555704e8d0, L_0x55555704e7d0, L_0x55555704e5e0, L_0x55555704e4e0;
LS_0x55555704ead0_0_4 .concat [ 1 1 1 1], L_0x55555704e300, L_0x55555704e200, L_0x55555704e030, L_0x55555704df30;
LS_0x55555704ead0_0_8 .concat [ 1 1 1 0], L_0x55555704dd70, L_0x55555704d9c0, L_0x55555704db60;
L_0x55555704ead0 .concat [ 4 4 3 0], LS_0x55555704ead0_0_0, LS_0x55555704ead0_0_4, LS_0x55555704ead0_0_8;
L_0x55555704ef80 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b0b8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704f240 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f287076b0e8 (v0x5555566c8b20_0) S_0x555556f18a30;
L_0x55555704f2e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b418 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704f4a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076af08 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704f540 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b088 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704f380 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b058 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704f710 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b028 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704f920 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aff8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704fa20 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076afc8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704fc70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076af98 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704fd70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076af68 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x55555704ffd0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076af38 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570500d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aed8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557050340 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076aea8 (v0x5555566c1db0_0) S_0x555556f15c10;
LS_0x555557050440_0_0 .concat [ 1 1 1 1], L_0x555557050340, L_0x5555570500d0, L_0x55555704ffd0, L_0x55555704fd70;
LS_0x555557050440_0_4 .concat [ 1 1 1 1], L_0x55555704fc70, L_0x55555704fa20, L_0x55555704f920, L_0x55555704f710;
LS_0x555557050440_0_8 .concat [ 1 1 1 0], L_0x55555704f380, L_0x55555704f540, L_0x55555704f4a0;
L_0x555557050440 .concat [ 4 4 3 0], LS_0x555557050440_0_0, LS_0x555557050440_0_4, LS_0x555557050440_0_8;
L_0x555557050a70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a758 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557050b10 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a728 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557050d40 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a6f8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557050de0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a6c8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051020 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a698 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570510c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a668 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051340 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a8d8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051440 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a8a8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051700 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a878 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051800 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a848 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051ad0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a818 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051bd0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a7e8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051eb0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a7b8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557051fb0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a788 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570522a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a638 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570523a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076a608 (v0x5555566c1db0_0) S_0x555556f15c10;
LS_0x5555570526a0_0_0 .concat [ 1 1 1 1], L_0x5555570523a0, L_0x5555570522a0, L_0x555557051fb0, L_0x555557051eb0;
LS_0x5555570526a0_0_4 .concat [ 1 1 1 1], L_0x555557051bd0, L_0x555557051ad0, L_0x555557051800, L_0x555557051700;
LS_0x5555570526a0_0_8 .concat [ 1 1 1 1], L_0x555557051440, L_0x555557051340, L_0x5555570510c0, L_0x555557051020;
LS_0x5555570526a0_0_12 .concat [ 1 1 1 1], L_0x555557050de0, L_0x555557050d40, L_0x555557050b10, L_0x555557050a70;
L_0x5555570526a0 .concat [ 4 4 4 4], LS_0x5555570526a0_0_0, LS_0x5555570526a0_0_4, LS_0x5555570526a0_0_8, LS_0x5555570526a0_0_12;
L_0x555557052c90 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b268 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570524a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b238 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557052540 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b208 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570525e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b1d8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557052f50 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b1a8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557053220 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b178 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570532c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b3e8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x5555570535a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b3b8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557053640 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b388 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557053930 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b358 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557053a00 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b328 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557053d30 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b2f8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557053e00 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b2c8 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557054140 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b298 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557054240 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b148 (v0x5555566c1db0_0) S_0x555556f15c10;
L_0x555557054590 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f287076b118 (v0x5555566c1db0_0) S_0x555556f15c10;
LS_0x555557054690_0_0 .concat [ 1 1 1 1], L_0x555557054590, L_0x555557054240, L_0x555557054140, L_0x555557053e00;
LS_0x555557054690_0_4 .concat [ 1 1 1 1], L_0x555557053d30, L_0x555557053a00, L_0x555557053930, L_0x555557053640;
LS_0x555557054690_0_8 .concat [ 1 1 1 1], L_0x5555570535a0, L_0x5555570532c0, L_0x555557053220, L_0x555557052f50;
LS_0x555557054690_0_12 .concat [ 1 1 1 1], L_0x5555570525e0, L_0x555557052540, L_0x5555570524a0, L_0x555557052c90;
L_0x555557054690 .concat [ 4 4 4 4], LS_0x555557054690_0_0, LS_0x555557054690_0_4, LS_0x555557054690_0_8, LS_0x555557054690_0_12;
S_0x555556f376b0 .scope module, "RAM" "SB_RAM40_4K" 4 3165, 4 1419 0, S_0x555556ed1160;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555567ec410 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec450 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec490 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec4d0 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec510 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec550 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec590 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec5d0 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec610 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec650 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec690 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec6d0 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec710 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec750 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec790 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec7d0 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567ec810 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x5555567ec850 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x5555567ec890 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x5555566bd8f0_0 .net "MASK", 15 0, L_0x5555570526a0;  1 drivers
v0x5555566bdfc0_0 .net "RADDR", 10 0, L_0x55555704ead0;  1 drivers
v0x5555566bd590_0 .net "RCLK", 0 0, L_0x55555704d0f0;  1 drivers
v0x5555566bd450_0 .net "RCLKE", 0 0, L_0x55555704d920;  1 drivers
v0x5555566b9dd0_0 .net "RDATA", 15 0, v0x5555566c0f80_0;  1 drivers
v0x5555566c0f80_0 .var "RDATA_I", 15 0;
v0x5555566ba110_0 .net "RE", 0 0, L_0x55555704da60;  1 drivers
L_0x7f28706ef2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555566baaa0_0 .net "RMASK_I", 15 0, L_0x7f28706ef2e8;  1 drivers
v0x5555566b9c80_0 .net "WADDR", 10 0, L_0x555557050440;  1 drivers
v0x5555566ba270_0 .net "WCLK", 0 0, L_0x55555704f130;  1 drivers
v0x5555566ba940_0 .net "WCLKE", 0 0, L_0x55555704f240;  1 drivers
v0x5555566b9f10_0 .net "WDATA", 15 0, L_0x555557054690;  1 drivers
v0x5555566c10c0_0 .net "WDATA_I", 15 0, L_0x55555704c400;  1 drivers
v0x5555566c89e0_0 .net "WE", 0 0, L_0x55555704f2e0;  1 drivers
v0x5555566c12c0_0 .net "WMASK_I", 15 0, L_0x55555703c380;  1 drivers
v0x5555566c1c50_0 .var/i "i", 31 0;
v0x5555566c0e30 .array "memory", 255 0, 15 0;
E_0x555556b31840 .event posedge, v0x5555566bd590_0;
E_0x555556b31f70 .event posedge, v0x5555566ba270_0;
S_0x555556f21490 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556f376b0;
 .timescale -12 -12;
L_0x55555703c380 .functor BUFZ 16, L_0x5555570526a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556ef2170 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556f376b0;
 .timescale -12 -12;
S_0x555556f0ffd0 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556f376b0;
 .timescale -12 -12;
L_0x55555704c400 .functor BUFZ 16, L_0x555557054690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556f12df0 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556f376b0;
 .timescale -12 -12;
S_0x555556f15c10 .scope function.vec4.s1, "pd" "pd" 4 3132, 4 3132 0, S_0x555556ed1160;
 .timescale -12 -12;
; Variable pd is vec4 return value of scope S_0x555556f15c10
v0x5555566c1db0_0 .var "x", 0 0;
TD_ICESTORM_RAM.pd ;
    %load/vec4 v0x5555566c1db0_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5555566c1db0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 1;  Assign to pd (store_vec4_to_lval)
    %end;
S_0x555556f18a30 .scope function.vec4.s1, "pu" "pu" 4 3139, 4 3139 0, S_0x555556ed1160;
 .timescale -12 -12;
; Variable pu is vec4 return value of scope S_0x555556f18a30
v0x5555566c8b20_0 .var "x", 0 0;
TD_ICESTORM_RAM.pu ;
    %load/vec4 v0x5555566c8b20_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x5555566c8b20_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ret/vec4 0, 0, 1;  Assign to pu (store_vec4_to_lval)
    %end;
S_0x555556ed67f0 .scope module, "ROM_double_sinus" "ROM_double_sinus" 5 91;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f287076cd68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555556d06980_0 .net "addr", 3 0, o0x7f287076cd68;  0 drivers
v0x555556d097a0 .array "data", 0 15, 15 0;
v0x555556d0c5c0_0 .var "out", 15 0;
v0x555556d097a0_0 .array/port v0x555556d097a0, 0;
v0x555556d097a0_1 .array/port v0x555556d097a0, 1;
v0x555556d097a0_2 .array/port v0x555556d097a0, 2;
E_0x55555663d670/0 .event anyedge, v0x555556d06980_0, v0x555556d097a0_0, v0x555556d097a0_1, v0x555556d097a0_2;
v0x555556d097a0_3 .array/port v0x555556d097a0, 3;
v0x555556d097a0_4 .array/port v0x555556d097a0, 4;
v0x555556d097a0_5 .array/port v0x555556d097a0, 5;
v0x555556d097a0_6 .array/port v0x555556d097a0, 6;
E_0x55555663d670/1 .event anyedge, v0x555556d097a0_3, v0x555556d097a0_4, v0x555556d097a0_5, v0x555556d097a0_6;
v0x555556d097a0_7 .array/port v0x555556d097a0, 7;
v0x555556d097a0_8 .array/port v0x555556d097a0, 8;
v0x555556d097a0_9 .array/port v0x555556d097a0, 9;
v0x555556d097a0_10 .array/port v0x555556d097a0, 10;
E_0x55555663d670/2 .event anyedge, v0x555556d097a0_7, v0x555556d097a0_8, v0x555556d097a0_9, v0x555556d097a0_10;
v0x555556d097a0_11 .array/port v0x555556d097a0, 11;
v0x555556d097a0_12 .array/port v0x555556d097a0, 12;
v0x555556d097a0_13 .array/port v0x555556d097a0, 13;
v0x555556d097a0_14 .array/port v0x555556d097a0, 14;
E_0x55555663d670/3 .event anyedge, v0x555556d097a0_11, v0x555556d097a0_12, v0x555556d097a0_13, v0x555556d097a0_14;
v0x555556d097a0_15 .array/port v0x555556d097a0, 15;
E_0x55555663d670/4 .event anyedge, v0x555556d097a0_15;
E_0x55555663d670 .event/or E_0x55555663d670/0, E_0x55555663d670/1, E_0x55555663d670/2, E_0x55555663d670/3, E_0x55555663d670/4;
S_0x555556a936b0 .scope module, "ROM_sinus" "ROM_sinus" 5 70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f287076d128 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555556d0f3e0_0 .net "addr", 3 0, o0x7f287076d128;  0 drivers
v0x555556d12200 .array "data", 0 15, 15 0;
v0x555556d15020_0 .var "out", 15 0;
v0x555556d12200_0 .array/port v0x555556d12200, 0;
v0x555556d12200_1 .array/port v0x555556d12200, 1;
v0x555556d12200_2 .array/port v0x555556d12200, 2;
E_0x5555567881c0/0 .event anyedge, v0x555556d0f3e0_0, v0x555556d12200_0, v0x555556d12200_1, v0x555556d12200_2;
v0x555556d12200_3 .array/port v0x555556d12200, 3;
v0x555556d12200_4 .array/port v0x555556d12200, 4;
v0x555556d12200_5 .array/port v0x555556d12200, 5;
v0x555556d12200_6 .array/port v0x555556d12200, 6;
E_0x5555567881c0/1 .event anyedge, v0x555556d12200_3, v0x555556d12200_4, v0x555556d12200_5, v0x555556d12200_6;
v0x555556d12200_7 .array/port v0x555556d12200, 7;
v0x555556d12200_8 .array/port v0x555556d12200, 8;
v0x555556d12200_9 .array/port v0x555556d12200, 9;
v0x555556d12200_10 .array/port v0x555556d12200, 10;
E_0x5555567881c0/2 .event anyedge, v0x555556d12200_7, v0x555556d12200_8, v0x555556d12200_9, v0x555556d12200_10;
v0x555556d12200_11 .array/port v0x555556d12200, 11;
v0x555556d12200_12 .array/port v0x555556d12200, 12;
v0x555556d12200_13 .array/port v0x555556d12200, 13;
v0x555556d12200_14 .array/port v0x555556d12200, 14;
E_0x5555567881c0/3 .event anyedge, v0x555556d12200_11, v0x555556d12200_12, v0x555556d12200_13, v0x555556d12200_14;
v0x555556d12200_15 .array/port v0x555556d12200, 15;
E_0x5555567881c0/4 .event anyedge, v0x555556d12200_15;
E_0x5555567881c0 .event/or E_0x5555567881c0/0, E_0x5555567881c0/1, E_0x5555567881c0/2, E_0x5555567881c0/3, E_0x5555567881c0/4;
S_0x555556a93af0 .scope module, "SB_CARRY" "SB_CARRY" 4 228;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "CI";
o0x7f287076d548 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f287076d578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557054f10 .functor AND 1, o0x7f287076d548, o0x7f287076d578, C4<1>, C4<1>;
L_0x555557054f80 .functor OR 1, o0x7f287076d548, o0x7f287076d578, C4<0>, C4<0>;
o0x7f287076d4e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557055090 .functor AND 1, L_0x555557054f80, o0x7f287076d4e8, C4<1>, C4<1>;
L_0x555557055150 .functor OR 1, L_0x555557054f10, L_0x555557055090, C4<0>, C4<0>;
v0x555556d17e40_0 .net "CI", 0 0, o0x7f287076d4e8;  0 drivers
v0x555556d18340_0 .net "CO", 0 0, L_0x555557055150;  1 drivers
v0x555556d185b0_0 .net "I0", 0 0, o0x7f287076d548;  0 drivers
v0x555556d323e0_0 .net "I1", 0 0, o0x7f287076d578;  0 drivers
v0x555556d35ca0_0 .net *"_ivl_1", 0 0, L_0x555557054f10;  1 drivers
v0x555556d38ac0_0 .net *"_ivl_3", 0 0, L_0x555557054f80;  1 drivers
v0x555556d3b8e0_0 .net *"_ivl_5", 0 0, L_0x555557055090;  1 drivers
S_0x555556a94110 .scope module, "SB_DFF" "SB_DFF" 4 265;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f287076d6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d3e700_0 .net "C", 0 0, o0x7f287076d6f8;  0 drivers
o0x7f287076d728 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d41520_0 .net "D", 0 0, o0x7f287076d728;  0 drivers
v0x555556d44340_0 .var "Q", 0 0;
E_0x555556b32260 .event posedge, v0x555556d3e700_0;
S_0x555556a912a0 .scope module, "SB_DFFE" "SB_DFFE" 4 301;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f287076d818 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d47160_0 .net "C", 0 0, o0x7f287076d818;  0 drivers
o0x7f287076d848 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d49f80_0 .net "D", 0 0, o0x7f287076d848;  0 drivers
o0x7f287076d878 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d4a480_0 .net "E", 0 0, o0x7f287076d878;  0 drivers
v0x555556d4a6f0_0 .var "Q", 0 0;
E_0x555556b32e60 .event posedge, v0x555556d47160_0;
S_0x555556e561d0 .scope module, "SB_DFFER" "SB_DFFER" 4 634;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f287076d998 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d4b420_0 .net "C", 0 0, o0x7f287076d998;  0 drivers
o0x7f287076d9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d4ece0_0 .net "D", 0 0, o0x7f287076d9c8;  0 drivers
o0x7f287076d9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d51b00_0 .net "E", 0 0, o0x7f287076d9f8;  0 drivers
v0x555556d54920_0 .var "Q", 0 0;
o0x7f287076da58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d57740_0 .net "R", 0 0, o0x7f287076da58;  0 drivers
E_0x555556b337d0 .event posedge, v0x555556d57740_0, v0x555556d4b420_0;
S_0x555556ece340 .scope module, "SB_DFFES" "SB_DFFES" 4 765;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f287076db78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d5a560_0 .net "C", 0 0, o0x7f287076db78;  0 drivers
o0x7f287076dba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d5d380_0 .net "D", 0 0, o0x7f287076dba8;  0 drivers
o0x7f287076dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d601a0_0 .net "E", 0 0, o0x7f287076dbd8;  0 drivers
v0x555556d62fc0_0 .var "Q", 0 0;
o0x7f287076dc38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d634c0_0 .net "S", 0 0, o0x7f287076dc38;  0 drivers
E_0x555556d3b6b0 .event posedge, v0x555556d634c0_0, v0x555556d5a560_0;
S_0x555556eba060 .scope module, "SB_DFFESR" "SB_DFFESR" 4 578;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f287076dd58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d63730_0 .net "C", 0 0, o0x7f287076dd58;  0 drivers
o0x7f287076dd88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c7f020_0 .net "D", 0 0, o0x7f287076dd88;  0 drivers
o0x7f287076ddb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c81e40_0 .net "E", 0 0, o0x7f287076ddb8;  0 drivers
v0x555556c84c60_0 .var "Q", 0 0;
o0x7f287076de18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c87a80_0 .net "R", 0 0, o0x7f287076de18;  0 drivers
E_0x555556d14dd0 .event posedge, v0x555556d63730_0;
S_0x555556ebce80 .scope module, "SB_DFFESS" "SB_DFFESS" 4 709;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f287076df38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c8a8a0_0 .net "C", 0 0, o0x7f287076df38;  0 drivers
o0x7f287076df68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c8d6c0_0 .net "D", 0 0, o0x7f287076df68;  0 drivers
o0x7f287076df98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c904e0_0 .net "E", 0 0, o0x7f287076df98;  0 drivers
v0x555556c93300_0 .var "Q", 0 0;
o0x7f287076dff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c7c350_0 .net "S", 0 0, o0x7f287076dff8;  0 drivers
E_0x555556d0f190 .event posedge, v0x555556c8a8a0_0;
S_0x555556ebfca0 .scope module, "SB_DFFN" "SB_DFFN" 4 842;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f287076e118 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c93800_0 .net "C", 0 0, o0x7f287076e118;  0 drivers
o0x7f287076e148 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c93a70_0 .net "D", 0 0, o0x7f287076e148;  0 drivers
v0x555556caca10_0 .var "Q", 0 0;
E_0x555556d09570 .event negedge, v0x555556c93800_0;
S_0x555556ec2ac0 .scope module, "SB_DFFNE" "SB_DFFNE" 4 878;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f287076e238 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cb01c0_0 .net "C", 0 0, o0x7f287076e238;  0 drivers
o0x7f287076e268 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cb2fe0_0 .net "D", 0 0, o0x7f287076e268;  0 drivers
o0x7f287076e298 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cb5e00_0 .net "E", 0 0, o0x7f287076e298;  0 drivers
v0x555556cb8c20_0 .var "Q", 0 0;
E_0x555556d03910 .event negedge, v0x555556cb01c0_0;
S_0x555556ec58e0 .scope module, "SB_DFFNER" "SB_DFFNER" 4 1211;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f287076e3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cbba40_0 .net "C", 0 0, o0x7f287076e3b8;  0 drivers
o0x7f287076e3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cbe860_0 .net "D", 0 0, o0x7f287076e3e8;  0 drivers
o0x7f287076e418 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cc1680_0 .net "E", 0 0, o0x7f287076e418;  0 drivers
v0x555556cc44a0_0 .var "Q", 0 0;
o0x7f287076e478 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cc49a0_0 .net "R", 0 0, o0x7f287076e478;  0 drivers
E_0x555556d31200/0 .event negedge, v0x555556cbba40_0;
E_0x555556d31200/1 .event posedge, v0x555556cc49a0_0;
E_0x555556d31200 .event/or E_0x555556d31200/0, E_0x555556d31200/1;
S_0x555556ec8700 .scope module, "SB_DFFNES" "SB_DFFNES" 4 1342;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f287076e598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cc4c10_0 .net "C", 0 0, o0x7f287076e598;  0 drivers
o0x7f287076e5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c97960_0 .net "D", 0 0, o0x7f287076e5c8;  0 drivers
o0x7f287076e5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c9a780_0 .net "E", 0 0, o0x7f287076e5f8;  0 drivers
v0x555556c9d5a0_0 .var "Q", 0 0;
o0x7f287076e658 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca03c0_0 .net "S", 0 0, o0x7f287076e658;  0 drivers
E_0x555556d2b050/0 .event negedge, v0x555556cc4c10_0;
E_0x555556d2b050/1 .event posedge, v0x555556ca03c0_0;
E_0x555556d2b050 .event/or E_0x555556d2b050/0, E_0x555556d2b050/1;
S_0x555556ecb520 .scope module, "SB_DFFNESR" "SB_DFFNESR" 4 1155;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f287076e778 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca31e0_0 .net "C", 0 0, o0x7f287076e778;  0 drivers
o0x7f287076e7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca6000_0 .net "D", 0 0, o0x7f287076e7a8;  0 drivers
o0x7f287076e7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca8e20_0 .net "E", 0 0, o0x7f287076e7d8;  0 drivers
v0x555556cabc40_0 .var "Q", 0 0;
o0x7f287076e838 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cac140_0 .net "R", 0 0, o0x7f287076e838;  0 drivers
E_0x555556d25430 .event negedge, v0x555556ca31e0_0;
S_0x555556eb7240 .scope module, "SB_DFFNESS" "SB_DFFNESS" 4 1286;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f287076e958 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cac3b0_0 .net "C", 0 0, o0x7f287076e958;  0 drivers
o0x7f287076e988 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ccba50_0 .net "D", 0 0, o0x7f287076e988;  0 drivers
o0x7f287076e9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cce870_0 .net "E", 0 0, o0x7f287076e9b8;  0 drivers
v0x555556cd1690_0 .var "Q", 0 0;
o0x7f287076ea18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cd44b0_0 .net "S", 0 0, o0x7f287076ea18;  0 drivers
E_0x555556c02110 .event negedge, v0x555556cac3b0_0;
S_0x555556e85f70 .scope module, "SB_DFFNR" "SB_DFFNR" 4 969;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f287076eb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cd72d0_0 .net "C", 0 0, o0x7f287076eb38;  0 drivers
o0x7f287076eb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cda0f0_0 .net "D", 0 0, o0x7f287076eb68;  0 drivers
v0x555556cdcf10_0 .var "Q", 0 0;
o0x7f287076ebc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cdfd30_0 .net "R", 0 0, o0x7f287076ebc8;  0 drivers
E_0x555556bfc4d0/0 .event negedge, v0x555556cd72d0_0;
E_0x555556bfc4d0/1 .event posedge, v0x555556cdfd30_0;
E_0x555556bfc4d0 .event/or E_0x555556bfc4d0/0, E_0x555556bfc4d0/1;
S_0x555556ea5d80 .scope module, "SB_DFFNS" "SB_DFFNS" 4 1086;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f287076ecb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ce2b50_0 .net "C", 0 0, o0x7f287076ecb8;  0 drivers
o0x7f287076ece8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ce5970_0 .net "D", 0 0, o0x7f287076ece8;  0 drivers
v0x555556ce8790_0 .var "Q", 0 0;
o0x7f287076ed48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ceb5b0_0 .net "S", 0 0, o0x7f287076ed48;  0 drivers
E_0x555556bf6890/0 .event negedge, v0x555556ce2b50_0;
E_0x555556bf6890/1 .event posedge, v0x555556ceb5b0_0;
E_0x555556bf6890 .event/or E_0x555556bf6890/0, E_0x555556bf6890/1;
S_0x555556ea8ba0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 4 921;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f287076ee38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cee3d0_0 .net "C", 0 0, o0x7f287076ee38;  0 drivers
o0x7f287076ee68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cf11f0_0 .net "D", 0 0, o0x7f287076ee68;  0 drivers
v0x555556cf4010_0 .var "Q", 0 0;
o0x7f287076eec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cf7490_0 .net "R", 0 0, o0x7f287076eec8;  0 drivers
E_0x555556bf3a90 .event negedge, v0x555556cee3d0_0;
S_0x555556eab9c0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 4 1038;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f287076efb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cac560_0 .net "C", 0 0, o0x7f287076efb8;  0 drivers
o0x7f287076efe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cc4dc0_0 .net "D", 0 0, o0x7f287076efe8;  0 drivers
v0x555556d66850_0 .var "Q", 0 0;
o0x7f287076f048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d66b90_0 .net "S", 0 0, o0x7f287076f048;  0 drivers
E_0x555556beb010 .event negedge, v0x555556cac560_0;
S_0x555556eae7e0 .scope module, "SB_DFFR" "SB_DFFR" 4 392;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f287076f138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d67850_0 .net "C", 0 0, o0x7f287076f138;  0 drivers
o0x7f287076f168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d67ab0_0 .net "D", 0 0, o0x7f287076f168;  0 drivers
v0x555556e06820_0 .var "Q", 0 0;
o0x7f287076f1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e0a0e0_0 .net "R", 0 0, o0x7f287076f1c8;  0 drivers
E_0x555556be53d0 .event posedge, v0x555556e0a0e0_0, v0x555556d67850_0;
S_0x555556eb1600 .scope module, "SB_DFFS" "SB_DFFS" 4 509;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f287076f2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e0cf00_0 .net "C", 0 0, o0x7f287076f2b8;  0 drivers
o0x7f287076f2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e0fd20_0 .net "D", 0 0, o0x7f287076f2e8;  0 drivers
v0x555556e12b40_0 .var "Q", 0 0;
o0x7f287076f348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e15960_0 .net "S", 0 0, o0x7f287076f348;  0 drivers
E_0x555556be25d0 .event posedge, v0x555556e15960_0, v0x555556e0cf00_0;
S_0x555556eb4420 .scope module, "SB_DFFSR" "SB_DFFSR" 4 344;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f287076f438 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e18780_0 .net "C", 0 0, o0x7f287076f438;  0 drivers
o0x7f287076f468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e1b5a0_0 .net "D", 0 0, o0x7f287076f468;  0 drivers
v0x555556e1e3c0_0 .var "Q", 0 0;
o0x7f287076f4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e1e8c0_0 .net "R", 0 0, o0x7f287076f4c8;  0 drivers
E_0x555556bd9b50 .event posedge, v0x555556e18780_0;
S_0x555556e83150 .scope module, "SB_DFFSS" "SB_DFFSS" 4 461;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f287076f5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e1eb30_0 .net "C", 0 0, o0x7f287076f5b8;  0 drivers
o0x7f287076f5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556df1040_0 .net "D", 0 0, o0x7f287076f5e8;  0 drivers
v0x555556df3e60_0 .var "Q", 0 0;
o0x7f287076f648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556df6c80_0 .net "S", 0 0, o0x7f287076f648;  0 drivers
E_0x555556bb6f20 .event posedge, v0x555556e1eb30_0;
S_0x555556e9e7d0 .scope module, "SB_FILTER_50NS" "SB_FILTER_50NS" 4 2788;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "FILTERIN";
    .port_info 1 /OUTPUT 1 "FILTEROUT";
o0x7f287076f738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556df9aa0_0 .net "FILTERIN", 0 0, o0x7f287076f738;  0 drivers
o0x7f287076f768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dfc8c0_0 .net "FILTEROUT", 0 0, o0x7f287076f768;  0 drivers
S_0x555556e71c90 .scope module, "SB_GB" "SB_GB" 4 162;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
o0x7f287076f828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555557055260 .functor BUFZ 1, o0x7f287076f828, C4<0>, C4<0>, C4<0>;
v0x555556dff6e0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x555557055260;  1 drivers
v0x555556e02500_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f287076f828;  0 drivers
S_0x555556e74ab0 .scope module, "SB_GB_IO" "SB_GB_IO" 4 123;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 3 /INPUT 1 "CLOCK_ENABLE";
    .port_info 4 /INPUT 1 "INPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_CLK";
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 7 /INPUT 1 "D_OUT_0";
    .port_info 8 /INPUT 1 "D_OUT_1";
    .port_info 9 /OUTPUT 1 "D_IN_0";
    .port_info 10 /OUTPUT 1 "D_IN_1";
P_0x555556f53290 .param/str "IO_STANDARD" 0 4 139, "SB_LVCMOS";
P_0x555556f532d0 .param/l "NEG_TRIGGER" 0 4 138, C4<0>;
P_0x555556f53310 .param/l "PIN_TYPE" 0 4 136, C4<000000>;
P_0x555556f53350 .param/l "PULLUP" 0 4 137, C4<0>;
o0x7f287076fa68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555570552d0 .functor BUFZ 1, o0x7f287076fa68, C4<0>, C4<0>, C4<0>;
o0x7f287076f8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d75080_0 .net "CLOCK_ENABLE", 0 0, o0x7f287076f8b8;  0 drivers
v0x555556d77ea0_0 .net "D_IN_0", 0 0, L_0x555557055540;  1 drivers
v0x555556d7acc0_0 .net "D_IN_1", 0 0, L_0x555557055600;  1 drivers
o0x7f287076f948 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d7dae0_0 .net "D_OUT_0", 0 0, o0x7f287076f948;  0 drivers
o0x7f287076f978 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d80900_0 .net "D_OUT_1", 0 0, o0x7f287076f978;  0 drivers
v0x555556d69910_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x5555570552d0;  1 drivers
o0x7f287076f9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d80e00_0 .net "INPUT_CLK", 0 0, o0x7f287076f9a8;  0 drivers
o0x7f287076f9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d81070_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f287076f9d8;  0 drivers
o0x7f287076fa08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d99ef0_0 .net "OUTPUT_CLK", 0 0, o0x7f287076fa08;  0 drivers
o0x7f287076fa38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d9d6a0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f287076fa38;  0 drivers
v0x555556da04c0_0 .net "PACKAGE_PIN", 0 0, o0x7f287076fa68;  0 drivers
S_0x555556f1b850 .scope module, "IO" "SB_IO" 4 148, 4 17 0, S_0x555556e74ab0;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
P_0x555556e05320 .param/str "IO_STANDARD" 0 4 32, "SB_LVCMOS";
P_0x555556e05360 .param/l "NEG_TRIGGER" 0 4 31, C4<0>;
P_0x555556e053a0 .param/l "PIN_TYPE" 0 4 29, C4<000000>;
P_0x555556e053e0 .param/l "PULLUP" 0 4 30, C4<0>;
L_0x555557055480 .functor OR 1, o0x7f287076f8b8, L_0x555557055390, C4<0>, C4<0>;
L_0x555557055540 .functor BUFZ 1, v0x555556e41e00_0, C4<0>, C4<0>, C4<0>;
L_0x555557055600 .functor BUFZ 1, v0x555556e44c20_0, C4<0>, C4<0>, C4<0>;
v0x555556e05a90_0 .net "CLOCK_ENABLE", 0 0, o0x7f287076f8b8;  alias, 0 drivers
v0x555556e1f8c0_0 .net "D_IN_0", 0 0, L_0x555557055540;  alias, 1 drivers
v0x555556e23180_0 .net "D_IN_1", 0 0, L_0x555557055600;  alias, 1 drivers
v0x555556e25fa0_0 .net "D_OUT_0", 0 0, o0x7f287076f948;  alias, 0 drivers
v0x555556e28dc0_0 .net "D_OUT_1", 0 0, o0x7f287076f978;  alias, 0 drivers
v0x555556e2bbe0_0 .net "INPUT_CLK", 0 0, o0x7f287076f9a8;  alias, 0 drivers
v0x555556e2ea00_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f287076f9d8;  alias, 0 drivers
v0x555556e31820_0 .net "OUTPUT_CLK", 0 0, o0x7f287076fa08;  alias, 0 drivers
v0x555556e34640_0 .net "OUTPUT_ENABLE", 0 0, o0x7f287076fa38;  alias, 0 drivers
v0x555556e37460_0 .net "PACKAGE_PIN", 0 0, o0x7f287076fa68;  alias, 0 drivers
o0x7f287076fa98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556e37960_0 name=_ivl_0
v0x555556e37bd0_0 .net *"_ivl_2", 0 0, L_0x555557055390;  1 drivers
v0x555556e38900_0 .net "clken_pulled", 0 0, L_0x555557055480;  1 drivers
v0x555556e3c1c0_0 .var "clken_pulled_ri", 0 0;
v0x555556e3efe0_0 .var "clken_pulled_ro", 0 0;
v0x555556e41e00_0 .var "din_0", 0 0;
v0x555556e44c20_0 .var "din_1", 0 0;
v0x555556e4a860_0 .var "din_q_0", 0 0;
v0x555556e4d680_0 .var "din_q_1", 0 0;
v0x555556e504a0_0 .var "dout", 0 0;
v0x555556e509a0_0 .var "dout_q_0", 0 0;
v0x555556e50c10_0 .var "dout_q_1", 0 0;
v0x555556d6c620_0 .var "outclk_delayed_1", 0 0;
v0x555556d6f440_0 .var "outclk_delayed_2", 0 0;
v0x555556d72260_0 .var "outena_q", 0 0;
E_0x555556bd2b30 .event anyedge, v0x555556d6f440_0, v0x555556e509a0_0, v0x555556e50c10_0;
E_0x555556bcf780 .event anyedge, v0x555556d6c620_0;
E_0x555556bcc960 .event anyedge, v0x555556e31820_0;
E_0x555556bc9b40 .event anyedge, v0x555556e2ea00_0, v0x555556e4a860_0, v0x555556e4d680_0;
L_0x555557055390 .cmp/eeq 1, o0x7f287076f8b8, o0x7f287076fa98;
S_0x555556f1e670 .scope generate, "genblk1" "genblk1" 4 45, 4 45 0, S_0x555556f1b850;
 .timescale -12 -12;
E_0x555556bc10e0 .event posedge, v0x555556e31820_0;
E_0x555556bbe2c0 .event negedge, v0x555556e31820_0;
E_0x555556ba1b20 .event negedge, v0x555556e2bbe0_0;
E_0x555556b9e790 .event posedge, v0x555556e2bbe0_0;
S_0x555556e778d0 .scope module, "SB_HFOSC" "SB_HFOSC" 4 2596;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "TRIM0";
    .port_info 1 /INPUT 1 "TRIM1";
    .port_info 2 /INPUT 1 "TRIM2";
    .port_info 3 /INPUT 1 "TRIM3";
    .port_info 4 /INPUT 1 "TRIM4";
    .port_info 5 /INPUT 1 "TRIM5";
    .port_info 6 /INPUT 1 "TRIM6";
    .port_info 7 /INPUT 1 "TRIM7";
    .port_info 8 /INPUT 1 "TRIM8";
    .port_info 9 /INPUT 1 "TRIM9";
    .port_info 10 /INPUT 1 "CLKHFPU";
    .port_info 11 /INPUT 1 "CLKHFEN";
    .port_info 12 /OUTPUT 1 "CLKHF";
P_0x555556b3bf40 .param/str "CLKHF_DIV" 0 4 2612, "0b00";
P_0x555556b3bf80 .param/str "TRIM_EN" 0 4 2611, "0b0";
o0x7f2870770188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556da32e0_0 .net "CLKHF", 0 0, o0x7f2870770188;  0 drivers
o0x7f28707701b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556da6100_0 .net "CLKHFEN", 0 0, o0x7f28707701b8;  0 drivers
o0x7f28707701e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556da8f20_0 .net "CLKHFPU", 0 0, o0x7f28707701e8;  0 drivers
o0x7f2870770218 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dabd40_0 .net "TRIM0", 0 0, o0x7f2870770218;  0 drivers
o0x7f2870770248 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556daeb60_0 .net "TRIM1", 0 0, o0x7f2870770248;  0 drivers
o0x7f2870770278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db1980_0 .net "TRIM2", 0 0, o0x7f2870770278;  0 drivers
o0x7f28707702a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db1e80_0 .net "TRIM3", 0 0, o0x7f28707702a8;  0 drivers
o0x7f28707702d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db20f0_0 .net "TRIM4", 0 0, o0x7f28707702d8;  0 drivers
o0x7f2870770308 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d84e40_0 .net "TRIM5", 0 0, o0x7f2870770308;  0 drivers
o0x7f2870770338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d87c60_0 .net "TRIM6", 0 0, o0x7f2870770338;  0 drivers
o0x7f2870770368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d8aa80_0 .net "TRIM7", 0 0, o0x7f2870770368;  0 drivers
o0x7f2870770398 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d8d8a0_0 .net "TRIM8", 0 0, o0x7f2870770398;  0 drivers
o0x7f28707703c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d906c0_0 .net "TRIM9", 0 0, o0x7f28707703c8;  0 drivers
S_0x555556e7a6f0 .scope module, "SB_I2C" "SB_I2C" 4 2665;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "SCLI";
    .port_info 20 /INPUT 1 "SDAI";
    .port_info 21 /OUTPUT 1 "SBDATO7";
    .port_info 22 /OUTPUT 1 "SBDATO6";
    .port_info 23 /OUTPUT 1 "SBDATO5";
    .port_info 24 /OUTPUT 1 "SBDATO4";
    .port_info 25 /OUTPUT 1 "SBDATO3";
    .port_info 26 /OUTPUT 1 "SBDATO2";
    .port_info 27 /OUTPUT 1 "SBDATO1";
    .port_info 28 /OUTPUT 1 "SBDATO0";
    .port_info 29 /OUTPUT 1 "SBACKO";
    .port_info 30 /OUTPUT 1 "I2CIRQ";
    .port_info 31 /OUTPUT 1 "I2CWKUP";
    .port_info 32 /OUTPUT 1 "SCLO";
    .port_info 33 /OUTPUT 1 "SCLOE";
    .port_info 34 /OUTPUT 1 "SDAO";
    .port_info 35 /OUTPUT 1 "SDAOE";
P_0x555556f73420 .param/str "BUS_ADDR74" 0 4 2704, "0b0001";
P_0x555556f73460 .param/str "I2C_SLAVE_INIT_ADDR" 0 4 2703, "0b1111100001";
o0x7f2870770668 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d934e0_0 .net "I2CIRQ", 0 0, o0x7f2870770668;  0 drivers
o0x7f2870770698 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d96300_0 .net "I2CWKUP", 0 0, o0x7f2870770698;  0 drivers
o0x7f28707706c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d99120_0 .net "SBACKO", 0 0, o0x7f28707706c8;  0 drivers
o0x7f28707706f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d99620_0 .net "SBADRI0", 0 0, o0x7f28707706f8;  0 drivers
o0x7f2870770728 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d99890_0 .net "SBADRI1", 0 0, o0x7f2870770728;  0 drivers
o0x7f2870770758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db8f30_0 .net "SBADRI2", 0 0, o0x7f2870770758;  0 drivers
o0x7f2870770788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dbbd50_0 .net "SBADRI3", 0 0, o0x7f2870770788;  0 drivers
o0x7f28707707b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dbeb70_0 .net "SBADRI4", 0 0, o0x7f28707707b8;  0 drivers
o0x7f28707707e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dc1990_0 .net "SBADRI5", 0 0, o0x7f28707707e8;  0 drivers
o0x7f2870770818 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dc47b0_0 .net "SBADRI6", 0 0, o0x7f2870770818;  0 drivers
o0x7f2870770848 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dc75d0_0 .net "SBADRI7", 0 0, o0x7f2870770848;  0 drivers
o0x7f2870770878 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dca3f0_0 .net "SBCLKI", 0 0, o0x7f2870770878;  0 drivers
o0x7f28707708a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dcd210_0 .net "SBDATI0", 0 0, o0x7f28707708a8;  0 drivers
o0x7f28707708d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dd0030_0 .net "SBDATI1", 0 0, o0x7f28707708d8;  0 drivers
o0x7f2870770908 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dd2e50_0 .net "SBDATI2", 0 0, o0x7f2870770908;  0 drivers
o0x7f2870770938 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dd5c70_0 .net "SBDATI3", 0 0, o0x7f2870770938;  0 drivers
o0x7f2870770968 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dd8a90_0 .net "SBDATI4", 0 0, o0x7f2870770968;  0 drivers
o0x7f2870770998 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556dde6d0_0 .net "SBDATI5", 0 0, o0x7f2870770998;  0 drivers
o0x7f28707709c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556de14f0_0 .net "SBDATI6", 0 0, o0x7f28707709c8;  0 drivers
o0x7f28707709f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556de4970_0 .net "SBDATI7", 0 0, o0x7f28707709f8;  0 drivers
o0x7f2870770a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d99a40_0 .net "SBDATO0", 0 0, o0x7f2870770a28;  0 drivers
o0x7f2870770a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db22a0_0 .net "SBDATO1", 0 0, o0x7f2870770a58;  0 drivers
o0x7f2870770a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e54bb0_0 .net "SBDATO2", 0 0, o0x7f2870770a88;  0 drivers
o0x7f2870770ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e54e20_0 .net "SBDATO3", 0 0, o0x7f2870770ab8;  0 drivers
o0x7f2870770ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef3dd0_0 .net "SBDATO4", 0 0, o0x7f2870770ae8;  0 drivers
o0x7f2870770b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef7690_0 .net "SBDATO5", 0 0, o0x7f2870770b18;  0 drivers
o0x7f2870770b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556efa4b0_0 .net "SBDATO6", 0 0, o0x7f2870770b48;  0 drivers
o0x7f2870770b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556efd2d0_0 .net "SBDATO7", 0 0, o0x7f2870770b78;  0 drivers
o0x7f2870770ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f000f0_0 .net "SBRWI", 0 0, o0x7f2870770ba8;  0 drivers
o0x7f2870770bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f02f10_0 .net "SBSTBI", 0 0, o0x7f2870770bd8;  0 drivers
o0x7f2870770c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f05d30_0 .net "SCLI", 0 0, o0x7f2870770c08;  0 drivers
o0x7f2870770c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f08b50_0 .net "SCLO", 0 0, o0x7f2870770c38;  0 drivers
o0x7f2870770c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0b970_0 .net "SCLOE", 0 0, o0x7f2870770c68;  0 drivers
o0x7f2870770c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0be70_0 .net "SDAI", 0 0, o0x7f2870770c98;  0 drivers
o0x7f2870770cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0c0e0_0 .net "SDAO", 0 0, o0x7f2870770cc8;  0 drivers
o0x7f2870770cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ede5f0_0 .net "SDAOE", 0 0, o0x7f2870770cf8;  0 drivers
S_0x555556e7d510 .scope module, "SB_IO_I3C" "SB_IO_I3C" 4 2794;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
    .port_info 10 /INPUT 1 "PU_ENB";
    .port_info 11 /INPUT 1 "WEAK_PU_ENB";
P_0x555556f74740 .param/str "IO_STANDARD" 0 4 2812, "SB_LVCMOS";
P_0x555556f74780 .param/l "NEG_TRIGGER" 0 4 2811, C4<0>;
P_0x555556f747c0 .param/l "PIN_TYPE" 0 4 2808, C4<000000>;
P_0x555556f74800 .param/l "PULLUP" 0 4 2809, C4<0>;
P_0x555556f74840 .param/l "WEAK_PULLUP" 0 4 2810, C4<0>;
L_0x5555570556c0 .functor BUFZ 1, v0x555556f16370_0, C4<0>, C4<0>, C4<0>;
L_0x555557055730 .functor BUFZ 1, v0x555556f19190_0, C4<0>, C4<0>, C4<0>;
o0x7f28707713e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee1410_0 .net "CLOCK_ENABLE", 0 0, o0x7f28707713e8;  0 drivers
v0x555556ee4230_0 .net "D_IN_0", 0 0, L_0x5555570556c0;  1 drivers
v0x555556ee7050_0 .net "D_IN_1", 0 0, L_0x555557055730;  1 drivers
o0x7f2870771478 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee9e70_0 .net "D_OUT_0", 0 0, o0x7f2870771478;  0 drivers
o0x7f28707714a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eecc90_0 .net "D_OUT_1", 0 0, o0x7f28707714a8;  0 drivers
o0x7f28707714d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eefab0_0 .net "INPUT_CLK", 0 0, o0x7f28707714d8;  0 drivers
o0x7f2870771508 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef28d0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f2870771508;  0 drivers
o0x7f2870771538 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef2dd0_0 .net "OUTPUT_CLK", 0 0, o0x7f2870771538;  0 drivers
o0x7f2870771568 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef3040_0 .net "OUTPUT_ENABLE", 0 0, o0x7f2870771568;  0 drivers
o0x7f2870771598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0ce70_0 .net "PACKAGE_PIN", 0 0, o0x7f2870771598;  0 drivers
o0x7f28707715c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f10730_0 .net "PU_ENB", 0 0, o0x7f28707715c8;  0 drivers
o0x7f28707715f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f13550_0 .net "WEAK_PU_ENB", 0 0, o0x7f28707715f8;  0 drivers
v0x555556f16370_0 .var "din_0", 0 0;
v0x555556f19190_0 .var "din_1", 0 0;
v0x555556f1bfb0_0 .var "din_q_0", 0 0;
v0x555556f1edd0_0 .var "din_q_1", 0 0;
v0x555556f21bf0_0 .var "dout", 0 0;
v0x555556f24f10_0 .var "dout_q_0", 0 0;
v0x555556f25180_0 .var "dout_q_1", 0 0;
v0x555556f25eb0_0 .var "outclk_delayed_1", 0 0;
v0x555556f29770_0 .var "outclk_delayed_2", 0 0;
v0x555556f2c590_0 .var "outena_q", 0 0;
E_0x555556c585f0 .event anyedge, v0x555556f29770_0, v0x555556f24f10_0, v0x555556f25180_0;
E_0x555556c55260 .event anyedge, v0x555556f25eb0_0;
E_0x555556c52440 .event anyedge, v0x555556ef2dd0_0;
E_0x555556c4f620 .event anyedge, v0x555556ef28d0_0, v0x555556f1bfb0_0, v0x555556f1edd0_0;
S_0x555556eef350 .scope generate, "genblk1" "genblk1" 4 2820, 4 2820 0, S_0x555556e7d510;
 .timescale -12 -12;
E_0x555556c499e0 .event posedge, v0x555556ef2dd0_0;
E_0x555556c46bc0 .event negedge, v0x555556ef2dd0_0;
E_0x555556c43da0 .event negedge, v0x555556eefab0_0;
E_0x555556c264b0 .event posedge, v0x555556eefab0_0;
S_0x555556e80330 .scope module, "SB_IO_OD" "SB_IO_OD" 4 2863;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGEPIN";
    .port_info 1 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 2 /INPUT 1 "CLOCKENABLE";
    .port_info 3 /INPUT 1 "INPUTCLK";
    .port_info 4 /INPUT 1 "OUTPUTCLK";
    .port_info 5 /INPUT 1 "OUTPUTENABLE";
    .port_info 6 /INPUT 1 "DOUT1";
    .port_info 7 /INPUT 1 "DOUT0";
    .port_info 8 /OUTPUT 1 "DIN1";
    .port_info 9 /OUTPUT 1 "DIN0";
P_0x555556f73390 .param/l "NEG_TRIGGER" 0 4 2876, C4<0>;
P_0x555556f733d0 .param/l "PIN_TYPE" 0 4 2875, C4<000000>;
L_0x5555570557a0 .functor BUFZ 1, v0x555556e5f6f0_0, C4<0>, C4<0>, C4<0>;
L_0x555557055810 .functor BUFZ 1, v0x555556e62510_0, C4<0>, C4<0>, C4<0>;
o0x7f2870771a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f2f3b0_0 .net "CLOCKENABLE", 0 0, o0x7f2870771a48;  0 drivers
v0x555556f321d0_0 .net "DIN0", 0 0, L_0x5555570557a0;  1 drivers
v0x555556f34ff0_0 .net "DIN1", 0 0, L_0x555557055810;  1 drivers
o0x7f2870771ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f37e10_0 .net "DOUT0", 0 0, o0x7f2870771ad8;  0 drivers
o0x7f2870771b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3ac30_0 .net "DOUT1", 0 0, o0x7f2870771b08;  0 drivers
o0x7f2870771b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3da50_0 .net "INPUTCLK", 0 0, o0x7f2870771b38;  0 drivers
o0x7f2870771b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3df50_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2870771b68;  0 drivers
o0x7f2870771b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3e1c0_0 .net "OUTPUTCLK", 0 0, o0x7f2870771b98;  0 drivers
o0x7f2870771bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e59ab0_0 .net "OUTPUTENABLE", 0 0, o0x7f2870771bc8;  0 drivers
o0x7f2870771bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e5c8d0_0 .net "PACKAGEPIN", 0 0, o0x7f2870771bf8;  0 drivers
v0x555556e5f6f0_0 .var "din_0", 0 0;
v0x555556e62510_0 .var "din_1", 0 0;
v0x555556e65330_0 .var "din_q_0", 0 0;
v0x555556e68150_0 .var "din_q_1", 0 0;
v0x555556e6af70_0 .var "dout", 0 0;
v0x555556e6dd90_0 .var "dout_q_0", 0 0;
v0x555556e56da0_0 .var "dout_q_1", 0 0;
v0x555556e6e500_0 .var "outclk_delayed_1", 0 0;
v0x555556e874a0_0 .var "outclk_delayed_2", 0 0;
v0x555556e8ac50_0 .var "outena_q", 0 0;
E_0x555556c178a0 .event anyedge, v0x555556e874a0_0, v0x555556e6dd90_0, v0x555556e56da0_0;
E_0x555556c14aa0 .event anyedge, v0x555556e6e500_0;
E_0x555556c11c80 .event anyedge, v0x555556f3e1c0_0;
E_0x555556c3f570 .event anyedge, v0x555556f3df50_0, v0x555556e65330_0, v0x555556e68150_0;
S_0x555556f0b210 .scope generate, "genblk1" "genblk1" 4 2884, 4 2884 0, S_0x555556e80330;
 .timescale -12 -12;
E_0x555556c393a0 .event posedge, v0x555556f3e1c0_0;
E_0x555556c365a0 .event negedge, v0x555556f3e1c0_0;
E_0x555556c33780 .event negedge, v0x555556f3da50_0;
E_0x555556c30960 .event posedge, v0x555556f3da50_0;
S_0x555556e9b9b0 .scope module, "SB_LEDDA_IP" "SB_LEDDA_IP" 4 2762;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "LEDDCS";
    .port_info 1 /INPUT 1 "LEDDCLK";
    .port_info 2 /INPUT 1 "LEDDDAT7";
    .port_info 3 /INPUT 1 "LEDDDAT6";
    .port_info 4 /INPUT 1 "LEDDDAT5";
    .port_info 5 /INPUT 1 "LEDDDAT4";
    .port_info 6 /INPUT 1 "LEDDDAT3";
    .port_info 7 /INPUT 1 "LEDDDAT2";
    .port_info 8 /INPUT 1 "LEDDDAT1";
    .port_info 9 /INPUT 1 "LEDDDAT0";
    .port_info 10 /INPUT 1 "LEDDADDR3";
    .port_info 11 /INPUT 1 "LEDDADDR2";
    .port_info 12 /INPUT 1 "LEDDADDR1";
    .port_info 13 /INPUT 1 "LEDDADDR0";
    .port_info 14 /INPUT 1 "LEDDDEN";
    .port_info 15 /INPUT 1 "LEDDEXE";
    .port_info 16 /INPUT 1 "LEDDRST";
    .port_info 17 /OUTPUT 1 "PWMOUT0";
    .port_info 18 /OUTPUT 1 "PWMOUT1";
    .port_info 19 /OUTPUT 1 "PWMOUT2";
    .port_info 20 /OUTPUT 1 "LEDDON";
o0x7f2870771fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e8da70_0 .net "LEDDADDR0", 0 0, o0x7f2870771fe8;  0 drivers
o0x7f2870772018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e90890_0 .net "LEDDADDR1", 0 0, o0x7f2870772018;  0 drivers
o0x7f2870772048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e936b0_0 .net "LEDDADDR2", 0 0, o0x7f2870772048;  0 drivers
o0x7f2870772078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e964d0_0 .net "LEDDADDR3", 0 0, o0x7f2870772078;  0 drivers
o0x7f28707720a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e992f0_0 .net "LEDDCLK", 0 0, o0x7f28707720a8;  0 drivers
o0x7f28707720d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e9c110_0 .net "LEDDCS", 0 0, o0x7f28707720d8;  0 drivers
o0x7f2870772108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e9ef30_0 .net "LEDDDAT0", 0 0, o0x7f2870772108;  0 drivers
o0x7f2870772138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e9f430_0 .net "LEDDDAT1", 0 0, o0x7f2870772138;  0 drivers
o0x7f2870772168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e9f6a0_0 .net "LEDDDAT2", 0 0, o0x7f2870772168;  0 drivers
o0x7f2870772198 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e723f0_0 .net "LEDDDAT3", 0 0, o0x7f2870772198;  0 drivers
o0x7f28707721c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e75210_0 .net "LEDDDAT4", 0 0, o0x7f28707721c8;  0 drivers
o0x7f28707721f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e78030_0 .net "LEDDDAT5", 0 0, o0x7f28707721f8;  0 drivers
o0x7f2870772228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e7ae50_0 .net "LEDDDAT6", 0 0, o0x7f2870772228;  0 drivers
o0x7f2870772258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e7dc70_0 .net "LEDDDAT7", 0 0, o0x7f2870772258;  0 drivers
o0x7f2870772288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e80a90_0 .net "LEDDDEN", 0 0, o0x7f2870772288;  0 drivers
o0x7f28707722b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e838b0_0 .net "LEDDEXE", 0 0, o0x7f28707722b8;  0 drivers
o0x7f28707722e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e866d0_0 .net "LEDDON", 0 0, o0x7f28707722e8;  0 drivers
o0x7f2870772318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e86e40_0 .net "LEDDRST", 0 0, o0x7f2870772318;  0 drivers
o0x7f2870772348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ea64e0_0 .net "PWMOUT0", 0 0, o0x7f2870772348;  0 drivers
o0x7f2870772378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ea9300_0 .net "PWMOUT1", 0 0, o0x7f2870772378;  0 drivers
o0x7f28707723a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eac120_0 .net "PWMOUT2", 0 0, o0x7f28707723a8;  0 drivers
S_0x555556e6d630 .scope module, "SB_LED_DRV_CUR" "SB_LED_DRV_CUR" 4 2641;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "EN";
    .port_info 1 /OUTPUT 1 "LEDPU";
o0x7f28707727c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eaef40_0 .net "EN", 0 0, o0x7f28707727c8;  0 drivers
o0x7f28707727f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eb1d60_0 .net "LEDPU", 0 0, o0x7f28707727f8;  0 drivers
S_0x555556e8a4f0 .scope module, "SB_LFOSC" "SB_LFOSC" 4 2616;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKLFPU";
    .port_info 1 /INPUT 1 "CLKLFEN";
    .port_info 2 /OUTPUT 1 "CLKLF";
o0x7f2870772888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eb4b80_0 .net "CLKLF", 0 0, o0x7f2870772888;  0 drivers
o0x7f28707728b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eb79a0_0 .net "CLKLFEN", 0 0, o0x7f28707728b8;  0 drivers
o0x7f28707728e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eba7c0_0 .net "CLKLFPU", 0 0, o0x7f28707728e8;  0 drivers
S_0x555556e8d310 .scope module, "SB_LUT4" "SB_LUT4" 4 177;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
P_0x555556d47490 .param/l "LUT_INIT" 0 4 184, C4<0000000000000000>;
o0x7f28707729a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ebd5e0_0 .net "I0", 0 0, o0x7f28707729a8;  0 drivers
o0x7f28707729d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec0400_0 .net "I1", 0 0, o0x7f28707729d8;  0 drivers
o0x7f2870772a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec3220_0 .net "I2", 0 0, o0x7f2870772a08;  0 drivers
o0x7f2870772a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec6040_0 .net "I3", 0 0, o0x7f2870772a38;  0 drivers
v0x555556ec8e60_0 .net "O", 0 0, L_0x555557056210;  1 drivers
L_0x7f28706ef3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556ecbc80_0 .net/2u *"_ivl_0", 7 0, L_0x7f28706ef3c0;  1 drivers
v0x555556eceaa0_0 .net *"_ivl_13", 1 0, L_0x555557055d20;  1 drivers
v0x555556ed1f20_0 .net *"_ivl_15", 1 0, L_0x555557055e10;  1 drivers
v0x555556e86ff0_0 .net *"_ivl_19", 0 0, L_0x555557056030;  1 drivers
L_0x7f28706ef408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556e9f850_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706ef408;  1 drivers
v0x555556c7b460_0 .net *"_ivl_21", 0 0, L_0x555557056170;  1 drivers
v0x555556e55480_0 .net *"_ivl_7", 3 0, L_0x5555570559f0;  1 drivers
v0x555556e55790_0 .net *"_ivl_9", 3 0, L_0x555557055ae0;  1 drivers
v0x555556f42980_0 .net "s1", 1 0, L_0x555557055ef0;  1 drivers
v0x555556f49750_0 .net "s2", 3 0, L_0x555557055b80;  1 drivers
v0x555556f5ad10_0 .net "s3", 7 0, L_0x555557055880;  1 drivers
L_0x555557055880 .functor MUXZ 8, L_0x7f28706ef408, L_0x7f28706ef3c0, o0x7f2870772a38, C4<>;
L_0x5555570559f0 .part L_0x555557055880, 4, 4;
L_0x555557055ae0 .part L_0x555557055880, 0, 4;
L_0x555557055b80 .functor MUXZ 4, L_0x555557055ae0, L_0x5555570559f0, o0x7f2870772a08, C4<>;
L_0x555557055d20 .part L_0x555557055b80, 2, 2;
L_0x555557055e10 .part L_0x555557055b80, 0, 2;
L_0x555557055ef0 .functor MUXZ 2, L_0x555557055e10, L_0x555557055d20, o0x7f28707729d8, C4<>;
L_0x555557056030 .part L_0x555557055ef0, 1, 1;
L_0x555557056170 .part L_0x555557055ef0, 0, 1;
L_0x555557056210 .functor MUXZ 1, L_0x555557056170, L_0x555557056030, o0x7f28707729a8, C4<>;
S_0x555556e90130 .scope module, "SB_MAC16" "SB_MAC16" 4 2928;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 16 "C";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /INPUT 1 "AHOLD";
    .port_info 7 /INPUT 1 "BHOLD";
    .port_info 8 /INPUT 1 "CHOLD";
    .port_info 9 /INPUT 1 "DHOLD";
    .port_info 10 /INPUT 1 "IRSTTOP";
    .port_info 11 /INPUT 1 "IRSTBOT";
    .port_info 12 /INPUT 1 "ORSTTOP";
    .port_info 13 /INPUT 1 "ORSTBOT";
    .port_info 14 /INPUT 1 "OLOADTOP";
    .port_info 15 /INPUT 1 "OLOADBOT";
    .port_info 16 /INPUT 1 "ADDSUBTOP";
    .port_info 17 /INPUT 1 "ADDSUBBOT";
    .port_info 18 /INPUT 1 "OHOLDTOP";
    .port_info 19 /INPUT 1 "OHOLDBOT";
    .port_info 20 /INPUT 1 "CI";
    .port_info 21 /INPUT 1 "ACCUMCI";
    .port_info 22 /INPUT 1 "SIGNEXTIN";
    .port_info 23 /OUTPUT 32 "O";
    .port_info 24 /OUTPUT 1 "CO";
    .port_info 25 /OUTPUT 1 "ACCUMCO";
    .port_info 26 /OUTPUT 1 "SIGNEXTOUT";
P_0x555556f76b90 .param/l "A_REG" 0 4 2943, C4<0>;
P_0x555556f76bd0 .param/l "A_SIGNED" 0 4 2959, C4<0>;
P_0x555556f76c10 .param/l "BOTADDSUB_CARRYSELECT" 0 4 2957, C4<00>;
P_0x555556f76c50 .param/l "BOTADDSUB_LOWERINPUT" 0 4 2955, C4<00>;
P_0x555556f76c90 .param/l "BOTADDSUB_UPPERINPUT" 0 4 2956, C4<0>;
P_0x555556f76cd0 .param/l "BOTOUTPUT_SELECT" 0 4 2954, C4<00>;
P_0x555556f76d10 .param/l "BOT_8x8_MULT_REG" 0 4 2947, C4<0>;
P_0x555556f76d50 .param/l "B_REG" 0 4 2944, C4<0>;
P_0x555556f76d90 .param/l "B_SIGNED" 0 4 2960, C4<0>;
P_0x555556f76dd0 .param/l "C_REG" 0 4 2942, C4<0>;
P_0x555556f76e10 .param/l "D_REG" 0 4 2945, C4<0>;
P_0x555556f76e50 .param/l "MODE_8x8" 0 4 2958, C4<0>;
P_0x555556f76e90 .param/l "NEG_TRIGGER" 0 4 2941, C4<0>;
P_0x555556f76ed0 .param/l "PIPELINE_16x16_MULT_REG1" 0 4 2948, C4<0>;
P_0x555556f76f10 .param/l "PIPELINE_16x16_MULT_REG2" 0 4 2949, C4<0>;
P_0x555556f76f50 .param/l "TOPADDSUB_CARRYSELECT" 0 4 2953, C4<00>;
P_0x555556f76f90 .param/l "TOPADDSUB_LOWERINPUT" 0 4 2951, C4<00>;
P_0x555556f76fd0 .param/l "TOPADDSUB_UPPERINPUT" 0 4 2952, C4<0>;
P_0x555556f77010 .param/l "TOPOUTPUT_SELECT" 0 4 2950, C4<00>;
P_0x555556f77050 .param/l "TOP_8x8_MULT_REG" 0 4 2946, C4<0>;
o0x7f2870773098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f28706ef450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555557056390 .functor XOR 1, o0x7f2870773098, L_0x7f28706ef450, C4<0>, C4<0>;
o0x7f2870772fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x555557056480 .functor BUFZ 16, o0x7f2870772fd8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f2870772d98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x555557056520 .functor BUFZ 16, o0x7f2870772d98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f2870772f18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5555570565f0 .functor BUFZ 16, o0x7f2870772f18, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f28707730f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5555570566f0 .functor BUFZ 16, o0x7f28707730f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555570575a0 .functor BUFZ 16, L_0x555557057130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555557057b70 .functor BUFZ 16, L_0x5555570574b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555557057c30 .functor BUFZ 16, L_0x5555570578c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555557057d40 .functor BUFZ 16, L_0x5555570579b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555557058740 .functor BUFZ 32, L_0x5555570593c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555570595b0 .functor BUFZ 16, v0x555556e15de0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x555557059620 .functor BUFZ 16, L_0x555557056520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705a370 .functor XOR 17, L_0x555557059b60, L_0x5555570599f0, C4<00000000000000000>, C4<00000000000000000>;
o0x7f2870772e58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555705a520 .functor XOR 1, L_0x555557059700, o0x7f2870772e58, C4<0>, C4<0>;
L_0x555557059690 .functor XOR 16, L_0x5555570598b0, L_0x55555705a930, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705ad10 .functor BUFZ 16, L_0x55555705a6d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705afd0 .functor BUFZ 16, v0x555556e12fc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705b0e0 .functor BUFZ 16, L_0x5555570565f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705bc90 .functor XOR 17, L_0x55555705b540, L_0x55555705ba10, C4<00000000000000000>, C4<00000000000000000>;
L_0x55555705be50 .functor XOR 16, L_0x55555705b1f0, L_0x55555705c1f0, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705bda0 .functor BUFZ 16, L_0x55555705c6f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555556f5c0a0_0 .net "A", 15 0, o0x7f2870772d98;  0 drivers
o0x7f2870772dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f61dc0_0 .net "ACCUMCI", 0 0, o0x7f2870772dc8;  0 drivers
v0x555556f624e0_0 .net "ACCUMCO", 0 0, L_0x555557059700;  1 drivers
o0x7f2870772e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f629c0_0 .net "ADDSUBBOT", 0 0, o0x7f2870772e28;  0 drivers
v0x555556f62ea0_0 .net "ADDSUBTOP", 0 0, o0x7f2870772e58;  0 drivers
o0x7f2870772e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f63320_0 .net "AHOLD", 0 0, o0x7f2870772e88;  0 drivers
v0x555556f63880_0 .net "Ah", 15 0, L_0x555557056910;  1 drivers
v0x555556f63d70_0 .net "Al", 15 0, L_0x555557056af0;  1 drivers
v0x555556f64260_0 .net "B", 15 0, o0x7f2870772f18;  0 drivers
o0x7f2870772f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f64b20_0 .net "BHOLD", 0 0, o0x7f2870772f48;  0 drivers
v0x555556f65070_0 .net "Bh", 15 0, L_0x555557056d80;  1 drivers
v0x555556f65560_0 .net "Bl", 15 0, L_0x555557056fa0;  1 drivers
v0x555556f64de0_0 .net "C", 15 0, o0x7f2870772fd8;  0 drivers
o0x7f2870773008 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f610c0_0 .net "CE", 0 0, o0x7f2870773008;  0 drivers
o0x7f2870773038 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f67220_0 .net "CHOLD", 0 0, o0x7f2870773038;  0 drivers
o0x7f2870773068 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f6f4f0_0 .net "CI", 0 0, o0x7f2870773068;  0 drivers
v0x555556f6fc30_0 .net "CLK", 0 0, o0x7f2870773098;  0 drivers
v0x555556f52ae0_0 .net "CO", 0 0, L_0x55555705a520;  1 drivers
v0x555556ba1f70_0 .net "D", 15 0, o0x7f28707730f8;  0 drivers
o0x7f2870773128 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556bb9f90_0 .net "DHOLD", 0 0, o0x7f2870773128;  0 drivers
L_0x7f28706ef9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556ddb8b0_0 .net "HCI", 0 0, L_0x7f28706ef9a8;  1 drivers
o0x7f2870773188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec92e0_0 .net "IRSTBOT", 0 0, o0x7f2870773188;  0 drivers
o0x7f28707731b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec64c0_0 .net "IRSTTOP", 0 0, o0x7f28707731b8;  0 drivers
L_0x7f28706efac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556ec36a0_0 .net "LCI", 0 0, L_0x7f28706efac8;  1 drivers
v0x555556ebda60_0 .net "LCO", 0 0, L_0x55555705b150;  1 drivers
v0x555556ebac40_0 .net "O", 31 0, L_0x55555705cbb0;  1 drivers
o0x7f2870773278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eb21e0_0 .net "OHOLDBOT", 0 0, o0x7f2870773278;  0 drivers
o0x7f28707732a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eaf3c0_0 .net "OHOLDTOP", 0 0, o0x7f28707732a8;  0 drivers
o0x7f28707732d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eac5a0_0 .net "OLOADBOT", 0 0, o0x7f28707732d8;  0 drivers
o0x7f2870773308 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ea9780_0 .net "OLOADTOP", 0 0, o0x7f2870773308;  0 drivers
o0x7f2870773338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ea6960_0 .net "ORSTBOT", 0 0, o0x7f2870773338;  0 drivers
o0x7f2870773368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ecef20_0 .net "ORSTTOP", 0 0, o0x7f2870773368;  0 drivers
v0x555556ecc100_0 .net "Oh", 15 0, L_0x55555705ad10;  1 drivers
v0x555556ecc1a0_0 .net "Ol", 15 0, L_0x55555705bda0;  1 drivers
o0x7f28707733f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f74550_0 .net "SIGNEXTIN", 0 0, o0x7f28707733f8;  0 drivers
v0x555556ea25c0_0 .net "SIGNEXTOUT", 0 0, L_0x55555705add0;  1 drivers
v0x555556e83d30_0 .net "XW", 15 0, L_0x5555570598b0;  1 drivers
v0x555556e80f10_0 .net "YZ", 15 0, L_0x55555705b1f0;  1 drivers
v0x555556e7e0f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f28706ef450;  1 drivers
v0x555556e7b2d0_0 .net *"_ivl_100", 31 0, L_0x555557058eb0;  1 drivers
L_0x7f28706ef840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556e75690_0 .net *"_ivl_103", 15 0, L_0x7f28706ef840;  1 drivers
v0x555556e72870_0 .net *"_ivl_104", 31 0, L_0x555557059180;  1 drivers
v0x555556e6ebe0_0 .net *"_ivl_106", 15 0, L_0x555557059090;  1 drivers
L_0x7f28706ef888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556e9c590_0 .net *"_ivl_108", 15 0, L_0x7f28706ef888;  1 drivers
L_0x7f28706ef498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556e99770_0 .net/2u *"_ivl_12", 7 0, L_0x7f28706ef498;  1 drivers
v0x555556e96950_0 .net *"_ivl_121", 16 0, L_0x555557059950;  1 drivers
L_0x7f28706ef8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556e93b30_0 .net *"_ivl_124", 0 0, L_0x7f28706ef8d0;  1 drivers
v0x555556e8def0_0 .net *"_ivl_125", 16 0, L_0x555557059b60;  1 drivers
L_0x7f28706ef918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556e6b3f0_0 .net *"_ivl_128", 0 0, L_0x7f28706ef918;  1 drivers
v0x555556e685d0_0 .net *"_ivl_129", 15 0, L_0x555557059eb0;  1 drivers
v0x555556e657b0_0 .net *"_ivl_131", 16 0, L_0x5555570599f0;  1 drivers
L_0x7f28706ef960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556e62990_0 .net *"_ivl_134", 0 0, L_0x7f28706ef960;  1 drivers
v0x555556e5cd50_0 .net *"_ivl_135", 16 0, L_0x55555705a370;  1 drivers
v0x555556e59f30_0 .net *"_ivl_137", 16 0, L_0x55555705a480;  1 drivers
L_0x7f28706f0410 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556f3b0b0_0 .net *"_ivl_139", 16 0, L_0x7f28706f0410;  1 drivers
v0x555556f38290_0 .net *"_ivl_143", 16 0, L_0x55555705a770;  1 drivers
v0x555556f35470_0 .net *"_ivl_147", 15 0, L_0x55555705a930;  1 drivers
v0x555556f32650_0 .net *"_ivl_149", 15 0, L_0x555557059690;  1 drivers
v0x555556f2ca10_0 .net *"_ivl_15", 7 0, L_0x5555570567f0;  1 drivers
v0x555556f29bf0_0 .net *"_ivl_168", 16 0, L_0x55555705b400;  1 drivers
L_0x7f28706ef9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556f22070_0 .net *"_ivl_171", 0 0, L_0x7f28706ef9f0;  1 drivers
v0x555556f1f250_0 .net *"_ivl_172", 16 0, L_0x55555705b540;  1 drivers
L_0x7f28706efa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556f1c430_0 .net *"_ivl_175", 0 0, L_0x7f28706efa38;  1 drivers
v0x555556f19610_0 .net *"_ivl_176", 15 0, L_0x55555705b800;  1 drivers
v0x555556f139d0_0 .net *"_ivl_178", 16 0, L_0x55555705ba10;  1 drivers
L_0x7f28706ef4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556f10bb0_0 .net/2u *"_ivl_18", 7 0, L_0x7f28706ef4e0;  1 drivers
L_0x7f28706efa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556eeff30_0 .net *"_ivl_181", 0 0, L_0x7f28706efa80;  1 drivers
v0x555556eed110_0 .net *"_ivl_182", 16 0, L_0x55555705bc90;  1 drivers
v0x555556eea2f0_0 .net *"_ivl_184", 16 0, L_0x55555705b040;  1 drivers
L_0x7f28706f0458 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556ee74d0_0 .net *"_ivl_186", 16 0, L_0x7f28706f0458;  1 drivers
v0x555556ee1890_0 .net *"_ivl_190", 16 0, L_0x55555705bf60;  1 drivers
v0x555556edea70_0 .net *"_ivl_192", 15 0, L_0x55555705c1f0;  1 drivers
v0x555556eda6b0_0 .net *"_ivl_194", 15 0, L_0x55555705be50;  1 drivers
v0x555556f08fd0_0 .net *"_ivl_21", 7 0, L_0x555557056a50;  1 drivers
L_0x7f28706ef528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556f061b0_0 .net/2u *"_ivl_24", 7 0, L_0x7f28706ef528;  1 drivers
v0x555556f03390_0 .net *"_ivl_27", 7 0, L_0x555557056c90;  1 drivers
L_0x7f28706ef570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556f00570_0 .net/2u *"_ivl_30", 7 0, L_0x7f28706ef570;  1 drivers
v0x555556efa930_0 .net *"_ivl_33", 7 0, L_0x555557056f00;  1 drivers
L_0x7f28706ef5b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556ef7b10_0 .net/2u *"_ivl_38", 7 0, L_0x7f28706ef5b8;  1 drivers
v0x555556d68eb0_0 .net *"_ivl_41", 7 0, L_0x555557057270;  1 drivers
v0x555556e54450_0 .net *"_ivl_42", 15 0, L_0x5555570573c0;  1 drivers
L_0x7f28706ef600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556ddbd30_0 .net/2u *"_ivl_46", 7 0, L_0x7f28706ef600;  1 drivers
v0x555556dd8f10_0 .net *"_ivl_49", 7 0, L_0x555557057610;  1 drivers
v0x555556dd60f0_0 .net *"_ivl_50", 15 0, L_0x555557057700;  1 drivers
L_0x7f28706ef648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556dd04b0_0 .net/2u *"_ivl_64", 7 0, L_0x7f28706ef648;  1 drivers
L_0x7f28706ef690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556dcd690_0 .net/2u *"_ivl_68", 7 0, L_0x7f28706ef690;  1 drivers
v0x555556dc4c30_0 .net *"_ivl_72", 31 0, L_0x555557058120;  1 drivers
L_0x7f28706ef6d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556dc1e10_0 .net *"_ivl_75", 15 0, L_0x7f28706ef6d8;  1 drivers
v0x555556dbeff0_0 .net *"_ivl_76", 31 0, L_0x555557058260;  1 drivers
L_0x7f28706ef720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556dbc1d0_0 .net *"_ivl_79", 7 0, L_0x7f28706ef720;  1 drivers
v0x555556db93b0_0 .net *"_ivl_80", 31 0, L_0x5555570584a0;  1 drivers
v0x555556de1970_0 .net *"_ivl_82", 23 0, L_0x555557058080;  1 drivers
L_0x7f28706ef768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556ddeb50_0 .net *"_ivl_84", 7 0, L_0x7f28706ef768;  1 drivers
v0x555556db5010_0 .net *"_ivl_86", 31 0, L_0x5555570586a0;  1 drivers
v0x555556d96780_0 .net *"_ivl_88", 31 0, L_0x555557058850;  1 drivers
L_0x7f28706ef7b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556d93960_0 .net *"_ivl_91", 7 0, L_0x7f28706ef7b0;  1 drivers
v0x555556d90b40_0 .net *"_ivl_92", 31 0, L_0x555557058b50;  1 drivers
v0x555556d8dd20_0 .net *"_ivl_94", 23 0, L_0x555557058a60;  1 drivers
L_0x7f28706ef7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556d880e0_0 .net *"_ivl_96", 7 0, L_0x7f28706ef7f8;  1 drivers
v0x555556d852c0_0 .net *"_ivl_98", 31 0, L_0x555557058d70;  1 drivers
v0x555556d815a0_0 .net "clock", 0 0, L_0x555557056390;  1 drivers
v0x555556daefe0_0 .net "iA", 15 0, L_0x555557056520;  1 drivers
v0x555556dac1c0_0 .net "iB", 15 0, L_0x5555570565f0;  1 drivers
v0x555556da93a0_0 .net "iC", 15 0, L_0x555557056480;  1 drivers
v0x555556da6580_0 .net "iD", 15 0, L_0x5555570566f0;  1 drivers
v0x555556da0940_0 .net "iF", 15 0, L_0x5555570575a0;  1 drivers
v0x555556d7df60_0 .net "iG", 15 0, L_0x555557057d40;  1 drivers
v0x555556d7b140_0 .net "iH", 31 0, L_0x555557058740;  1 drivers
v0x555556d78320_0 .net "iJ", 15 0, L_0x555557057b70;  1 drivers
v0x555556d75500_0 .net "iJ_e", 23 0, L_0x555557057f40;  1 drivers
v0x555556d726e0_0 .net "iK", 15 0, L_0x555557057c30;  1 drivers
v0x555556d6caa0_0 .net "iK_e", 23 0, L_0x555557057e00;  1 drivers
v0x555556e4db00_0 .net "iL", 31 0, L_0x5555570593c0;  1 drivers
v0x555556e4ace0_0 .net "iP", 15 0, L_0x55555705a6d0;  1 drivers
v0x555556e47ec0_0 .net "iQ", 15 0, v0x555556e15de0_0;  1 drivers
v0x555556e450a0_0 .net "iR", 15 0, L_0x55555705c6f0;  1 drivers
v0x555556e3f460_0 .net "iS", 15 0, v0x555556e12fc0_0;  1 drivers
v0x555556e3c640_0 .net "iW", 15 0, L_0x5555570595b0;  1 drivers
v0x555556e34ac0_0 .net "iX", 15 0, L_0x555557059620;  1 drivers
v0x555556e31ca0_0 .net "iY", 15 0, L_0x55555705afd0;  1 drivers
v0x555556e2ee80_0 .net "iZ", 15 0, L_0x55555705b0e0;  1 drivers
v0x555556e2c060_0 .net "p_Ah_Bh", 15 0, L_0x555557057130;  1 drivers
v0x555556e26420_0 .net "p_Ah_Bl", 15 0, L_0x5555570578c0;  1 drivers
v0x555556e23600_0 .net "p_Al_Bh", 15 0, L_0x5555570574b0;  1 drivers
v0x555556e02980_0 .net "p_Al_Bl", 15 0, L_0x5555570579b0;  1 drivers
v0x555556dffb60_0 .var "rA", 15 0;
v0x555556dfcd40_0 .var "rB", 15 0;
v0x555556df9f20_0 .var "rC", 15 0;
v0x555556df42e0_0 .var "rD", 15 0;
v0x555556df4380_0 .var "rF", 15 0;
v0x555556df14c0_0 .var "rG", 15 0;
v0x555556ded100_0 .var "rH", 31 0;
v0x555556e1ba20_0 .var "rJ", 15 0;
v0x555556e18c00_0 .var "rK", 15 0;
v0x555556e15de0_0 .var "rQ", 15 0;
v0x555556e12fc0_0 .var "rS", 15 0;
E_0x555556eceb80 .event posedge, v0x555556ea6960_0, v0x555556d815a0_0;
E_0x555556f42a60 .event posedge, v0x555556ecef20_0, v0x555556d815a0_0;
E_0x555556e55870 .event posedge, v0x555556ec92e0_0, v0x555556d815a0_0;
E_0x555556e55560 .event posedge, v0x555556ec64c0_0, v0x555556d815a0_0;
L_0x5555570567f0 .part L_0x555557056520, 8, 8;
L_0x555557056910 .concat [ 8 8 0 0], L_0x5555570567f0, L_0x7f28706ef498;
L_0x555557056a50 .part L_0x555557056520, 0, 8;
L_0x555557056af0 .concat [ 8 8 0 0], L_0x555557056a50, L_0x7f28706ef4e0;
L_0x555557056c90 .part L_0x5555570565f0, 8, 8;
L_0x555557056d80 .concat [ 8 8 0 0], L_0x555557056c90, L_0x7f28706ef528;
L_0x555557056f00 .part L_0x5555570565f0, 0, 8;
L_0x555557056fa0 .concat [ 8 8 0 0], L_0x555557056f00, L_0x7f28706ef570;
L_0x555557057130 .arith/mult 16, L_0x555557056910, L_0x555557056d80;
L_0x555557057270 .part L_0x555557056af0, 0, 8;
L_0x5555570573c0 .concat [ 8 8 0 0], L_0x555557057270, L_0x7f28706ef5b8;
L_0x5555570574b0 .arith/mult 16, L_0x5555570573c0, L_0x555557056d80;
L_0x555557057610 .part L_0x555557056fa0, 0, 8;
L_0x555557057700 .concat [ 8 8 0 0], L_0x555557057610, L_0x7f28706ef600;
L_0x5555570578c0 .arith/mult 16, L_0x555557056910, L_0x555557057700;
L_0x5555570579b0 .arith/mult 16, L_0x555557056af0, L_0x555557056fa0;
L_0x555557057e00 .concat [ 16 8 0 0], L_0x555557057c30, L_0x7f28706ef648;
L_0x555557057f40 .concat [ 16 8 0 0], L_0x555557057b70, L_0x7f28706ef690;
L_0x555557058120 .concat [ 16 16 0 0], L_0x555557057d40, L_0x7f28706ef6d8;
L_0x555557058260 .concat [ 24 8 0 0], L_0x555557057e00, L_0x7f28706ef720;
L_0x555557058080 .part L_0x555557058260, 0, 24;
L_0x5555570584a0 .concat [ 8 24 0 0], L_0x7f28706ef768, L_0x555557058080;
L_0x5555570586a0 .arith/sum 32, L_0x555557058120, L_0x5555570584a0;
L_0x555557058850 .concat [ 24 8 0 0], L_0x555557057f40, L_0x7f28706ef7b0;
L_0x555557058a60 .part L_0x555557058850, 0, 24;
L_0x555557058b50 .concat [ 8 24 0 0], L_0x7f28706ef7f8, L_0x555557058a60;
L_0x555557058d70 .arith/sum 32, L_0x5555570586a0, L_0x555557058b50;
L_0x555557058eb0 .concat [ 16 16 0 0], L_0x5555570575a0, L_0x7f28706ef840;
L_0x555557059090 .part L_0x555557058eb0, 0, 16;
L_0x555557059180 .concat [ 16 16 0 0], L_0x7f28706ef888, L_0x555557059090;
L_0x5555570593c0 .arith/sum 32, L_0x555557058d70, L_0x555557059180;
L_0x555557059700 .part L_0x55555705a770, 16, 1;
L_0x5555570598b0 .part L_0x55555705a770, 0, 16;
L_0x555557059950 .concat [ 16 1 0 0], L_0x555557059620, L_0x7f28706ef8d0;
L_0x555557059b60 .concat [ 16 1 0 0], L_0x5555570595b0, L_0x7f28706ef918;
LS_0x555557059eb0_0_0 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
LS_0x555557059eb0_0_4 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
LS_0x555557059eb0_0_8 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
LS_0x555557059eb0_0_12 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
L_0x555557059eb0 .concat [ 4 4 4 4], LS_0x555557059eb0_0_0, LS_0x555557059eb0_0_4, LS_0x555557059eb0_0_8, LS_0x555557059eb0_0_12;
L_0x5555570599f0 .concat [ 16 1 0 0], L_0x555557059eb0, L_0x7f28706ef960;
L_0x55555705a480 .arith/sum 17, L_0x555557059950, L_0x55555705a370;
L_0x55555705a770 .arith/sum 17, L_0x55555705a480, L_0x7f28706f0410;
LS_0x55555705a930_0_0 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
LS_0x55555705a930_0_4 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
LS_0x55555705a930_0_8 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
LS_0x55555705a930_0_12 .concat [ 1 1 1 1], o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58, o0x7f2870772e58;
L_0x55555705a930 .concat [ 4 4 4 4], LS_0x55555705a930_0_0, LS_0x55555705a930_0_4, LS_0x55555705a930_0_8, LS_0x55555705a930_0_12;
L_0x55555705a6d0 .functor MUXZ 16, L_0x555557059690, L_0x555557056480, o0x7f2870773308, C4<>;
L_0x55555705add0 .part L_0x555557059620, 15, 1;
L_0x55555705b150 .part L_0x55555705bf60, 16, 1;
L_0x55555705b1f0 .part L_0x55555705bf60, 0, 16;
L_0x55555705b400 .concat [ 16 1 0 0], L_0x55555705b0e0, L_0x7f28706ef9f0;
L_0x55555705b540 .concat [ 16 1 0 0], L_0x55555705afd0, L_0x7f28706efa38;
LS_0x55555705b800_0_0 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
LS_0x55555705b800_0_4 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
LS_0x55555705b800_0_8 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
LS_0x55555705b800_0_12 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
L_0x55555705b800 .concat [ 4 4 4 4], LS_0x55555705b800_0_0, LS_0x55555705b800_0_4, LS_0x55555705b800_0_8, LS_0x55555705b800_0_12;
L_0x55555705ba10 .concat [ 16 1 0 0], L_0x55555705b800, L_0x7f28706efa80;
L_0x55555705b040 .arith/sum 17, L_0x55555705b400, L_0x55555705bc90;
L_0x55555705bf60 .arith/sum 17, L_0x55555705b040, L_0x7f28706f0458;
LS_0x55555705c1f0_0_0 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
LS_0x55555705c1f0_0_4 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
LS_0x55555705c1f0_0_8 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
LS_0x55555705c1f0_0_12 .concat [ 1 1 1 1], o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28, o0x7f2870772e28;
L_0x55555705c1f0 .concat [ 4 4 4 4], LS_0x55555705c1f0_0_0, LS_0x55555705c1f0_0_4, LS_0x55555705c1f0_0_8, LS_0x55555705c1f0_0_12;
L_0x55555705c6f0 .functor MUXZ 16, L_0x55555705be50, L_0x5555570566f0, o0x7f28707732d8, C4<>;
L_0x55555705cbb0 .concat [ 16 16 0 0], L_0x55555705bda0, L_0x55555705ad10;
S_0x555556e92f50 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 4 2453;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555556c797e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2470, "FIXED";
P_0x555556c79820 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2471, "FIXED";
P_0x555556c79860 .param/l "DIVF" 0 4 2478, C4<0000000>;
P_0x555556c798a0 .param/l "DIVQ" 0 4 2479, C4<000>;
P_0x555556c798e0 .param/l "DIVR" 0 4 2477, C4<0000>;
P_0x555556c79920 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2481, C4<0>;
P_0x555556c79960 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2482, C4<0>;
P_0x555556c799a0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2484, +C4<00000000000000000000000000000001>;
P_0x555556c799e0 .param/l "FDA_FEEDBACK" 0 4 2473, C4<0000>;
P_0x555556c79a20 .param/l "FDA_RELATIVE" 0 4 2474, C4<0000>;
P_0x555556c79a60 .param/str "FEEDBACK_PATH" 0 4 2469, "SIMPLE";
P_0x555556c79aa0 .param/l "FILTER_RANGE" 0 4 2480, C4<000>;
P_0x555556c79ae0 .param/str "PLLOUT_SELECT_PORTA" 0 4 2475, "GENCLK";
P_0x555556c79b20 .param/str "PLLOUT_SELECT_PORTB" 0 4 2476, "GENCLK";
P_0x555556c79b60 .param/l "SHIFTREG_DIV_MODE" 0 4 2472, C4<0>;
P_0x555556c79ba0 .param/l "TEST_MODE" 0 4 2483, C4<0>;
o0x7f2870774c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e0d380_0 .net "BYPASS", 0 0, o0x7f2870774c28;  0 drivers
o0x7f2870774c58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556e0a560_0 .net "DYNAMICDELAY", 7 0, o0x7f2870774c58;  0 drivers
o0x7f2870774c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cee850_0 .net "EXTFEEDBACK", 0 0, o0x7f2870774c88;  0 drivers
o0x7f2870774cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cee8f0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2870774cb8;  0 drivers
o0x7f2870774ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ceba30_0 .net "LOCK", 0 0, o0x7f2870774ce8;  0 drivers
o0x7f2870774d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ce8c10_0 .net "PLLOUTCOREA", 0 0, o0x7f2870774d18;  0 drivers
o0x7f2870774d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ce2fd0_0 .net "PLLOUTCOREB", 0 0, o0x7f2870774d48;  0 drivers
o0x7f2870774d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ce01b0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f2870774d78;  0 drivers
o0x7f2870774da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cd7750_0 .net "PLLOUTGLOBALB", 0 0, o0x7f2870774da8;  0 drivers
o0x7f2870774dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cd4930_0 .net "REFERENCECLK", 0 0, o0x7f2870774dd8;  0 drivers
o0x7f2870774e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cd1b10_0 .net "RESETB", 0 0, o0x7f2870774e08;  0 drivers
o0x7f2870774e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ccecf0_0 .net "SCLK", 0 0, o0x7f2870774e38;  0 drivers
o0x7f2870774e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ccbed0_0 .net "SDI", 0 0, o0x7f2870774e68;  0 drivers
o0x7f2870774e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cf4490_0 .net "SDO", 0 0, o0x7f2870774e98;  0 drivers
S_0x555556e95d70 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 4 2488;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555556729460 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2505, "FIXED";
P_0x5555567294a0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2506, "FIXED";
P_0x5555567294e0 .param/l "DIVF" 0 4 2513, C4<0000000>;
P_0x555556729520 .param/l "DIVQ" 0 4 2514, C4<000>;
P_0x555556729560 .param/l "DIVR" 0 4 2512, C4<0000>;
P_0x5555567295a0 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2516, C4<0>;
P_0x5555567295e0 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2517, C4<0>;
P_0x555556729620 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2519, +C4<00000000000000000000000000000001>;
P_0x555556729660 .param/l "FDA_FEEDBACK" 0 4 2508, C4<0000>;
P_0x5555567296a0 .param/l "FDA_RELATIVE" 0 4 2509, C4<0000>;
P_0x5555567296e0 .param/str "FEEDBACK_PATH" 0 4 2504, "SIMPLE";
P_0x555556729720 .param/l "FILTER_RANGE" 0 4 2515, C4<000>;
P_0x555556729760 .param/str "PLLOUT_SELECT_PORTA" 0 4 2510, "GENCLK";
P_0x5555567297a0 .param/str "PLLOUT_SELECT_PORTB" 0 4 2511, "GENCLK";
P_0x5555567297e0 .param/l "SHIFTREG_DIV_MODE" 0 4 2507, C4<00>;
P_0x555556729820 .param/l "TEST_MODE" 0 4 2518, C4<0>;
o0x7f2870775168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cf1670_0 .net "BYPASS", 0 0, o0x7f2870775168;  0 drivers
o0x7f2870775198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556cc7b30_0 .net "DYNAMICDELAY", 7 0, o0x7f2870775198;  0 drivers
o0x7f28707751c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca92a0_0 .net "EXTFEEDBACK", 0 0, o0x7f28707751c8;  0 drivers
o0x7f28707751f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca9340_0 .net "LATCHINPUTVALUE", 0 0, o0x7f28707751f8;  0 drivers
o0x7f2870775228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca6480_0 .net "LOCK", 0 0, o0x7f2870775228;  0 drivers
o0x7f2870775258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca3660_0 .net "PACKAGEPIN", 0 0, o0x7f2870775258;  0 drivers
o0x7f2870775288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ca0840_0 .net "PLLOUTCOREA", 0 0, o0x7f2870775288;  0 drivers
o0x7f28707752b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c9ac00_0 .net "PLLOUTCOREB", 0 0, o0x7f28707752b8;  0 drivers
o0x7f28707752e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c97de0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f28707752e8;  0 drivers
o0x7f2870775318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c94150_0 .net "PLLOUTGLOBALB", 0 0, o0x7f2870775318;  0 drivers
o0x7f2870775348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cc1b00_0 .net "RESETB", 0 0, o0x7f2870775348;  0 drivers
o0x7f2870775378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cbece0_0 .net "SCLK", 0 0, o0x7f2870775378;  0 drivers
o0x7f28707753a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cbbec0_0 .net "SDI", 0 0, o0x7f28707753a8;  0 drivers
o0x7f28707753d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cb90a0_0 .net "SDO", 0 0, o0x7f28707753d8;  0 drivers
S_0x555556e98b90 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 4 2419;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x5555567695d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2436, "FIXED";
P_0x555556769610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2437, "FIXED";
P_0x555556769650 .param/l "DIVF" 0 4 2443, C4<0000000>;
P_0x555556769690 .param/l "DIVQ" 0 4 2444, C4<000>;
P_0x5555567696d0 .param/l "DIVR" 0 4 2442, C4<0000>;
P_0x555556769710 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2446, C4<0>;
P_0x555556769750 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2447, C4<0>;
P_0x555556769790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2449, +C4<00000000000000000000000000000001>;
P_0x5555567697d0 .param/l "FDA_FEEDBACK" 0 4 2439, C4<0000>;
P_0x555556769810 .param/l "FDA_RELATIVE" 0 4 2440, C4<0000>;
P_0x555556769850 .param/str "FEEDBACK_PATH" 0 4 2435, "SIMPLE";
P_0x555556769890 .param/l "FILTER_RANGE" 0 4 2445, C4<000>;
P_0x5555567698d0 .param/str "PLLOUT_SELECT_PORTB" 0 4 2441, "GENCLK";
P_0x555556769910 .param/l "SHIFTREG_DIV_MODE" 0 4 2438, C4<0>;
P_0x555556769950 .param/l "TEST_MODE" 0 4 2448, C4<0>;
o0x7f28707756a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556cb3460_0 .net "BYPASS", 0 0, o0x7f28707756a8;  0 drivers
o0x7f28707756d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556c90960_0 .net "DYNAMICDELAY", 7 0, o0x7f28707756d8;  0 drivers
o0x7f2870775708 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c8db40_0 .net "EXTFEEDBACK", 0 0, o0x7f2870775708;  0 drivers
o0x7f2870775738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c8dbe0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2870775738;  0 drivers
o0x7f2870775768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c8ad20_0 .net "LOCK", 0 0, o0x7f2870775768;  0 drivers
o0x7f2870775798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c87f00_0 .net "PACKAGEPIN", 0 0, o0x7f2870775798;  0 drivers
o0x7f28707757c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c822c0_0 .net "PLLOUTCOREA", 0 0, o0x7f28707757c8;  0 drivers
o0x7f28707757f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c7f4a0_0 .net "PLLOUTCOREB", 0 0, o0x7f28707757f8;  0 drivers
o0x7f2870775828 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d60620_0 .net "PLLOUTGLOBALA", 0 0, o0x7f2870775828;  0 drivers
o0x7f2870775858 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d5d800_0 .net "PLLOUTGLOBALB", 0 0, o0x7f2870775858;  0 drivers
o0x7f2870775888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d5a9e0_0 .net "RESETB", 0 0, o0x7f2870775888;  0 drivers
o0x7f28707758b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d57bc0_0 .net "SCLK", 0 0, o0x7f28707758b8;  0 drivers
o0x7f28707758e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d51f80_0 .net "SDI", 0 0, o0x7f28707758e8;  0 drivers
o0x7f2870775918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d4f160_0 .net "SDO", 0 0, o0x7f2870775918;  0 drivers
S_0x555556e6a810 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 4 2357;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x5555566acb20 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2372, "FIXED";
P_0x5555566acb60 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2373, "FIXED";
P_0x5555566acba0 .param/l "DIVF" 0 4 2379, C4<0000000>;
P_0x5555566acbe0 .param/l "DIVQ" 0 4 2380, C4<000>;
P_0x5555566acc20 .param/l "DIVR" 0 4 2378, C4<0000>;
P_0x5555566acc60 .param/l "ENABLE_ICEGATE" 0 4 2382, C4<0>;
P_0x5555566acca0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2384, +C4<00000000000000000000000000000001>;
P_0x5555566acce0 .param/l "FDA_FEEDBACK" 0 4 2375, C4<0000>;
P_0x5555566acd20 .param/l "FDA_RELATIVE" 0 4 2376, C4<0000>;
P_0x5555566acd60 .param/str "FEEDBACK_PATH" 0 4 2371, "SIMPLE";
P_0x5555566acda0 .param/l "FILTER_RANGE" 0 4 2381, C4<000>;
P_0x5555566acde0 .param/str "PLLOUT_SELECT" 0 4 2377, "GENCLK";
P_0x5555566ace20 .param/l "SHIFTREG_DIV_MODE" 0 4 2374, C4<0>;
P_0x5555566ace60 .param/l "TEST_MODE" 0 4 2383, C4<0>;
o0x7f2870775be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d475e0_0 .net "BYPASS", 0 0, o0x7f2870775be8;  0 drivers
o0x7f2870775c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556d447c0_0 .net "DYNAMICDELAY", 7 0, o0x7f2870775c18;  0 drivers
o0x7f2870775c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d419a0_0 .net "EXTFEEDBACK", 0 0, o0x7f2870775c48;  0 drivers
o0x7f2870775c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d41a40_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2870775c78;  0 drivers
o0x7f2870775ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d3eb80_0 .net "LOCK", 0 0, o0x7f2870775ca8;  0 drivers
o0x7f2870775cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d38f40_0 .net "PLLOUTCORE", 0 0, o0x7f2870775cd8;  0 drivers
o0x7f2870775d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d36120_0 .net "PLLOUTGLOBAL", 0 0, o0x7f2870775d08;  0 drivers
o0x7f2870775d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d154a0_0 .net "REFERENCECLK", 0 0, o0x7f2870775d38;  0 drivers
o0x7f2870775d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d12680_0 .net "RESETB", 0 0, o0x7f2870775d68;  0 drivers
o0x7f2870775d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d0f860_0 .net "SCLK", 0 0, o0x7f2870775d98;  0 drivers
o0x7f2870775dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d0ca40_0 .net "SDI", 0 0, o0x7f2870775dc8;  0 drivers
o0x7f2870775df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d06e00_0 .net "SDO", 0 0, o0x7f2870775df8;  0 drivers
S_0x555556f3d2f0 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 4 2388;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x555556f425c0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2403, "FIXED";
P_0x555556f42600 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2404, "FIXED";
P_0x555556f42640 .param/l "DIVF" 0 4 2410, C4<0000000>;
P_0x555556f42680 .param/l "DIVQ" 0 4 2411, C4<000>;
P_0x555556f426c0 .param/l "DIVR" 0 4 2409, C4<0000>;
P_0x555556f42700 .param/l "ENABLE_ICEGATE" 0 4 2413, C4<0>;
P_0x555556f42740 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2415, +C4<00000000000000000000000000000001>;
P_0x555556f42780 .param/l "FDA_FEEDBACK" 0 4 2406, C4<0000>;
P_0x555556f427c0 .param/l "FDA_RELATIVE" 0 4 2407, C4<0000>;
P_0x555556f42800 .param/str "FEEDBACK_PATH" 0 4 2402, "SIMPLE";
P_0x555556f42840 .param/l "FILTER_RANGE" 0 4 2412, C4<000>;
P_0x555556f42880 .param/str "PLLOUT_SELECT" 0 4 2408, "GENCLK";
P_0x555556f428c0 .param/l "SHIFTREG_DIV_MODE" 0 4 2405, C4<0>;
P_0x555556f42900 .param/l "TEST_MODE" 0 4 2414, C4<0>;
o0x7f2870776068 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d03fe0_0 .net "BYPASS", 0 0, o0x7f2870776068;  0 drivers
o0x7f2870776098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556cffc20_0 .net "DYNAMICDELAY", 7 0, o0x7f2870776098;  0 drivers
o0x7f28707760c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d2e540_0 .net "EXTFEEDBACK", 0 0, o0x7f28707760c8;  0 drivers
o0x7f28707760f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d2e5e0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f28707760f8;  0 drivers
o0x7f2870776128 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d2b720_0 .net "LOCK", 0 0, o0x7f2870776128;  0 drivers
o0x7f2870776158 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d28900_0 .net "PACKAGEPIN", 0 0, o0x7f2870776158;  0 drivers
o0x7f2870776188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d25ae0_0 .net "PLLOUTCORE", 0 0, o0x7f2870776188;  0 drivers
o0x7f28707761b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d1fea0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f28707761b8;  0 drivers
o0x7f28707761e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556d1d080_0 .net "RESETB", 0 0, o0x7f28707761e8;  0 drivers
o0x7f2870776218 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c78800_0 .net "SCLK", 0 0, o0x7f2870776218;  0 drivers
o0x7f2870776248 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556bfcba0_0 .net "SDI", 0 0, o0x7f2870776248;  0 drivers
o0x7f2870776278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556bf9d80_0 .net "SDO", 0 0, o0x7f2870776278;  0 drivers
S_0x555556e59350 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 4 1658;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556805360 .param/l "INIT_0" 0 4 1674, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568053a0 .param/l "INIT_1" 0 4 1675, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568053e0 .param/l "INIT_2" 0 4 1676, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805420 .param/l "INIT_3" 0 4 1677, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805460 .param/l "INIT_4" 0 4 1678, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568054a0 .param/l "INIT_5" 0 4 1679, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568054e0 .param/l "INIT_6" 0 4 1680, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805520 .param/l "INIT_7" 0 4 1681, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805560 .param/l "INIT_8" 0 4 1682, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568055a0 .param/l "INIT_9" 0 4 1683, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568055e0 .param/l "INIT_A" 0 4 1684, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805620 .param/l "INIT_B" 0 4 1685, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805660 .param/l "INIT_C" 0 4 1686, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568056a0 .param/l "INIT_D" 0 4 1687, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555568056e0 .param/l "INIT_E" 0 4 1688, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805720 .param/l "INIT_F" 0 4 1689, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556805760 .param/str "INIT_FILE" 0 4 1691, "\000";
P_0x5555568057a0 .param/l "READ_MODE" 0 4 1672, +C4<00000000000000000000000000000000>;
P_0x5555568057e0 .param/l "WRITE_MODE" 0 4 1671, +C4<00000000000000000000000000000000>;
o0x7f28707769f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555705cf30 .functor NOT 1, o0x7f28707769f8, C4<0>, C4<0>, C4<0>;
o0x7f28707764e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556c65fb0_0 .net "MASK", 15 0, o0x7f28707764e8;  0 drivers
o0x7f2870776518 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556c5d4b0_0 .net "RADDR", 10 0, o0x7f2870776518;  0 drivers
o0x7f2870776578 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c5d550_0 .net "RCLKE", 0 0, o0x7f2870776578;  0 drivers
v0x555556c55930_0 .net "RCLKN", 0 0, o0x7f28707769f8;  0 drivers
v0x555556c559d0_0 .net "RDATA", 15 0, L_0x55555705ce70;  1 drivers
o0x7f2870776608 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c52b10_0 .net "RE", 0 0, o0x7f2870776608;  0 drivers
o0x7f2870776668 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556c52bb0_0 .net "WADDR", 10 0, o0x7f2870776668;  0 drivers
o0x7f2870776698 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4fcf0_0 .net "WCLK", 0 0, o0x7f2870776698;  0 drivers
o0x7f28707766c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4fd90_0 .net "WCLKE", 0 0, o0x7f28707766c8;  0 drivers
o0x7f28707766f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556c4ced0_0 .net "WDATA", 15 0, o0x7f28707766f8;  0 drivers
o0x7f2870776758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556c4cf70_0 .net "WE", 0 0, o0x7f2870776758;  0 drivers
S_0x555556edde90 .scope module, "RAM" "SB_RAM40_4K" 4 1713, 4 1419 0, S_0x555556e59350;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555567e6f70 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e6fb0 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e6ff0 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7030 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7070 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e70b0 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e70f0 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7130 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7170 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e71b0 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e71f0 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7230 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7270 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e72b0 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e72f0 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7330 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e7370 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x5555567e73b0 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x5555567e73f0 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555556ba2410_0 .net "MASK", 15 0, o0x7f28707764e8;  alias, 0 drivers
v0x555556bcfe50_0 .net "RADDR", 10 0, o0x7f2870776518;  alias, 0 drivers
v0x555556bcd030_0 .net "RCLK", 0 0, L_0x55555705cf30;  1 drivers
v0x555556bcd0d0_0 .net "RCLKE", 0 0, o0x7f2870776578;  alias, 0 drivers
v0x555556bca210_0 .net "RDATA", 15 0, L_0x55555705ce70;  alias, 1 drivers
v0x555556bc73f0_0 .var "RDATA_I", 15 0;
v0x555556bc17b0_0 .net "RE", 0 0, o0x7f2870776608;  alias, 0 drivers
L_0x7f28706efb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556b9ee60_0 .net "RMASK_I", 15 0, L_0x7f28706efb10;  1 drivers
v0x555556b9c040_0 .net "WADDR", 10 0, o0x7f2870776668;  alias, 0 drivers
v0x555556b99220_0 .net "WCLK", 0 0, o0x7f2870776698;  alias, 0 drivers
v0x555556b935e0_0 .net "WCLKE", 0 0, o0x7f28707766c8;  alias, 0 drivers
v0x555556b907c0_0 .net "WDATA", 15 0, o0x7f28707766f8;  alias, 0 drivers
v0x555556b8d9a0_0 .net "WDATA_I", 15 0, L_0x55555705cdb0;  1 drivers
v0x555556c6e970_0 .net "WE", 0 0, o0x7f2870776758;  alias, 0 drivers
v0x555556c6bb50_0 .net "WMASK_I", 15 0, L_0x55555705ccf0;  1 drivers
v0x555556c68d30_0 .var/i "i", 31 0;
v0x555556c65f10 .array "memory", 255 0, 15 0;
E_0x555556c7b540 .event posedge, v0x555556bcd030_0;
E_0x555556e9f930 .event posedge, v0x555556b99220_0;
S_0x555556ee0cb0 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556edde90;
 .timescale -12 -12;
L_0x55555705ccf0 .functor BUFZ 16, o0x7f28707764e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556ee3ad0 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556edde90;
 .timescale -12 -12;
S_0x555556ee68f0 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556edde90;
 .timescale -12 -12;
L_0x55555705cdb0 .functor BUFZ 16, o0x7f28707766f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556ee9710 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556edde90;
 .timescale -12 -12;
L_0x55555705ce70 .functor BUFZ 16, v0x555556bc73f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556e5c170 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 4 1930;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555567fde80 .param/l "INIT_0" 0 4 1946, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fdec0 .param/l "INIT_1" 0 4 1947, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fdf00 .param/l "INIT_2" 0 4 1948, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fdf40 .param/l "INIT_3" 0 4 1949, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fdf80 .param/l "INIT_4" 0 4 1950, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fdfc0 .param/l "INIT_5" 0 4 1951, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe000 .param/l "INIT_6" 0 4 1952, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe040 .param/l "INIT_7" 0 4 1953, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe080 .param/l "INIT_8" 0 4 1954, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe0c0 .param/l "INIT_9" 0 4 1955, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe100 .param/l "INIT_A" 0 4 1956, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe140 .param/l "INIT_B" 0 4 1957, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe180 .param/l "INIT_C" 0 4 1958, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe1c0 .param/l "INIT_D" 0 4 1959, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe200 .param/l "INIT_E" 0 4 1960, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe240 .param/l "INIT_F" 0 4 1961, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567fe280 .param/str "INIT_FILE" 0 4 1963, "\000";
P_0x5555567fe2c0 .param/l "READ_MODE" 0 4 1944, +C4<00000000000000000000000000000000>;
P_0x5555567fe300 .param/l "WRITE_MODE" 0 4 1943, +C4<00000000000000000000000000000000>;
o0x7f2870777148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555705d1e0 .functor NOT 1, o0x7f2870777148, C4<0>, C4<0>, C4<0>;
o0x7f2870777178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555705d250 .functor NOT 1, o0x7f2870777178, C4<0>, C4<0>, C4<0>;
o0x7f2870776c38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556aa7ab0_0 .net "MASK", 15 0, o0x7f2870776c38;  0 drivers
o0x7f2870776c68 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556ed14e0_0 .net "RADDR", 10 0, o0x7f2870776c68;  0 drivers
o0x7f2870776cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ed1580_0 .net "RCLKE", 0 0, o0x7f2870776cc8;  0 drivers
v0x555556ece6c0_0 .net "RCLKN", 0 0, o0x7f2870777148;  0 drivers
v0x555556ece760_0 .net "RDATA", 15 0, L_0x55555705d120;  1 drivers
o0x7f2870776d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ecb8a0_0 .net "RE", 0 0, o0x7f2870776d58;  0 drivers
o0x7f2870776db8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556ecb940_0 .net "WADDR", 10 0, o0x7f2870776db8;  0 drivers
o0x7f2870776e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec8a80_0 .net "WCLKE", 0 0, o0x7f2870776e18;  0 drivers
v0x555556ec8b20_0 .net "WCLKN", 0 0, o0x7f2870777178;  0 drivers
o0x7f2870776e48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556ec5c60_0 .net "WDATA", 15 0, o0x7f2870776e48;  0 drivers
o0x7f2870776ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ec5d00_0 .net "WE", 0 0, o0x7f2870776ea8;  0 drivers
S_0x555556eec530 .scope module, "RAM" "SB_RAM40_4K" 4 1985, 4 1419 0, S_0x555556e5c170;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555567e2e70 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e2eb0 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e2ef0 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e2f30 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e2f70 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e2fb0 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e2ff0 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e3030 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e3070 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e30b0 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e30f0 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e3130 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e3170 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e31b0 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e31f0 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e3230 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567e3270 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x5555567e32b0 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x5555567e32f0 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555556f565f0_0 .net "MASK", 15 0, o0x7f2870776c38;  alias, 0 drivers
v0x555556b5a880_0 .net "RADDR", 10 0, o0x7f2870776c68;  alias, 0 drivers
v0x555556ae7580_0 .net "RCLK", 0 0, L_0x55555705d1e0;  1 drivers
v0x555556ae7620_0 .net "RCLKE", 0 0, o0x7f2870776cc8;  alias, 0 drivers
v0x555556f0cbe0_0 .net "RDATA", 15 0, L_0x55555705d120;  alias, 1 drivers
v0x555556f0c590_0 .var "RDATA_I", 15 0;
v0x555556ef3b40_0 .net "RE", 0 0, o0x7f2870776d58;  alias, 0 drivers
L_0x7f28706efb58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556ef3c00_0 .net "RMASK_I", 15 0, L_0x7f28706efb58;  1 drivers
v0x555556eda090_0 .net "WADDR", 10 0, o0x7f2870776db8;  alias, 0 drivers
v0x555556e872b0_0 .net "WCLK", 0 0, L_0x55555705d250;  1 drivers
v0x555556e87370_0 .net "WCLKE", 0 0, o0x7f2870776e18;  alias, 0 drivers
v0x555556ea2320_0 .net "WDATA", 15 0, o0x7f2870776e48;  alias, 0 drivers
v0x555556e6e9b0_0 .net "WDATA_I", 15 0, L_0x55555705d060;  1 drivers
v0x555556ea1090_0 .net "WE", 0 0, o0x7f2870776ea8;  alias, 0 drivers
v0x555556ea1150_0 .net "WMASK_I", 15 0, L_0x55555705cfa0;  1 drivers
v0x555556e9faf0_0 .var/i "i", 31 0;
v0x555556aa7a10 .array "memory", 255 0, 15 0;
E_0x555556e870d0 .event posedge, v0x555556ae7580_0;
E_0x555556ed2000 .event posedge, v0x555556e872b0_0;
S_0x555556f083f0 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556eec530;
 .timescale -12 -12;
L_0x55555705cfa0 .functor BUFZ 16, o0x7f2870776c38, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556c7aaf0 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556eec530;
 .timescale -12 -12;
S_0x555556ef6f30 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556eec530;
 .timescale -12 -12;
L_0x55555705d060 .functor BUFZ 16, o0x7f2870776e48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556ef9d50 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556eec530;
 .timescale -12 -12;
L_0x55555705d120 .functor BUFZ 16, v0x555556f0c590_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556e5ef90 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 4 1794;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555556771dc0 .param/l "INIT_0" 0 4 1810, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771e00 .param/l "INIT_1" 0 4 1811, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771e40 .param/l "INIT_2" 0 4 1812, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771e80 .param/l "INIT_3" 0 4 1813, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771ec0 .param/l "INIT_4" 0 4 1814, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771f00 .param/l "INIT_5" 0 4 1815, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771f40 .param/l "INIT_6" 0 4 1816, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771f80 .param/l "INIT_7" 0 4 1817, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556771fc0 .param/l "INIT_8" 0 4 1818, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556772000 .param/l "INIT_9" 0 4 1819, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556772040 .param/l "INIT_A" 0 4 1820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556772080 .param/l "INIT_B" 0 4 1821, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567720c0 .param/l "INIT_C" 0 4 1822, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556772100 .param/l "INIT_D" 0 4 1823, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556772140 .param/l "INIT_E" 0 4 1824, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556772180 .param/l "INIT_F" 0 4 1825, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555567721c0 .param/str "INIT_FILE" 0 4 1827, "\000";
P_0x555556772200 .param/l "READ_MODE" 0 4 1808, +C4<00000000000000000000000000000000>;
P_0x555556772240 .param/l "WRITE_MODE" 0 4 1807, +C4<00000000000000000000000000000000>;
o0x7f28707778c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555705d500 .functor NOT 1, o0x7f28707778c8, C4<0>, C4<0>, C4<0>;
o0x7f28707773b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556e96190_0 .net "MASK", 15 0, o0x7f28707773b8;  0 drivers
o0x7f28707773e8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556e904b0_0 .net "RADDR", 10 0, o0x7f28707773e8;  0 drivers
o0x7f2870777418 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e8d690_0 .net "RCLK", 0 0, o0x7f2870777418;  0 drivers
o0x7f2870777448 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e8a870_0 .net "RCLKE", 0 0, o0x7f2870777448;  0 drivers
v0x555556e87f00_0 .net "RDATA", 15 0, L_0x55555705d440;  1 drivers
o0x7f28707774d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e87c70_0 .net "RE", 0 0, o0x7f28707774d8;  0 drivers
o0x7f2870777538 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556e877c0_0 .net "WADDR", 10 0, o0x7f2870777538;  0 drivers
o0x7f2870777598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e6d9b0_0 .net "WCLKE", 0 0, o0x7f2870777598;  0 drivers
v0x555556e6ab90_0 .net "WCLKN", 0 0, o0x7f28707778c8;  0 drivers
o0x7f28707775c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556e6ac30_0 .net "WDATA", 15 0, o0x7f28707775c8;  0 drivers
o0x7f2870777628 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e67d70_0 .net "WE", 0 0, o0x7f2870777628;  0 drivers
S_0x555556efcb70 .scope module, "RAM" "SB_RAM40_4K" 4 1849, 4 1419 0, S_0x555556e5ef90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555567709c0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770a00 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770a40 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770a80 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770ac0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770b00 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770b40 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770b80 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770bc0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770c00 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770c40 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770c80 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770cc0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770d00 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770d40 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770d80 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555556770dc0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555556770e00 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555556770e40 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555556e7d890_0 .net "MASK", 15 0, o0x7f28707773b8;  alias, 0 drivers
v0x555556e7d950_0 .net "RADDR", 10 0, o0x7f28707773e8;  alias, 0 drivers
v0x555556e7aa70_0 .net "RCLK", 0 0, o0x7f2870777418;  alias, 0 drivers
v0x555556e77c50_0 .net "RCLKE", 0 0, o0x7f2870777448;  alias, 0 drivers
v0x555556e77cf0_0 .net "RDATA", 15 0, L_0x55555705d440;  alias, 1 drivers
v0x555556e74e30_0 .var "RDATA_I", 15 0;
v0x555556e72010_0 .net "RE", 0 0, o0x7f28707774d8;  alias, 0 drivers
L_0x7f28706efba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556e720d0_0 .net "RMASK_I", 15 0, L_0x7f28706efba0;  1 drivers
v0x555556e6f6f0_0 .net "WADDR", 10 0, o0x7f2870777538;  alias, 0 drivers
v0x555556e6f3d0_0 .net "WCLK", 0 0, L_0x55555705d500;  1 drivers
v0x555556e6f490_0 .net "WCLKE", 0 0, o0x7f2870777598;  alias, 0 drivers
v0x555556e6ef20_0 .net "WDATA", 15 0, o0x7f28707775c8;  alias, 0 drivers
v0x555556e9eb50_0 .net "WDATA_I", 15 0, L_0x55555705d380;  1 drivers
v0x555556e9bd30_0 .net "WE", 0 0, o0x7f2870777628;  alias, 0 drivers
v0x555556e9bdf0_0 .net "WMASK_I", 15 0, L_0x55555705d2c0;  1 drivers
v0x555556e98f10_0 .var/i "i", 31 0;
v0x555556e960f0 .array "memory", 255 0, 15 0;
E_0x555556e807c0 .event posedge, v0x555556e7aa70_0;
E_0x555556dd2320 .event posedge, v0x555556e6f3d0_0;
S_0x555556eff990 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556efcb70;
 .timescale -12 -12;
L_0x55555705d2c0 .functor BUFZ 16, o0x7f28707773b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556f027b0 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556efcb70;
 .timescale -12 -12;
S_0x555556f055d0 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556efcb70;
 .timescale -12 -12;
L_0x55555705d380 .functor BUFZ 16, o0x7f28707775c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556a53980 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556efcb70;
 .timescale -12 -12;
L_0x55555705d440 .functor BUFZ 16, v0x555556e74e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556e61db0 .scope module, "SB_RGBA_DRV" "SB_RGBA_DRV" 4 2624;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CURREN";
    .port_info 1 /INPUT 1 "RGBLEDEN";
    .port_info 2 /INPUT 1 "RGB0PWM";
    .port_info 3 /INPUT 1 "RGB1PWM";
    .port_info 4 /INPUT 1 "RGB2PWM";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x555556b98da0 .param/str "CURRENT_MODE" 0 4 2634, "0b0";
P_0x555556b98de0 .param/str "RGB0_CURRENT" 0 4 2635, "0b000000";
P_0x555556b98e20 .param/str "RGB1_CURRENT" 0 4 2636, "0b000000";
P_0x555556b98e60 .param/str "RGB2_CURRENT" 0 4 2637, "0b000000";
o0x7f2870777b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e64f50_0 .net "CURREN", 0 0, o0x7f2870777b08;  0 drivers
o0x7f2870777b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e62130_0 .net "RGB0", 0 0, o0x7f2870777b38;  0 drivers
o0x7f2870777b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e621f0_0 .net "RGB0PWM", 0 0, o0x7f2870777b68;  0 drivers
o0x7f2870777b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e5f310_0 .net "RGB1", 0 0, o0x7f2870777b98;  0 drivers
o0x7f2870777bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e5f3d0_0 .net "RGB1PWM", 0 0, o0x7f2870777bc8;  0 drivers
o0x7f2870777bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e5c4f0_0 .net "RGB2", 0 0, o0x7f2870777bf8;  0 drivers
o0x7f2870777c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e5c5b0_0 .net "RGB2PWM", 0 0, o0x7f2870777c28;  0 drivers
o0x7f2870777c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e596d0_0 .net "RGBLEDEN", 0 0, o0x7f2870777c58;  0 drivers
S_0x555556e64bd0 .scope module, "SB_RGB_DRV" "SB_RGB_DRV" 4 2648;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "RGBLEDEN";
    .port_info 1 /INPUT 1 "RGB0PWM";
    .port_info 2 /INPUT 1 "RGB1PWM";
    .port_info 3 /INPUT 1 "RGB2PWM";
    .port_info 4 /INPUT 1 "RGBPU";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x555556b9bbc0 .param/str "CURRENT_MODE" 0 4 2658, "0b0";
P_0x555556b9bc00 .param/str "RGB0_CURRENT" 0 4 2659, "0b000000";
P_0x555556b9bc40 .param/str "RGB1_CURRENT" 0 4 2660, "0b000000";
P_0x555556b9bc80 .param/str "RGB2_CURRENT" 0 4 2661, "0b000000";
o0x7f2870777e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e56b20_0 .net "RGB0", 0 0, o0x7f2870777e08;  0 drivers
o0x7f2870777e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e56830_0 .net "RGB0PWM", 0 0, o0x7f2870777e38;  0 drivers
o0x7f2870777e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e568f0_0 .net "RGB1", 0 0, o0x7f2870777e68;  0 drivers
o0x7f2870777e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3d670_0 .net "RGB1PWM", 0 0, o0x7f2870777e98;  0 drivers
o0x7f2870777ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3d730_0 .net "RGB2", 0 0, o0x7f2870777ec8;  0 drivers
o0x7f2870777ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3a850_0 .net "RGB2PWM", 0 0, o0x7f2870777ef8;  0 drivers
o0x7f2870777f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f3a8f0_0 .net "RGBLEDEN", 0 0, o0x7f2870777f28;  0 drivers
o0x7f2870777f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f37a30_0 .net "RGBPU", 0 0, o0x7f2870777f58;  0 drivers
S_0x555556e679f0 .scope module, "SB_SPI" "SB_SPI" 4 2708;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "MI";
    .port_info 20 /INPUT 1 "SI";
    .port_info 21 /INPUT 1 "SCKI";
    .port_info 22 /INPUT 1 "SCSNI";
    .port_info 23 /OUTPUT 1 "SBDATO7";
    .port_info 24 /OUTPUT 1 "SBDATO6";
    .port_info 25 /OUTPUT 1 "SBDATO5";
    .port_info 26 /OUTPUT 1 "SBDATO4";
    .port_info 27 /OUTPUT 1 "SBDATO3";
    .port_info 28 /OUTPUT 1 "SBDATO2";
    .port_info 29 /OUTPUT 1 "SBDATO1";
    .port_info 30 /OUTPUT 1 "SBDATO0";
    .port_info 31 /OUTPUT 1 "SBACKO";
    .port_info 32 /OUTPUT 1 "SPIIRQ";
    .port_info 33 /OUTPUT 1 "SPIWKUP";
    .port_info 34 /OUTPUT 1 "SO";
    .port_info 35 /OUTPUT 1 "SOE";
    .port_info 36 /OUTPUT 1 "MO";
    .port_info 37 /OUTPUT 1 "MOE";
    .port_info 38 /OUTPUT 1 "SCKO";
    .port_info 39 /OUTPUT 1 "SCKOE";
    .port_info 40 /OUTPUT 1 "MCSNO3";
    .port_info 41 /OUTPUT 1 "MCSNO2";
    .port_info 42 /OUTPUT 1 "MCSNO1";
    .port_info 43 /OUTPUT 1 "MCSNO0";
    .port_info 44 /OUTPUT 1 "MCSNOE3";
    .port_info 45 /OUTPUT 1 "MCSNOE2";
    .port_info 46 /OUTPUT 1 "MCSNOE1";
    .port_info 47 /OUTPUT 1 "MCSNOE0";
P_0x555556b41e50 .param/str "BUS_ADDR74" 0 4 2758, "0b0000";
o0x7f2870778108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f34c10_0 .net "MCSNO0", 0 0, o0x7f2870778108;  0 drivers
o0x7f2870778138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f31df0_0 .net "MCSNO1", 0 0, o0x7f2870778138;  0 drivers
o0x7f2870778168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f31eb0_0 .net "MCSNO2", 0 0, o0x7f2870778168;  0 drivers
o0x7f2870778198 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f2efd0_0 .net "MCSNO3", 0 0, o0x7f2870778198;  0 drivers
o0x7f28707781c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f2f090_0 .net "MCSNOE0", 0 0, o0x7f28707781c8;  0 drivers
o0x7f28707781f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f2c1b0_0 .net "MCSNOE1", 0 0, o0x7f28707781f8;  0 drivers
o0x7f2870778228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f2c270_0 .net "MCSNOE2", 0 0, o0x7f2870778228;  0 drivers
o0x7f2870778258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f29390_0 .net "MCSNOE3", 0 0, o0x7f2870778258;  0 drivers
o0x7f2870778288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f29430_0 .net "MI", 0 0, o0x7f2870778288;  0 drivers
o0x7f28707782b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f26980_0 .net "MO", 0 0, o0x7f28707782b8;  0 drivers
o0x7f28707782e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f26a40_0 .net "MOE", 0 0, o0x7f28707782e8;  0 drivers
o0x7f2870778318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f26660_0 .net "SBACKO", 0 0, o0x7f2870778318;  0 drivers
o0x7f2870778348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f26720_0 .net "SBADRI0", 0 0, o0x7f2870778348;  0 drivers
o0x7f2870778378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f261b0_0 .net "SBADRI1", 0 0, o0x7f2870778378;  0 drivers
o0x7f28707783a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f26250_0 .net "SBADRI2", 0 0, o0x7f28707783a8;  0 drivers
o0x7f28707783d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f24630_0 .net "SBADRI3", 0 0, o0x7f28707783d8;  0 drivers
o0x7f2870778408 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f246f0_0 .net "SBADRI4", 0 0, o0x7f2870778408;  0 drivers
o0x7f2870778438 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f1e9f0_0 .net "SBADRI5", 0 0, o0x7f2870778438;  0 drivers
o0x7f2870778468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f1eab0_0 .net "SBADRI6", 0 0, o0x7f2870778468;  0 drivers
o0x7f2870778498 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f1bbd0_0 .net "SBADRI7", 0 0, o0x7f2870778498;  0 drivers
o0x7f28707784c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f1bc90_0 .net "SBCLKI", 0 0, o0x7f28707784c8;  0 drivers
o0x7f28707784f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f18db0_0 .net "SBDATI0", 0 0, o0x7f28707784f8;  0 drivers
o0x7f2870778528 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f18e70_0 .net "SBDATI1", 0 0, o0x7f2870778528;  0 drivers
o0x7f2870778558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f15f90_0 .net "SBDATI2", 0 0, o0x7f2870778558;  0 drivers
o0x7f2870778588 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f16030_0 .net "SBDATI3", 0 0, o0x7f2870778588;  0 drivers
o0x7f28707785b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f13170_0 .net "SBDATI4", 0 0, o0x7f28707785b8;  0 drivers
o0x7f28707785e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f13230_0 .net "SBDATI5", 0 0, o0x7f28707785e8;  0 drivers
o0x7f2870778618 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f10350_0 .net "SBDATI6", 0 0, o0x7f2870778618;  0 drivers
o0x7f2870778648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f10410_0 .net "SBDATI7", 0 0, o0x7f2870778648;  0 drivers
o0x7f2870778678 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0d940_0 .net "SBDATO0", 0 0, o0x7f2870778678;  0 drivers
o0x7f28707786a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0d9e0_0 .net "SBDATO1", 0 0, o0x7f28707786a8;  0 drivers
o0x7f28707786d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0d620_0 .net "SBDATO2", 0 0, o0x7f28707786d8;  0 drivers
o0x7f2870778708 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0d6e0_0 .net "SBDATO3", 0 0, o0x7f2870778708;  0 drivers
o0x7f2870778738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0d170_0 .net "SBDATO4", 0 0, o0x7f2870778738;  0 drivers
o0x7f2870778768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f0d230_0 .net "SBDATO5", 0 0, o0x7f2870778768;  0 drivers
o0x7f2870778798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef24f0_0 .net "SBDATO6", 0 0, o0x7f2870778798;  0 drivers
o0x7f28707787c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef2590_0 .net "SBDATO7", 0 0, o0x7f28707787c8;  0 drivers
o0x7f28707787f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eef6d0_0 .net "SBRWI", 0 0, o0x7f28707787f8;  0 drivers
o0x7f2870778828 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eef790_0 .net "SBSTBI", 0 0, o0x7f2870778828;  0 drivers
o0x7f2870778858 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eec8b0_0 .net "SCKI", 0 0, o0x7f2870778858;  0 drivers
o0x7f2870778888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556eec970_0 .net "SCKO", 0 0, o0x7f2870778888;  0 drivers
o0x7f28707788b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee9a90_0 .net "SCKOE", 0 0, o0x7f28707788b8;  0 drivers
o0x7f28707788e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee9b30_0 .net "SCSNI", 0 0, o0x7f28707788e8;  0 drivers
o0x7f2870778918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee6c70_0 .net "SI", 0 0, o0x7f2870778918;  0 drivers
o0x7f2870778948 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee6d30_0 .net "SO", 0 0, o0x7f2870778948;  0 drivers
o0x7f2870778978 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee3e50_0 .net "SOE", 0 0, o0x7f2870778978;  0 drivers
o0x7f28707789a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee3f10_0 .net "SPIIRQ", 0 0, o0x7f28707789a8;  0 drivers
o0x7f28707789d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ee1030_0 .net "SPIWKUP", 0 0, o0x7f28707789d8;  0 drivers
S_0x555556f242b0 .scope module, "SB_SPRAM256KA" "SB_SPRAM256KA" 4 2532;
 .timescale -12 -12;
    .port_info 0 /INPUT 14 "ADDRESS";
    .port_info 1 /INPUT 16 "DATAIN";
    .port_info 2 /INPUT 4 "MASKWREN";
    .port_info 3 /INPUT 1 "WREN";
    .port_info 4 /INPUT 1 "CHIPSELECT";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "STANDBY";
    .port_info 7 /INPUT 1 "SLEEP";
    .port_info 8 /INPUT 1 "POWEROFF";
    .port_info 9 /OUTPUT 16 "DATAOUT";
o0x7f2870779458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55555705d610 .functor OR 1, o0x7f2870779458, L_0x55555705d570, C4<0>, C4<0>;
o0x7f2870779308 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x555556ede210_0 .net "ADDRESS", 13 0, o0x7f2870779308;  0 drivers
o0x7f2870779338 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556edb620_0 .net "CHIPSELECT", 0 0, o0x7f2870779338;  0 drivers
o0x7f2870779368 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556edb6e0_0 .net "CLOCK", 0 0, o0x7f2870779368;  0 drivers
o0x7f2870779398 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556edb210_0 .net "DATAIN", 15 0, o0x7f2870779398;  0 drivers
v0x555556edab30_0 .var "DATAOUT", 15 0;
o0x7f28707793f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555556f0b590_0 .net "MASKWREN", 3 0, o0x7f28707793f8;  0 drivers
o0x7f2870779428 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f08770_0 .net "POWEROFF", 0 0, o0x7f2870779428;  0 drivers
v0x555556f08830_0 .net "SLEEP", 0 0, o0x7f2870779458;  0 drivers
o0x7f2870779488 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f05950_0 .net "STANDBY", 0 0, o0x7f2870779488;  0 drivers
o0x7f28707794b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556f059f0_0 .net "WREN", 0 0, o0x7f28707794b8;  0 drivers
v0x555556f02b30_0 .net *"_ivl_1", 0 0, L_0x55555705d570;  1 drivers
v0x555556f02bf0_0 .var/i "i", 31 0;
v0x555556effd10 .array "mem", 16383 0, 15 0;
v0x555556effdb0_0 .net "off", 0 0, L_0x55555705d610;  1 drivers
E_0x555556e38ee0 .event posedge, v0x555556effdb0_0, v0x555556edb6e0_0;
E_0x555556e33b30 .event negedge, v0x555556f08770_0;
L_0x55555705d570 .reduce/nor o0x7f2870779428;
S_0x555556f29010 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 4 2525;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "BOOT";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 1 "S0";
o0x7f2870779758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556efcef0_0 .net "BOOT", 0 0, o0x7f2870779758;  0 drivers
o0x7f2870779788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556efa0d0_0 .net "S0", 0 0, o0x7f2870779788;  0 drivers
o0x7f28707797b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556efa190_0 .net "S1", 0 0, o0x7f28707797b8;  0 drivers
S_0x555556f2be30 .scope module, "c_reg" "c_reg" 6 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "i_C";
    .port_info 3 /INPUT 16 "i_CpS";
    .port_info 4 /INPUT 16 "i_CmS";
    .port_info 5 /OUTPUT 16 "o_C";
    .port_info 6 /OUTPUT 16 "o_CpS";
    .port_info 7 /OUTPUT 16 "o_CmS";
P_0x555556781d50 .param/l "MSB" 0 6 1, +C4<00000000000000000000000000010000>;
L_0x55555705d6d0 .functor BUFZ 16, v0x555556ef4580_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705d740 .functor BUFZ 16, v0x555556ef48a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55555705d7b0 .functor BUFZ 16, v0x555556ef7370_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f2870779878 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556ef72b0_0 .net "clk", 0 0, o0x7f2870779878;  0 drivers
v0x555556ef7370_0 .var "cos_minus_sin", 15 0;
v0x555556ef48a0_0 .var "cos_plus_sin", 15 0;
v0x555556ef4580_0 .var "cosinus", 15 0;
o0x7f2870779938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556ef40d0_0 .net "i_C", 15 0, o0x7f2870779938;  0 drivers
o0x7f2870779968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556e05f40_0 .net "i_CmS", 15 0, o0x7f2870779968;  0 drivers
o0x7f2870779998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556e516e0_0 .net "i_CpS", 15 0, o0x7f2870779998;  0 drivers
v0x555556e51090_0 .net "o_C", 15 0, L_0x55555705d6d0;  1 drivers
v0x555556dece20_0 .net "o_CmS", 15 0, L_0x55555705d7b0;  1 drivers
v0x555556e386a0_0 .net "o_CpS", 15 0, L_0x55555705d740;  1 drivers
o0x7f2870779a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556e38050_0 .net "we", 0 0, o0x7f2870779a58;  0 drivers
E_0x555556e019d0 .event posedge, v0x555556ef72b0_0;
S_0x555556f2ec50 .scope module, "slowmpy" "slowmpy" 7 45;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_stb";
    .port_info 3 /INPUT 9 "i_a";
    .port_info 4 /INPUT 9 "i_b";
    .port_info 5 /INPUT 1 "i_aux";
    .port_info 6 /OUTPUT 1 "o_busy";
    .port_info 7 /OUTPUT 1 "o_done";
    .port_info 8 /OUTPUT 18 "o_p";
    .port_info 9 /OUTPUT 1 "o_aux";
P_0x555556ba1800 .param/l "LGNA" 0 7 47, +C4<00000000000000000000000000000100>;
P_0x555556ba1840 .param/l "NA" 0 7 48, C4<01001>;
P_0x555556ba1880 .param/l "NB" 1 7 50, C4<01001>;
P_0x555556ba18c0 .param/l "OPT_SIGNED" 0 7 49, C4<1>;
v0x555556e1f630_0 .net *"_ivl_0", 31 0, L_0x55555705d880;  1 drivers
L_0x7f28706efc78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556e1efe0_0 .net/2u *"_ivl_10", 8 0, L_0x7f28706efc78;  1 drivers
L_0x7f28706efbe8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556e06590_0 .net *"_ivl_3", 27 0, L_0x7f28706efbe8;  1 drivers
L_0x7f28706efc30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556e06650_0 .net/2u *"_ivl_4", 31 0, L_0x7f28706efc30;  1 drivers
v0x555556decae0_0 .net *"_ivl_9", 0 0, L_0x55555705dba0;  1 drivers
v0x555556d99d00_0 .var "almost_done", 0 0;
v0x555556d99dc0_0 .var "aux", 0 0;
v0x555556db4d70_0 .var "count", 3 0;
o0x7f2870779d88 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x555556d81370_0 .net/s "i_a", 8 0, o0x7f2870779d88;  0 drivers
o0x7f2870779db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db3ae0_0 .net "i_aux", 0 0, o0x7f2870779db8;  0 drivers
o0x7f2870779de8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x555556db3ba0_0 .net/s "i_b", 8 0, o0x7f2870779de8;  0 drivers
o0x7f2870779e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db2540_0 .net "i_clk", 0 0, o0x7f2870779e18;  0 drivers
o0x7f2870779e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556db2600_0 .net "i_reset", 0 0, o0x7f2870779e48;  0 drivers
o0x7f2870779e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556a6a0f0_0 .net "i_stb", 0 0, o0x7f2870779e78;  0 drivers
v0x555556a6a1b0_0 .var "o_aux", 0 0;
v0x555556dc7a50_0 .var "o_busy", 0 0;
v0x555556dc7af0_0 .var "o_done", 0 0;
v0x555556de3f30_0 .var/s "o_p", 17 0;
v0x555556de1110_0 .var "p_a", 8 0;
v0x555556dde2f0_0 .var "p_b", 8 0;
v0x555556ddb4d0_0 .var "partial", 17 0;
v0x555556dd86b0_0 .net "pre_done", 0 0, L_0x55555705da30;  1 drivers
v0x555556dd8770_0 .net "pwire", 8 0, L_0x55555705dc70;  1 drivers
E_0x555556df8f70 .event posedge, v0x555556db2540_0;
L_0x55555705d880 .concat [ 4 28 0 0], v0x555556db4d70_0, L_0x7f28706efbe8;
L_0x55555705da30 .cmp/eq 32, L_0x55555705d880, L_0x7f28706efc30;
L_0x55555705dba0 .part v0x555556dde2f0_0, 0, 1;
L_0x55555705dc70 .functor MUXZ 9, L_0x7f28706efc78, v0x555556de1110_0, L_0x55555705dba0, C4<>;
S_0x555556f31a70 .scope module, "top" "top" 8 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "PIN_9";
    .port_info 2 /OUTPUT 1 "PIN_2";
    .port_info 3 /OUTPUT 1 "PIN_7";
    .port_info 4 /OUTPUT 1 "PIN_1";
    .port_info 5 /OUTPUT 1 "PIN_14";
    .port_info 6 /OUTPUT 1 "PIN_15";
    .port_info 7 /OUTPUT 1 "PIN_16";
    .port_info 8 /OUTPUT 1 "PIN_21";
P_0x555556f73100 .param/l "MSB" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x555556f73140 .param/l "N" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x5555571289f0 .functor BUFZ 1, v0x555557030a90_0, C4<0>, C4<0>, C4<0>;
o0x7f287077a8f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570394e0_0 .net "CLK", 0 0, o0x7f287077a8f8;  0 drivers
o0x7f287075a338 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570395a0_0 .net "PIN_1", 0 0, o0x7f287075a338;  0 drivers
v0x555557039660_0 .net "PIN_14", 0 0, v0x555557036030_0;  1 drivers
v0x555557039700_0 .net "PIN_15", 0 0, v0x5555570360f0_0;  1 drivers
v0x5555570397a0_0 .net "PIN_16", 0 0, L_0x555557127d20;  1 drivers
o0x7f287075a368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570398e0_0 .net "PIN_2", 0 0, o0x7f287075a368;  0 drivers
v0x555557039980_0 .net "PIN_21", 0 0, L_0x5555571289f0;  1 drivers
o0x7f287075a3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557039a40_0 .net "PIN_7", 0 0, o0x7f287075a3c8;  0 drivers
o0x7f287075a3f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555557039b00_0 .net "PIN_9", 0 0, o0x7f287075a3f8;  0 drivers
v0x555557039c50_0 .var "addr_count", 2 0;
v0x555557039d30_0 .var "count", 20 0;
v0x555557039e10_0 .var "insert_data", 0 0;
v0x555557039eb0_0 .net "w_addr_count", 2 0, v0x555557039c50_0;  1 drivers
v0x555557039fc0_0 .net "w_data_sinus", 15 0, v0x555557031ad0_0;  1 drivers
v0x55555703a0d0_0 .net "w_fft_out", 127 0, L_0x5555571273f0;  1 drivers
v0x55555703a1e0_0 .net "w_start_spi", 0 0, v0x555557030a90_0;  1 drivers
S_0x555556f3a4d0 .scope module, "fft_block" "fft" 8 19, 9 1 0, S_0x555556f31a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 1 "insert_data";
    .port_info 4 /OUTPUT 128 "data_out";
    .port_info 5 /OUTPUT 1 "fft_finish";
P_0x555556de0d90 .param/l "CALC_FFT" 1 9 64, C4<10>;
P_0x555556de0dd0 .param/l "DATA_IN" 1 9 63, C4<01>;
P_0x555556de0e10 .param/l "DATA_OUT" 1 9 65, C4<11>;
P_0x555556de0e50 .param/l "IDLE" 1 9 62, C4<00>;
P_0x555556de0e90 .param/l "MSB" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x555556de0ed0 .param/l "N" 0 9 1, +C4<00000000000000000000000000001000>;
L_0x5555571273f0 .functor BUFZ 128, L_0x5555571250c0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x555557030660_0 .net "addr", 2 0, v0x555557039c50_0;  alias, 1 drivers
v0x555557030760_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555557030820_0 .var "counter_N", 2 0;
v0x5555570308c0_0 .net "data_in", 15 0, v0x555557031ad0_0;  alias, 1 drivers
v0x555557030960_0 .net "data_out", 127 0, L_0x5555571273f0;  alias, 1 drivers
v0x555557030a90_0 .var "fft_finish", 0 0;
v0x555557030b50_0 .var "fill_regs", 0 0;
v0x555557030c40_0 .net "insert_data", 0 0, v0x555557039e10_0;  1 drivers
v0x555557030ce0_0 .var "sel_in", 0 0;
v0x555557030d80_0 .var "stage", 1 0;
v0x555557030e20_0 .var "start_calc", 0 0;
v0x555557030ec0_0 .var "state", 1 0;
v0x555557030f80_0 .net "w_addr", 2 0, v0x555556dcfc50_0;  1 drivers
v0x555557031040_0 .net "w_calc_finish", 0 0, L_0x5555571255b0;  1 drivers
v0x5555570310e0_0 .net "w_fft_in", 15 0, v0x555556dc43d0_0;  1 drivers
v0x5555570311a0_0 .net "w_fft_out", 127 0, L_0x5555571250c0;  1 drivers
v0x555557031260_0 .net "w_mux_out", 15 0, v0x555556db8b50_0;  1 drivers
v0x555557031430_0 .var "we_regs", 0 0;
L_0x5555571272b0 .concat [ 16 16 0 0], v0x555557031ad0_0, v0x555556db8b50_0;
L_0x555557127350 .concat [ 3 3 0 0], v0x555557030820_0, v0x555557039c50_0;
S_0x555556de3bb0 .scope module, "mux_addr_sel" "mux" 9 54, 10 1 0, S_0x555556f3a4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 6 "data_bus";
    .port_info 2 /OUTPUT 3 "data_out";
P_0x555556e1ffa0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000000011>;
P_0x555556e1ffe0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x555556dd2a70_0 .net "data_bus", 5 0, L_0x555557127350;  1 drivers
v0x555556dcfc50_0 .var "data_out", 2 0;
v0x555556dcce30_0 .var/i "i", 31 0;
v0x555556dca010_0 .net "sel", 0 0, v0x555557039e10_0;  alias, 1 drivers
E_0x555556cf06c0 .event anyedge, v0x555556dca010_0, v0x555556dd2a70_0;
S_0x555556de9240 .scope module, "mux_data_in" "mux" 9 47, 10 1 0, S_0x555556f3a4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x555556e90580 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x555556e905c0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x555556dc71f0_0 .net "data_bus", 31 0, L_0x5555571272b0;  1 drivers
v0x555556dc43d0_0 .var "data_out", 15 0;
v0x555556dc15b0_0 .var/i "i", 31 0;
v0x555556dbe790_0 .net "sel", 0 0, v0x555557030ce0_0;  1 drivers
E_0x555556cdf200 .event anyedge, v0x555556dbe790_0, v0x555556dc71f0_0;
S_0x555556a55d90 .scope module, "mux_fft_out" "mux" 9 38, 10 1 0, S_0x555556f3a4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x555556e7ab40 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x555556e7ab80 .param/l "N" 0 10 2, +C4<00000000000000000000000000001000>;
v0x555556dbb970_0 .net "data_bus", 127 0, L_0x5555571250c0;  alias, 1 drivers
v0x555556db8b50_0 .var "data_out", 15 0;
v0x555556db5f60_0 .var/i "i", 31 0;
v0x555556db5b50_0 .net "sel", 2 0, v0x555557030820_0;  1 drivers
E_0x555556ccaf20 .event anyedge, v0x555556db5b50_0, v0x555556dbb970_0;
S_0x555556a561d0 .scope module, "reg_stage" "fft_reg_stage" 9 25, 11 1 0, S_0x555556f3a4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fill_regs";
    .port_info 2 /INPUT 1 "we_regs";
    .port_info 3 /INPUT 1 "start_calc";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 3 "addr_counter";
    .port_info 6 /INPUT 2 "stage";
    .port_info 7 /OUTPUT 128 "fft_data_out";
    .port_info 8 /OUTPUT 1 "calc_finish";
P_0x555556f66ef0 .param/l "MSB" 0 11 2, +C4<00000000000000000000000000010000>;
P_0x555556f66f30 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
v0x55555702f070_0 .net "addr_counter", 2 0, v0x555556dcfc50_0;  alias, 1 drivers
v0x55555702f1a0_0 .net "calc_finish", 0 0, L_0x5555571255b0;  alias, 1 drivers
v0x55555702f260_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x55555702f540_0 .net "data_in", 15 0, v0x555556dc43d0_0;  alias, 1 drivers
v0x55555702f630_0 .net "fft_data_out", 127 0, L_0x5555571250c0;  alias, 1 drivers
v0x55555702f770_0 .net "fill_regs", 0 0, v0x555557030b50_0;  1 drivers
v0x55555702f810_0 .net "stage", 1 0, v0x555557030d80_0;  1 drivers
v0x55555702f900_0 .net "start_calc", 0 0, v0x555557030e20_0;  1 drivers
v0x55555702f9a0_0 .net "w_c_in", 15 0, v0x555556d7d700_0;  1 drivers
v0x55555702fa40_0 .net "w_c_map_addr", 1 0, L_0x555557126740;  1 drivers
v0x55555702fb50_0 .net "w_c_reg", 31 0, L_0x555557125a20;  1 drivers
v0x55555702fc60_0 .net "w_cms_in", 15 0, v0x555556d74ca0_0;  1 drivers
v0x55555702fd70_0 .net "w_cms_reg", 35 0, L_0x555557125ec0;  1 drivers
v0x55555702fe80_0 .net "w_cps_in", 15 0, v0x555556d6f060_0;  1 drivers
v0x55555702ff90_0 .net "w_cps_reg", 35 0, L_0x555557125c70;  1 drivers
v0x5555570300a0_0 .net "w_dv_mapper", 0 0, L_0x555557126610;  1 drivers
v0x555557030140_0 .net "w_index_out", 2 0, L_0x555557100330;  1 drivers
v0x555557030230_0 .net "w_input_regs", 127 0, L_0x555557126ac0;  1 drivers
v0x555557030340_0 .net "w_we_c_map", 0 0, L_0x5555571266d0;  1 drivers
v0x555557030430_0 .net "we_regs", 0 0, v0x555557031430_0;  1 drivers
L_0x555557126110 .part v0x555556d7d700_0, 0, 8;
L_0x5555571261b0 .part v0x555556d6f060_0, 0, 9;
L_0x555557126250 .part v0x555556d74ca0_0, 0, 9;
S_0x555556a567f0 .scope module, "c_data" "c_rom_bank" 11 40, 12 1 0, S_0x555556a561d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "c_in";
    .port_info 3 /INPUT 9 "cps_in";
    .port_info 4 /INPUT 9 "cms_in";
    .port_info 5 /INPUT 2 "addr";
    .port_info 6 /OUTPUT 32 "c_out";
    .port_info 7 /OUTPUT 36 "cps_out";
    .port_info 8 /OUTPUT 36 "cms_out";
P_0x555556c27d70 .param/l "MSB" 0 12 2, +C4<00000000000000000000000000001000>;
P_0x555556c27db0 .param/l "N" 0 12 1, +C4<00000000000000000000000000001000>;
v0x555556d81ee0_0 .net "addr", 1 0, L_0x555557126740;  alias, 1 drivers
v0x555556d818e0_0 .net "c_in", 7 0, L_0x555557126110;  1 drivers
v0x555556db15a0_0 .net "c_out", 31 0, L_0x555557125a20;  alias, 1 drivers
v0x555556dae780_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556dae840_0 .net "cms_in", 8 0, L_0x555557126250;  1 drivers
v0x555556dab960_0 .net "cms_out", 35 0, L_0x555557125ec0;  alias, 1 drivers
v0x555556da8b40 .array "cos_minus_sin", 0 3, 8 0;
v0x555556da5d20 .array "cos_plus_sin", 0 3, 8 0;
v0x555556da2f00 .array "cosinus", 0 3, 7 0;
v0x555556da00e0_0 .net "cps_in", 8 0, L_0x5555571261b0;  1 drivers
v0x555556d9d2c0_0 .net "cps_out", 35 0, L_0x555557125c70;  alias, 1 drivers
v0x555556d9a950_0 .net "we", 0 0, L_0x5555571266d0;  alias, 1 drivers
E_0x555556cbdd30 .event negedge, v0x555556dae780_0;
v0x555556da2f00_0 .array/port v0x555556da2f00, 0;
v0x555556da2f00_1 .array/port v0x555556da2f00, 1;
v0x555556da2f00_2 .array/port v0x555556da2f00, 2;
v0x555556da2f00_3 .array/port v0x555556da2f00, 3;
L_0x555557125a20 .concat8 [ 8 8 8 8], v0x555556da2f00_0, v0x555556da2f00_1, v0x555556da2f00_2, v0x555556da2f00_3;
v0x555556da5d20_0 .array/port v0x555556da5d20, 0;
v0x555556da5d20_1 .array/port v0x555556da5d20, 1;
v0x555556da5d20_2 .array/port v0x555556da5d20, 2;
v0x555556da5d20_3 .array/port v0x555556da5d20, 3;
L_0x555557125c70 .concat8 [ 9 9 9 9], v0x555556da5d20_0, v0x555556da5d20_1, v0x555556da5d20_2, v0x555556da5d20_3;
v0x555556da8b40_0 .array/port v0x555556da8b40, 0;
v0x555556da8b40_1 .array/port v0x555556da8b40, 1;
v0x555556da8b40_2 .array/port v0x555556da8b40, 2;
v0x555556da8b40_3 .array/port v0x555556da8b40, 3;
L_0x555557125ec0 .concat8 [ 9 9 9 9], v0x555556da8b40_0, v0x555556da8b40_1, v0x555556da8b40_2, v0x555556da8b40_3;
S_0x555556ddb150 .scope generate, "genblk1[0]" "genblk1[0]" 12 32, 12 32 0, S_0x555556a567f0;
 .timescale -12 -12;
P_0x555556cb52d0 .param/l "i" 0 12 32, +C4<00>;
v0x555556db5350_0 .net *"_ivl_2", 7 0, v0x555556da2f00_0;  1 drivers
v0x555556db5410_0 .net *"_ivl_5", 8 0, v0x555556da5d20_0;  1 drivers
v0x555556d98d40_0 .net *"_ivl_8", 8 0, v0x555556da8b40_0;  1 drivers
S_0x555556dc6e70 .scope generate, "genblk1[1]" "genblk1[1]" 12 32, 12 32 0, S_0x555556a567f0;
 .timescale -12 -12;
P_0x555556cac7a0 .param/l "i" 0 12 32, +C4<01>;
v0x555556d95f20_0 .net *"_ivl_2", 7 0, v0x555556da2f00_1;  1 drivers
v0x555556d93100_0 .net *"_ivl_5", 8 0, v0x555556da5d20_1;  1 drivers
v0x555556d902e0_0 .net *"_ivl_8", 8 0, v0x555556da8b40_1;  1 drivers
S_0x555556dc9c90 .scope generate, "genblk1[2]" "genblk1[2]" 12 32, 12 32 0, S_0x555556a567f0;
 .timescale -12 -12;
P_0x555556c84130 .param/l "i" 0 12 32, +C4<010>;
v0x555556d8d4c0_0 .net *"_ivl_2", 7 0, v0x555556da2f00_2;  1 drivers
v0x555556d8a6a0_0 .net *"_ivl_5", 8 0, v0x555556da5d20_2;  1 drivers
v0x555556d87880_0 .net *"_ivl_8", 8 0, v0x555556da8b40_2;  1 drivers
S_0x555556dccab0 .scope generate, "genblk1[3]" "genblk1[3]" 12 32, 12 32 0, S_0x555556a567f0;
 .timescale -12 -12;
P_0x555556c7e4f0 .param/l "i" 0 12 32, +C4<011>;
v0x555556d84a60_0 .net *"_ivl_2", 7 0, v0x555556da2f00_3;  1 drivers
v0x555556d82140_0 .net *"_ivl_5", 8 0, v0x555556da5d20_3;  1 drivers
v0x555556d81e20_0 .net *"_ivl_8", 8 0, v0x555556da8b40_3;  1 drivers
S_0x555556dcf8d0 .scope module, "c_map" "c_mapper" 11 54, 13 1 0, S_0x555556a561d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 2 "stage";
    .port_info 3 /OUTPUT 1 "dv";
    .port_info 4 /OUTPUT 1 "o_we";
    .port_info 5 /OUTPUT 16 "c_out";
    .port_info 6 /OUTPUT 16 "cps_out";
    .port_info 7 /OUTPUT 16 "cms_out";
    .port_info 8 /OUTPUT 2 "addr_out";
P_0x555556d9a6c0 .param/l "DATA_OUT" 1 13 16, C4<1>;
P_0x555556d9a700 .param/l "IDLE" 1 13 15, C4<0>;
P_0x555556d9a740 .param/l "MSB" 0 13 2, +C4<00000000000000000000000000010000>;
P_0x555556d9a780 .param/l "N" 0 13 1, +C4<00000000000000000000000000001000>;
L_0x555557126610 .functor BUFZ 1, v0x555556e44840_0, C4<0>, C4<0>, C4<0>;
L_0x5555571266d0 .functor BUFZ 1, v0x555556e38c00_0, C4<0>, C4<0>, C4<0>;
L_0x555557126740 .functor BUFZ 2, v0x555556e47660_0, C4<00>, C4<00>, C4<00>;
L_0x7f28706f0140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556d6c240_0 .net/2u *"_ivl_0", 0 0, L_0x7f28706f0140;  1 drivers
L_0x7f28706f0188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556d69720_0 .net/2u *"_ivl_4", 0 0, L_0x7f28706f0188;  1 drivers
L_0x7f28706f01d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556d694c0_0 .net/2u *"_ivl_8", 0 0, L_0x7f28706f01d0;  1 drivers
v0x555556d69580_0 .net "addr_out", 1 0, L_0x555557126740;  alias, 1 drivers
v0x555556e500c0_0 .net "c_out", 15 0, v0x555556d7d700_0;  alias, 1 drivers
v0x555556e4d2a0_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556e4a480_0 .net "cms_out", 15 0, v0x555556d74ca0_0;  alias, 1 drivers
v0x555556e47660_0 .var "count_data", 1 0;
v0x555556e47700_0 .net "cps_out", 15 0, v0x555556d6f060_0;  alias, 1 drivers
v0x555556e44840_0 .var "data_valid", 0 0;
v0x555556e448e0_0 .net "dv", 0 0, L_0x555557126610;  alias, 1 drivers
v0x555556e41a20_0 .var/i "i", 31 0;
v0x555556e3ec00_0 .net "o_we", 0 0, L_0x5555571266d0;  alias, 1 drivers
v0x555556e3eca0_0 .net "stage", 1 0, v0x555557030d80_0;  alias, 1 drivers
v0x555556e3bde0_0 .var "stage_data", 1 0;
v0x555556e393d0_0 .net "start", 0 0, v0x555557030b50_0;  alias, 1 drivers
v0x555556e39490_0 .var "state", 1 0;
v0x555556e38c00_0 .var "we", 0 0;
E_0x555556d35170 .event posedge, v0x555556dae780_0;
L_0x5555571262f0 .concat [ 1 2 0 0], L_0x7f28706f0140, v0x555556e3bde0_0;
L_0x5555571263e0 .concat [ 1 2 0 0], L_0x7f28706f0188, v0x555556e3bde0_0;
L_0x555557126520 .concat [ 1 2 0 0], L_0x7f28706f01d0, v0x555556e3bde0_0;
S_0x555556dd26f0 .scope module, "c_rom" "ROM_c" 13 68, 5 1 0, S_0x555556dcf8d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555556d9a210_0 .net "addr", 2 0, L_0x5555571262f0;  1 drivers
v0x555556d80520 .array "data", 0 7, 15 0;
v0x555556d7d700_0 .var "out", 15 0;
v0x555556d80520_0 .array/port v0x555556d80520, 0;
v0x555556d80520_1 .array/port v0x555556d80520, 1;
v0x555556d80520_2 .array/port v0x555556d80520, 2;
E_0x555556d116d0/0 .event anyedge, v0x555556d9a210_0, v0x555556d80520_0, v0x555556d80520_1, v0x555556d80520_2;
v0x555556d80520_3 .array/port v0x555556d80520, 3;
v0x555556d80520_4 .array/port v0x555556d80520, 4;
v0x555556d80520_5 .array/port v0x555556d80520, 5;
v0x555556d80520_6 .array/port v0x555556d80520, 6;
E_0x555556d116d0/1 .event anyedge, v0x555556d80520_3, v0x555556d80520_4, v0x555556d80520_5, v0x555556d80520_6;
v0x555556d80520_7 .array/port v0x555556d80520, 7;
E_0x555556d116d0/2 .event anyedge, v0x555556d80520_7;
E_0x555556d116d0 .event/or E_0x555556d116d0/0, E_0x555556d116d0/1, E_0x555556d116d0/2;
S_0x555556dd5510 .scope module, "cms_rom" "ROM_cms" 13 80, 5 53 0, S_0x555556dcf8d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555556d7a8e0_0 .net "addr", 2 0, L_0x555557126520;  1 drivers
v0x555556d77ac0 .array "data", 0 7, 15 0;
v0x555556d74ca0_0 .var "out", 15 0;
v0x555556d77ac0_0 .array/port v0x555556d77ac0, 0;
v0x555556d77ac0_1 .array/port v0x555556d77ac0, 1;
v0x555556d77ac0_2 .array/port v0x555556d77ac0, 2;
E_0x555556d005a0/0 .event anyedge, v0x555556d7a8e0_0, v0x555556d77ac0_0, v0x555556d77ac0_1, v0x555556d77ac0_2;
v0x555556d77ac0_3 .array/port v0x555556d77ac0, 3;
v0x555556d77ac0_4 .array/port v0x555556d77ac0, 4;
v0x555556d77ac0_5 .array/port v0x555556d77ac0, 5;
v0x555556d77ac0_6 .array/port v0x555556d77ac0, 6;
E_0x555556d005a0/1 .event anyedge, v0x555556d77ac0_3, v0x555556d77ac0_4, v0x555556d77ac0_5, v0x555556d77ac0_6;
v0x555556d77ac0_7 .array/port v0x555556d77ac0, 7;
E_0x555556d005a0/2 .event anyedge, v0x555556d77ac0_7;
E_0x555556d005a0 .event/or E_0x555556d005a0/0, E_0x555556d005a0/1, E_0x555556d005a0/2;
S_0x555556dd8330 .scope module, "cps_rom" "ROM_cps" 13 74, 5 36 0, S_0x555556dcf8d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555556d71e80_0 .net "addr", 2 0, L_0x5555571263e0;  1 drivers
v0x555556d71f40 .array "data", 0 7, 15 0;
v0x555556d6f060_0 .var "out", 15 0;
v0x555556d71f40_0 .array/port v0x555556d71f40, 0;
v0x555556d71f40_1 .array/port v0x555556d71f40, 1;
v0x555556d71f40_2 .array/port v0x555556d71f40, 2;
E_0x555556d1eef0/0 .event anyedge, v0x555556d71e80_0, v0x555556d71f40_0, v0x555556d71f40_1, v0x555556d71f40_2;
v0x555556d71f40_3 .array/port v0x555556d71f40, 3;
v0x555556d71f40_4 .array/port v0x555556d71f40, 4;
v0x555556d71f40_5 .array/port v0x555556d71f40, 5;
v0x555556d71f40_6 .array/port v0x555556d71f40, 6;
E_0x555556d1eef0/1 .event anyedge, v0x555556d71f40_3, v0x555556d71f40_4, v0x555556d71f40_5, v0x555556d71f40_6;
v0x555556d71f40_7 .array/port v0x555556d71f40, 7;
E_0x555556d1eef0/2 .event anyedge, v0x555556d71f40_7;
E_0x555556d1eef0 .event/or E_0x555556d1eef0/0, E_0x555556d1eef0/1, E_0x555556d1eef0/2;
S_0x555556dc4050 .scope module, "idx_map" "index_mapper" 11 80, 14 1 0, S_0x555556a561d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "index_in";
    .port_info 1 /INPUT 2 "stage";
    .port_info 2 /OUTPUT 3 "index_out";
P_0x555556c59e50 .param/l "MSB" 0 14 1, +C4<00000000000000000000000000000011>;
P_0x555556c59e90 .param/l "N" 0 14 1, +C4<00000000000000000000000000001000>;
L_0x555557100330 .functor BUFZ 3, v0x555556e289e0_0, C4<000>, C4<000>, C4<000>;
v0x555556e37080_0 .var/i "i", 31 0;
v0x555556e34260_0 .net "index_in", 2 0, v0x555556dcfc50_0;  alias, 1 drivers
v0x555556e31440_0 .net "index_out", 2 0, L_0x555557100330;  alias, 1 drivers
v0x555556e2e620_0 .net "stage", 1 0, v0x555557030d80_0;  alias, 1 drivers
v0x555556e2b800_0 .var "stage_plus", 1 0;
v0x555556e289e0_0 .var "tmp", 2 0;
E_0x555556bf0370 .event anyedge, v0x555556e3eca0_0, v0x555556e2b800_0, v0x555556dcfc50_0;
S_0x555556d92d80 .scope module, "input_regs" "reg_array" 11 69, 15 1 0, S_0x555556a561d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 16 "data";
    .port_info 4 /OUTPUT 128 "data_out";
P_0x555556bbb460 .param/l "MSB" 0 15 1, +C4<00000000000000000000000000010000>;
P_0x555556bbb4a0 .param/l "N" 0 15 1, +C4<00000000000000000000000000001000>;
v0x555556dfc4e0_0 .net "addr", 2 0, L_0x555557100330;  alias, 1 drivers
v0x555556df96c0_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556df68a0_0 .net "data", 15 0, v0x555556dc43d0_0;  alias, 1 drivers
v0x555556df6940_0 .net "data_out", 127 0, L_0x555557126ac0;  alias, 1 drivers
v0x555556df3a80 .array "regs", 0 7, 15 0;
L_0x7f28706f0218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556df0c60_0 .net "we", 0 0, L_0x7f28706f0218;  1 drivers
v0x555556df3a80_0 .array/port v0x555556df3a80, 0;
v0x555556df3a80_1 .array/port v0x555556df3a80, 1;
v0x555556df3a80_2 .array/port v0x555556df3a80, 2;
v0x555556df3a80_3 .array/port v0x555556df3a80, 3;
LS_0x555557126ac0_0_0 .concat8 [ 16 16 16 16], v0x555556df3a80_0, v0x555556df3a80_1, v0x555556df3a80_2, v0x555556df3a80_3;
v0x555556df3a80_4 .array/port v0x555556df3a80, 4;
v0x555556df3a80_5 .array/port v0x555556df3a80, 5;
v0x555556df3a80_6 .array/port v0x555556df3a80, 6;
v0x555556df3a80_7 .array/port v0x555556df3a80, 7;
LS_0x555557126ac0_0_4 .concat8 [ 16 16 16 16], v0x555556df3a80_4, v0x555556df3a80_5, v0x555556df3a80_6, v0x555556df3a80_7;
L_0x555557126ac0 .concat8 [ 64 64 0 0], LS_0x555557126ac0_0_0, LS_0x555557126ac0_0_4;
S_0x555556d95ba0 .scope generate, "genblk1[0]" "genblk1[0]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556bdeeb0 .param/l "i" 0 15 23, +C4<00>;
v0x555556e25bc0_0 .net *"_ivl_2", 15 0, v0x555556df3a80_0;  1 drivers
S_0x555556d989c0 .scope generate, "genblk1[1]" "genblk1[1]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556bd6540 .param/l "i" 0 15 23, +C4<01>;
v0x555556e22da0_0 .net *"_ivl_2", 15 0, v0x555556df3a80_1;  1 drivers
S_0x555556db87d0 .scope generate, "genblk1[2]" "genblk1[2]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556bb0a00 .param/l "i" 0 15 23, +C4<010>;
v0x555556e20390_0 .net *"_ivl_2", 15 0, v0x555556df3a80_2;  1 drivers
S_0x555556dbb5f0 .scope generate, "genblk1[3]" "genblk1[3]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556ba5180 .param/l "i" 0 15 23, +C4<011>;
v0x555556e20070_0 .net *"_ivl_2", 15 0, v0x555556df3a80_3;  1 drivers
S_0x555556dbe410 .scope generate, "genblk1[4]" "genblk1[4]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556bc9260 .param/l "i" 0 15 23, +C4<0100>;
v0x555556e1fbc0_0 .net *"_ivl_2", 15 0, v0x555556df3a80_4;  1 drivers
S_0x555556dc1230 .scope generate, "genblk1[5]" "genblk1[5]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556bc3620 .param/l "i" 0 15 23, +C4<0101>;
v0x555556e04f40_0 .net *"_ivl_2", 15 0, v0x555556df3a80_5;  1 drivers
S_0x555556d8ff60 .scope generate, "genblk1[6]" "genblk1[6]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556bbb360 .param/l "i" 0 15 23, +C4<0110>;
v0x555556e02120_0 .net *"_ivl_2", 15 0, v0x555556df3a80_6;  1 drivers
S_0x555556dab5e0 .scope generate, "genblk1[7]" "genblk1[7]" 15 23, 15 23 0, S_0x555556d92d80;
 .timescale -12 -12;
P_0x555556b98270 .param/l "i" 0 15 23, +C4<0111>;
v0x555556dff300_0 .net *"_ivl_2", 15 0, v0x555556df3a80_7;  1 drivers
S_0x555556dae400 .scope module, "test_fft_stage" "fft_stage" 11 27, 16 1 0, S_0x555556a561d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start_calc";
    .port_info 2 /INPUT 128 "input_regs";
    .port_info 3 /INPUT 32 "c_regs";
    .port_info 4 /INPUT 36 "cps_regs";
    .port_info 5 /INPUT 36 "cms_regs";
    .port_info 6 /OUTPUT 128 "output_data";
    .port_info 7 /OUTPUT 1 "data_valid";
P_0x555556b86940 .param/l "MSB" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x555556b86980 .param/l "MSB_IN" 0 16 2, +C4<00000000000000000000000000010000>;
P_0x555556b869c0 .param/l "N" 0 16 1, +C4<00000000000000000000000000001000>;
v0x55555702e770_0 .net "c_regs", 31 0, L_0x555557125a20;  alias, 1 drivers
v0x55555702e880_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x55555702e920_0 .net "cms_regs", 35 0, L_0x555557125ec0;  alias, 1 drivers
v0x55555702ea20_0 .net "cps_regs", 35 0, L_0x555557125c70;  alias, 1 drivers
v0x55555702eaf0_0 .net "data_valid", 0 0, L_0x5555571255b0;  alias, 1 drivers
v0x55555702eb90_0 .net "input_regs", 127 0, L_0x555557126ac0;  alias, 1 drivers
v0x55555702ec30_0 .net "output_data", 127 0, L_0x5555571250c0;  alias, 1 drivers
v0x55555702ed00_0 .net "start_calc", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x55555702eeb0_0 .net "w_dv", 3 0, L_0x555557124d10;  1 drivers
L_0x55555708f7d0 .part L_0x555557126ac0, 0, 8;
L_0x55555708f870 .part L_0x555557126ac0, 8, 8;
L_0x55555708f9a0 .part L_0x555557126ac0, 64, 8;
L_0x55555708fa40 .part L_0x555557126ac0, 72, 8;
L_0x55555708fae0 .part L_0x555557125a20, 0, 8;
L_0x55555708fb80 .part L_0x555557125c70, 0, 9;
L_0x55555708fc20 .part L_0x555557125ec0, 0, 9;
L_0x5555570c12b0 .part L_0x555557126ac0, 16, 8;
L_0x5555570c13a0 .part L_0x555557126ac0, 24, 8;
L_0x5555570c1550 .part L_0x555557126ac0, 80, 8;
L_0x5555570c1650 .part L_0x555557126ac0, 88, 8;
L_0x5555570c16f0 .part L_0x555557125a20, 8, 8;
L_0x5555570c1800 .part L_0x555557125c70, 9, 9;
L_0x5555570c1930 .part L_0x555557125ec0, 9, 9;
L_0x5555570f2f40 .part L_0x555557126ac0, 32, 8;
L_0x5555570f2fe0 .part L_0x555557126ac0, 40, 8;
L_0x5555570f3110 .part L_0x555557126ac0, 96, 8;
L_0x5555570f31b0 .part L_0x555557126ac0, 104, 8;
L_0x5555570f32f0 .part L_0x555557125a20, 16, 8;
L_0x5555570f3390 .part L_0x555557125c70, 18, 9;
L_0x5555570f3250 .part L_0x555557125ec0, 18, 9;
L_0x555557124790 .part L_0x555557126ac0, 48, 8;
L_0x5555570f3430 .part L_0x555557126ac0, 56, 8;
L_0x555557124b00 .part L_0x555557126ac0, 112, 8;
L_0x555557124830 .part L_0x555557126ac0, 120, 8;
L_0x555557124c70 .part L_0x555557125a20, 24, 8;
L_0x555557124ba0 .part L_0x555557125c70, 27, 9;
L_0x555557124df0 .part L_0x555557125ec0, 27, 9;
L_0x555557124d10 .concat8 [ 1 1 1 1], v0x555556e75df0_0, v0x5555566c9ef0_0, v0x555556fce210_0, v0x55555702b730_0;
LS_0x5555571250c0_0_0 .concat8 [ 8 8 8 8], v0x555556e8e620_0, v0x555556e8e560_0, v0x55555679a2b0_0, v0x55555679a1f0_0;
LS_0x5555571250c0_0_4 .concat8 [ 8 8 8 8], v0x555556fcfd40_0, v0x555556fcfc80_0, v0x55555702d220_0, v0x55555702d160_0;
LS_0x5555571250c0_0_8 .concat8 [ 8 8 8 8], v0x555556e70240_0, v0x555556e70160_0, v0x555556745140_0, v0x555556745060_0;
LS_0x5555571250c0_0_12 .concat8 [ 8 8 8 8], v0x555556fce810_0, v0x555556fce730_0, v0x55555702bd30_0, v0x55555702bc50_0;
L_0x5555571250c0 .concat8 [ 32 32 32 32], LS_0x5555571250c0_0_0, LS_0x5555571250c0_0_4, LS_0x5555571250c0_0_8, LS_0x5555571250c0_0_12;
L_0x5555571255b0 .part L_0x555557124d10, 0, 1;
S_0x555556db1220 .scope generate, "bfs[0]" "bfs[0]" 16 20, 16 20 0, S_0x555556dae400;
 .timescale -12 -12;
P_0x555556c59d50 .param/l "i" 0 16 20, +C4<00>;
S_0x555556d846e0 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x555556db1220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555556e955d0_0 .net "A_im", 7 0, L_0x55555708f870;  1 drivers
v0x555556e956d0_0 .net "A_re", 7 0, L_0x55555708f7d0;  1 drivers
v0x555556e91380_0 .net "B_im", 7 0, L_0x55555708fa40;  1 drivers
v0x555556e91480_0 .net "B_re", 7 0, L_0x55555708f9a0;  1 drivers
v0x555556e927b0_0 .net "C_minus_S", 8 0, L_0x55555708fc20;  1 drivers
v0x555556e928a0_0 .net "C_plus_S", 8 0, L_0x55555708fb80;  1 drivers
v0x555556e8e560_0 .var "D_im", 7 0;
v0x555556e8e620_0 .var "D_re", 7 0;
v0x555556e8f990_0 .net "E_im", 7 0, v0x555556e70160_0;  1 drivers
v0x555556e8fa80_0 .net "E_re", 7 0, v0x555556e70240_0;  1 drivers
v0x555556e8b740_0 .net *"_ivl_13", 0 0, L_0x5555570841f0;  1 drivers
v0x555556e8b800_0 .net *"_ivl_17", 0 0, L_0x555557084420;  1 drivers
v0x555556e8cb70_0 .net *"_ivl_21", 0 0, L_0x555557089870;  1 drivers
v0x555556e8cc50_0 .net *"_ivl_25", 0 0, L_0x555557089a20;  1 drivers
v0x555556e88970_0 .net *"_ivl_29", 0 0, L_0x55555708ef40;  1 drivers
v0x555556e88a50_0 .net *"_ivl_33", 0 0, L_0x55555708f110;  1 drivers
v0x555556e89d50_0 .net *"_ivl_5", 0 0, L_0x55555707ecb0;  1 drivers
v0x555556e89df0_0 .net *"_ivl_9", 0 0, L_0x55555707ee90;  1 drivers
v0x555556e6ba60_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556e6bb00_0 .net "data_valid", 0 0, v0x555556e75df0_0;  1 drivers
v0x555556e6ce90_0 .net "i_C", 7 0, L_0x55555708fae0;  1 drivers
v0x555556e6cf50_0 .var "r_D_re", 7 0;
v0x555556e68c40_0 .net "start_calc", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x555556e68d10_0 .net "w_d_im", 8 0, L_0x5555570836e0;  1 drivers
v0x555556e6a070_0 .net "w_d_re", 8 0, L_0x55555707e210;  1 drivers
v0x555556e6a140_0 .net "w_e_im", 8 0, L_0x555557088db0;  1 drivers
v0x555556e65e20_0 .net "w_e_re", 8 0, L_0x55555708e480;  1 drivers
v0x555556e65ef0_0 .net "w_neg_b_im", 7 0, L_0x55555708f630;  1 drivers
v0x555556e67250_0 .net "w_neg_b_re", 7 0, L_0x55555708f400;  1 drivers
L_0x555557079b90 .part L_0x55555708e480, 1, 8;
L_0x555557079c30 .part L_0x555557088db0, 1, 8;
L_0x55555707ecb0 .part L_0x55555708f7d0, 7, 1;
L_0x55555707ed50 .concat [ 8 1 0 0], L_0x55555708f7d0, L_0x55555707ecb0;
L_0x55555707ee90 .part L_0x55555708f9a0, 7, 1;
L_0x55555707ef80 .concat [ 8 1 0 0], L_0x55555708f9a0, L_0x55555707ee90;
L_0x5555570841f0 .part L_0x55555708f870, 7, 1;
L_0x555557084290 .concat [ 8 1 0 0], L_0x55555708f870, L_0x5555570841f0;
L_0x555557084420 .part L_0x55555708fa40, 7, 1;
L_0x555557084510 .concat [ 8 1 0 0], L_0x55555708fa40, L_0x555557084420;
L_0x555557089870 .part L_0x55555708f870, 7, 1;
L_0x555557089910 .concat [ 8 1 0 0], L_0x55555708f870, L_0x555557089870;
L_0x555557089a20 .part L_0x55555708f630, 7, 1;
L_0x555557089b10 .concat [ 8 1 0 0], L_0x55555708f630, L_0x555557089a20;
L_0x55555708ef40 .part L_0x55555708f7d0, 7, 1;
L_0x55555708efe0 .concat [ 8 1 0 0], L_0x55555708f7d0, L_0x55555708ef40;
L_0x55555708f110 .part L_0x55555708f400, 7, 1;
L_0x55555708f200 .concat [ 8 1 0 0], L_0x55555708f400, L_0x55555708f110;
S_0x555556d87500 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c49100 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556cbb660_0 .net "answer", 8 0, L_0x5555570836e0;  alias, 1 drivers
v0x555556cb8840_0 .net "carry", 8 0, L_0x555557083d90;  1 drivers
v0x555556cb5a20_0 .net "carry_out", 0 0, L_0x555557083a80;  1 drivers
v0x555556cb5ac0_0 .net "input1", 8 0, L_0x555557084290;  1 drivers
v0x555556cb2c00_0 .net "input2", 8 0, L_0x555557084510;  1 drivers
L_0x55555707f1f0 .part L_0x555557084290, 0, 1;
L_0x55555707f290 .part L_0x555557084510, 0, 1;
L_0x55555707f8c0 .part L_0x555557084290, 1, 1;
L_0x55555707f960 .part L_0x555557084510, 1, 1;
L_0x55555707fa90 .part L_0x555557083d90, 0, 1;
L_0x555557080140 .part L_0x555557084290, 2, 1;
L_0x5555570802b0 .part L_0x555557084510, 2, 1;
L_0x5555570803e0 .part L_0x555557083d90, 1, 1;
L_0x555557080a50 .part L_0x555557084290, 3, 1;
L_0x555557080c10 .part L_0x555557084510, 3, 1;
L_0x555557080dd0 .part L_0x555557083d90, 2, 1;
L_0x5555570812f0 .part L_0x555557084290, 4, 1;
L_0x555557081490 .part L_0x555557084510, 4, 1;
L_0x5555570815c0 .part L_0x555557083d90, 3, 1;
L_0x555557081ba0 .part L_0x555557084290, 5, 1;
L_0x555557081cd0 .part L_0x555557084510, 5, 1;
L_0x555557081e90 .part L_0x555557083d90, 4, 1;
L_0x5555570824a0 .part L_0x555557084290, 6, 1;
L_0x555557082670 .part L_0x555557084510, 6, 1;
L_0x555557082710 .part L_0x555557083d90, 5, 1;
L_0x5555570825d0 .part L_0x555557084290, 7, 1;
L_0x555557082e60 .part L_0x555557084510, 7, 1;
L_0x555557082840 .part L_0x555557083d90, 6, 1;
L_0x5555570835b0 .part L_0x555557084290, 8, 1;
L_0x555557083010 .part L_0x555557084510, 8, 1;
L_0x555557083840 .part L_0x555557083d90, 7, 1;
LS_0x5555570836e0_0_0 .concat8 [ 1 1 1 1], L_0x55555707f070, L_0x55555707f3a0, L_0x55555707fc30, L_0x5555570805d0;
LS_0x5555570836e0_0_4 .concat8 [ 1 1 1 1], L_0x555557080f70, L_0x555557081780, L_0x555557082030, L_0x555557082960;
LS_0x5555570836e0_0_8 .concat8 [ 1 0 0 0], L_0x555557083140;
L_0x5555570836e0 .concat8 [ 4 4 1 0], LS_0x5555570836e0_0_0, LS_0x5555570836e0_0_4, LS_0x5555570836e0_0_8;
LS_0x555557083d90_0_0 .concat8 [ 1 1 1 1], L_0x55555707f0e0, L_0x55555707f7b0, L_0x555557080030, L_0x555557080940;
LS_0x555557083d90_0_4 .concat8 [ 1 1 1 1], L_0x5555570811e0, L_0x555557081a90, L_0x555557082390, L_0x555557082cc0;
LS_0x555557083d90_0_8 .concat8 [ 1 0 0 0], L_0x5555570834a0;
L_0x555557083d90 .concat8 [ 4 4 1 0], LS_0x555557083d90_0_0, LS_0x555557083d90_0_4, LS_0x555557083d90_0_8;
L_0x555557083a80 .part L_0x555557083d90, 8, 1;
S_0x555556d8a320 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556c1fa20 .param/l "i" 0 18 14, +C4<00>;
S_0x555556d8d140 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556d8a320;
 .timescale -12 -12;
S_0x555556da87c0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556d8d140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555707f070 .functor XOR 1, L_0x55555707f1f0, L_0x55555707f290, C4<0>, C4<0>;
L_0x55555707f0e0 .functor AND 1, L_0x55555707f1f0, L_0x55555707f290, C4<1>, C4<1>;
v0x555556dee070_0 .net "c", 0 0, L_0x55555707f0e0;  1 drivers
v0x555556dedc60_0 .net "s", 0 0, L_0x55555707f070;  1 drivers
v0x555556dedd20_0 .net "x", 0 0, L_0x55555707f1f0;  1 drivers
v0x555556ded580_0 .net "y", 0 0, L_0x55555707f290;  1 drivers
S_0x555556d7a560 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556c3b8e0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556d7d380 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d7a560;
 .timescale -12 -12;
S_0x555556d801a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d7d380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707f330 .functor XOR 1, L_0x55555707f8c0, L_0x55555707f960, C4<0>, C4<0>;
L_0x55555707f3a0 .functor XOR 1, L_0x55555707f330, L_0x55555707fa90, C4<0>, C4<0>;
L_0x55555707f460 .functor AND 1, L_0x55555707f960, L_0x55555707fa90, C4<1>, C4<1>;
L_0x55555707f570 .functor AND 1, L_0x55555707f8c0, L_0x55555707f960, C4<1>, C4<1>;
L_0x55555707f630 .functor OR 1, L_0x55555707f460, L_0x55555707f570, C4<0>, C4<0>;
L_0x55555707f740 .functor AND 1, L_0x55555707f8c0, L_0x55555707fa90, C4<1>, C4<1>;
L_0x55555707f7b0 .functor OR 1, L_0x55555707f630, L_0x55555707f740, C4<0>, C4<0>;
v0x555556e1dfe0_0 .net *"_ivl_0", 0 0, L_0x55555707f330;  1 drivers
v0x555556e1b1c0_0 .net *"_ivl_10", 0 0, L_0x55555707f740;  1 drivers
v0x555556e183a0_0 .net *"_ivl_4", 0 0, L_0x55555707f460;  1 drivers
v0x555556e18460_0 .net *"_ivl_6", 0 0, L_0x55555707f570;  1 drivers
v0x555556e15580_0 .net *"_ivl_8", 0 0, L_0x55555707f630;  1 drivers
v0x555556e12760_0 .net "c_in", 0 0, L_0x55555707fa90;  1 drivers
v0x555556e12820_0 .net "c_out", 0 0, L_0x55555707f7b0;  1 drivers
v0x555556e0f940_0 .net "s", 0 0, L_0x55555707f3a0;  1 drivers
v0x555556e0fa00_0 .net "x", 0 0, L_0x55555707f8c0;  1 drivers
v0x555556e0cb20_0 .net "y", 0 0, L_0x55555707f960;  1 drivers
S_0x555556d9cf40 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556c27c70 .param/l "i" 0 18 14, +C4<010>;
S_0x555556d9fd60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d9cf40;
 .timescale -12 -12;
S_0x555556da2b80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d9fd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707fbc0 .functor XOR 1, L_0x555557080140, L_0x5555570802b0, C4<0>, C4<0>;
L_0x55555707fc30 .functor XOR 1, L_0x55555707fbc0, L_0x5555570803e0, C4<0>, C4<0>;
L_0x55555707fca0 .functor AND 1, L_0x5555570802b0, L_0x5555570803e0, C4<1>, C4<1>;
L_0x55555707fdb0 .functor AND 1, L_0x555557080140, L_0x5555570802b0, C4<1>, C4<1>;
L_0x55555707fe70 .functor OR 1, L_0x55555707fca0, L_0x55555707fdb0, C4<0>, C4<0>;
L_0x55555707ff80 .functor AND 1, L_0x555557080140, L_0x5555570803e0, C4<1>, C4<1>;
L_0x555557080030 .functor OR 1, L_0x55555707fe70, L_0x55555707ff80, C4<0>, C4<0>;
v0x555556e09d00_0 .net *"_ivl_0", 0 0, L_0x55555707fbc0;  1 drivers
v0x555556e072f0_0 .net *"_ivl_10", 0 0, L_0x55555707ff80;  1 drivers
v0x555556e06fd0_0 .net *"_ivl_4", 0 0, L_0x55555707fca0;  1 drivers
v0x555556e07090_0 .net *"_ivl_6", 0 0, L_0x55555707fdb0;  1 drivers
v0x555556e06b20_0 .net *"_ivl_8", 0 0, L_0x55555707fe70;  1 drivers
v0x555556d18a60_0 .net "c_in", 0 0, L_0x5555570803e0;  1 drivers
v0x555556d18b20_0 .net "c_out", 0 0, L_0x555557080030;  1 drivers
v0x555556d64200_0 .net "s", 0 0, L_0x55555707fc30;  1 drivers
v0x555556d642c0_0 .net "x", 0 0, L_0x555557080140;  1 drivers
v0x555556d63bb0_0 .net "y", 0 0, L_0x5555570802b0;  1 drivers
S_0x555556da59a0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556b3e000 .param/l "i" 0 18 14, +C4<011>;
S_0x555556d77740 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556da59a0;
 .timescale -12 -12;
S_0x555556e4a100 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d77740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557080560 .functor XOR 1, L_0x555557080a50, L_0x555557080c10, C4<0>, C4<0>;
L_0x5555570805d0 .functor XOR 1, L_0x555557080560, L_0x555557080dd0, C4<0>, C4<0>;
L_0x555557080640 .functor AND 1, L_0x555557080c10, L_0x555557080dd0, C4<1>, C4<1>;
L_0x555557080700 .functor AND 1, L_0x555557080a50, L_0x555557080c10, C4<1>, C4<1>;
L_0x5555570807c0 .functor OR 1, L_0x555557080640, L_0x555557080700, C4<0>, C4<0>;
L_0x5555570808d0 .functor AND 1, L_0x555557080a50, L_0x555557080dd0, C4<1>, C4<1>;
L_0x555557080940 .functor OR 1, L_0x5555570807c0, L_0x5555570808d0, C4<0>, C4<0>;
v0x555556cff940_0 .net *"_ivl_0", 0 0, L_0x555557080560;  1 drivers
v0x555556d4b1c0_0 .net *"_ivl_10", 0 0, L_0x5555570808d0;  1 drivers
v0x555556d4ab70_0 .net *"_ivl_4", 0 0, L_0x555557080640;  1 drivers
v0x555556d32150_0 .net *"_ivl_6", 0 0, L_0x555557080700;  1 drivers
v0x555556d31b00_0 .net *"_ivl_8", 0 0, L_0x5555570807c0;  1 drivers
v0x555556d190b0_0 .net "c_in", 0 0, L_0x555557080dd0;  1 drivers
v0x555556d19170_0 .net "c_out", 0 0, L_0x555557080940;  1 drivers
v0x555556cff600_0 .net "s", 0 0, L_0x5555570805d0;  1 drivers
v0x555556cff6c0_0 .net "x", 0 0, L_0x555557080a50;  1 drivers
v0x555556cac820_0 .net "y", 0 0, L_0x555557080c10;  1 drivers
S_0x555556e4cf20 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556785cf0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556e4fd40 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e4cf20;
 .timescale -12 -12;
S_0x555556d6bec0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e4fd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557080f00 .functor XOR 1, L_0x5555570812f0, L_0x555557081490, C4<0>, C4<0>;
L_0x555557080f70 .functor XOR 1, L_0x555557080f00, L_0x5555570815c0, C4<0>, C4<0>;
L_0x555557080fe0 .functor AND 1, L_0x555557081490, L_0x5555570815c0, C4<1>, C4<1>;
L_0x555557081050 .functor AND 1, L_0x5555570812f0, L_0x555557081490, C4<1>, C4<1>;
L_0x5555570810c0 .functor OR 1, L_0x555557080fe0, L_0x555557081050, C4<0>, C4<0>;
L_0x555557081130 .functor AND 1, L_0x5555570812f0, L_0x5555570815c0, C4<1>, C4<1>;
L_0x5555570811e0 .functor OR 1, L_0x5555570810c0, L_0x555557081130, C4<0>, C4<0>;
v0x555556cc7890_0 .net *"_ivl_0", 0 0, L_0x555557080f00;  1 drivers
v0x555556c93f20_0 .net *"_ivl_10", 0 0, L_0x555557081130;  1 drivers
v0x555556cc6600_0 .net *"_ivl_4", 0 0, L_0x555557080fe0;  1 drivers
v0x555556cc66c0_0 .net *"_ivl_6", 0 0, L_0x555557081050;  1 drivers
v0x555556cc5060_0 .net *"_ivl_8", 0 0, L_0x5555570810c0;  1 drivers
v0x555556a2c7d0_0 .net "c_in", 0 0, L_0x5555570815c0;  1 drivers
v0x555556a2c890_0 .net "c_out", 0 0, L_0x5555570811e0;  1 drivers
v0x555556cda570_0 .net "s", 0 0, L_0x555557080f70;  1 drivers
v0x555556cda630_0 .net "x", 0 0, L_0x5555570812f0;  1 drivers
v0x555556cf6a50_0 .net "y", 0 0, L_0x555557081490;  1 drivers
S_0x555556d6ece0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556769a40 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556d71b00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d6ece0;
 .timescale -12 -12;
S_0x555556d74920 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d71b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557081420 .functor XOR 1, L_0x555557081ba0, L_0x555557081cd0, C4<0>, C4<0>;
L_0x555557081780 .functor XOR 1, L_0x555557081420, L_0x555557081e90, C4<0>, C4<0>;
L_0x5555570817f0 .functor AND 1, L_0x555557081cd0, L_0x555557081e90, C4<1>, C4<1>;
L_0x555557081860 .functor AND 1, L_0x555557081ba0, L_0x555557081cd0, C4<1>, C4<1>;
L_0x5555570818d0 .functor OR 1, L_0x5555570817f0, L_0x555557081860, C4<0>, C4<0>;
L_0x5555570819e0 .functor AND 1, L_0x555557081ba0, L_0x555557081e90, C4<1>, C4<1>;
L_0x555557081a90 .functor OR 1, L_0x5555570818d0, L_0x5555570819e0, C4<0>, C4<0>;
v0x555556cf3c30_0 .net *"_ivl_0", 0 0, L_0x555557081420;  1 drivers
v0x555556cf0e10_0 .net *"_ivl_10", 0 0, L_0x5555570819e0;  1 drivers
v0x555556cedff0_0 .net *"_ivl_4", 0 0, L_0x5555570817f0;  1 drivers
v0x555556ceb1d0_0 .net *"_ivl_6", 0 0, L_0x555557081860;  1 drivers
v0x555556ce83b0_0 .net *"_ivl_8", 0 0, L_0x5555570818d0;  1 drivers
v0x555556ce5590_0 .net "c_in", 0 0, L_0x555557081e90;  1 drivers
v0x555556ce5650_0 .net "c_out", 0 0, L_0x555557081a90;  1 drivers
v0x555556ce2770_0 .net "s", 0 0, L_0x555557081780;  1 drivers
v0x555556ce2830_0 .net "x", 0 0, L_0x555557081ba0;  1 drivers
v0x555556cdf950_0 .net "y", 0 0, L_0x555557081cd0;  1 drivers
S_0x555556e472e0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556d324a0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556e310c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e472e0;
 .timescale -12 -12;
S_0x555556e33ee0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e310c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557081fc0 .functor XOR 1, L_0x5555570824a0, L_0x555557082670, C4<0>, C4<0>;
L_0x555557082030 .functor XOR 1, L_0x555557081fc0, L_0x555557082710, C4<0>, C4<0>;
L_0x5555570820a0 .functor AND 1, L_0x555557082670, L_0x555557082710, C4<1>, C4<1>;
L_0x555557082110 .functor AND 1, L_0x5555570824a0, L_0x555557082670, C4<1>, C4<1>;
L_0x5555570821d0 .functor OR 1, L_0x5555570820a0, L_0x555557082110, C4<0>, C4<0>;
L_0x5555570822e0 .functor AND 1, L_0x5555570824a0, L_0x555557082710, C4<1>, C4<1>;
L_0x555557082390 .functor OR 1, L_0x5555570821d0, L_0x5555570822e0, C4<0>, C4<0>;
v0x555556cdcb30_0 .net *"_ivl_0", 0 0, L_0x555557081fc0;  1 drivers
v0x555556cd9d10_0 .net *"_ivl_10", 0 0, L_0x5555570822e0;  1 drivers
v0x555556cd6ef0_0 .net *"_ivl_4", 0 0, L_0x5555570820a0;  1 drivers
v0x555556cd40d0_0 .net *"_ivl_6", 0 0, L_0x555557082110;  1 drivers
v0x555556cd12b0_0 .net *"_ivl_8", 0 0, L_0x5555570821d0;  1 drivers
v0x555556cce490_0 .net "c_in", 0 0, L_0x555557082710;  1 drivers
v0x555556cce550_0 .net "c_out", 0 0, L_0x555557082390;  1 drivers
v0x555556ccb670_0 .net "s", 0 0, L_0x555557082030;  1 drivers
v0x555556ccb730_0 .net "x", 0 0, L_0x5555570824a0;  1 drivers
v0x555556cc8a80_0 .net "y", 0 0, L_0x555557082670;  1 drivers
S_0x555556e36d00 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556d4eda0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556e3ba60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e36d00;
 .timescale -12 -12;
S_0x555556e3e880 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e3ba60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570828f0 .functor XOR 1, L_0x5555570825d0, L_0x555557082e60, C4<0>, C4<0>;
L_0x555557082960 .functor XOR 1, L_0x5555570828f0, L_0x555557082840, C4<0>, C4<0>;
L_0x5555570829d0 .functor AND 1, L_0x555557082e60, L_0x555557082840, C4<1>, C4<1>;
L_0x555557082a40 .functor AND 1, L_0x5555570825d0, L_0x555557082e60, C4<1>, C4<1>;
L_0x555557082b00 .functor OR 1, L_0x5555570829d0, L_0x555557082a40, C4<0>, C4<0>;
L_0x555557082c10 .functor AND 1, L_0x5555570825d0, L_0x555557082840, C4<1>, C4<1>;
L_0x555557082cc0 .functor OR 1, L_0x555557082b00, L_0x555557082c10, C4<0>, C4<0>;
v0x555556cc8670_0 .net *"_ivl_0", 0 0, L_0x5555570828f0;  1 drivers
v0x555556cc7e70_0 .net *"_ivl_10", 0 0, L_0x555557082c10;  1 drivers
v0x555556cab860_0 .net *"_ivl_4", 0 0, L_0x5555570829d0;  1 drivers
v0x555556ca8a40_0 .net *"_ivl_6", 0 0, L_0x555557082a40;  1 drivers
v0x555556ca5c20_0 .net *"_ivl_8", 0 0, L_0x555557082b00;  1 drivers
v0x555556ca2e00_0 .net "c_in", 0 0, L_0x555557082840;  1 drivers
v0x555556ca2ec0_0 .net "c_out", 0 0, L_0x555557082cc0;  1 drivers
v0x555556c9ffe0_0 .net "s", 0 0, L_0x555557082960;  1 drivers
v0x555556ca00a0_0 .net "x", 0 0, L_0x5555570825d0;  1 drivers
v0x555556c9d1c0_0 .net "y", 0 0, L_0x555557082e60;  1 drivers
S_0x555556e416a0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556d87500;
 .timescale -12 -12;
P_0x555556c84d20 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556e444c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e416a0;
 .timescale -12 -12;
S_0x555556e2e2a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e444c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570830d0 .functor XOR 1, L_0x5555570835b0, L_0x555557083010, C4<0>, C4<0>;
L_0x555557083140 .functor XOR 1, L_0x5555570830d0, L_0x555557083840, C4<0>, C4<0>;
L_0x5555570831b0 .functor AND 1, L_0x555557083010, L_0x555557083840, C4<1>, C4<1>;
L_0x555557083220 .functor AND 1, L_0x5555570835b0, L_0x555557083010, C4<1>, C4<1>;
L_0x5555570832e0 .functor OR 1, L_0x5555570831b0, L_0x555557083220, C4<0>, C4<0>;
L_0x5555570833f0 .functor AND 1, L_0x5555570835b0, L_0x555557083840, C4<1>, C4<1>;
L_0x5555570834a0 .functor OR 1, L_0x5555570832e0, L_0x5555570833f0, C4<0>, C4<0>;
v0x555556c9a3a0_0 .net *"_ivl_0", 0 0, L_0x5555570830d0;  1 drivers
v0x555556c97580_0 .net *"_ivl_10", 0 0, L_0x5555570833f0;  1 drivers
v0x555556c94c60_0 .net *"_ivl_4", 0 0, L_0x5555570831b0;  1 drivers
v0x555556c94940_0 .net *"_ivl_6", 0 0, L_0x555557083220;  1 drivers
v0x555556c94490_0 .net *"_ivl_8", 0 0, L_0x5555570832e0;  1 drivers
v0x555556cc40c0_0 .net "c_in", 0 0, L_0x555557083840;  1 drivers
v0x555556cc4180_0 .net "c_out", 0 0, L_0x5555570834a0;  1 drivers
v0x555556cc12a0_0 .net "s", 0 0, L_0x555557083140;  1 drivers
v0x555556cc1360_0 .net "x", 0 0, L_0x5555570835b0;  1 drivers
v0x555556cbe480_0 .net "y", 0 0, L_0x555557083010;  1 drivers
S_0x555556dfef80 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556cc4560 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556c0d950_0 .net "answer", 8 0, L_0x55555707e210;  alias, 1 drivers
v0x555556bbab70_0 .net "carry", 8 0, L_0x55555707e850;  1 drivers
v0x555556bd5be0_0 .net "carry_out", 0 0, L_0x55555707e540;  1 drivers
v0x555556bd5c80_0 .net "input1", 8 0, L_0x55555707ed50;  1 drivers
v0x555556ba21e0_0 .net "input2", 8 0, L_0x55555707ef80;  1 drivers
L_0x555557079ee0 .part L_0x55555707ed50, 0, 1;
L_0x555557079f80 .part L_0x55555707ef80, 0, 1;
L_0x55555707a400 .part L_0x55555707ed50, 1, 1;
L_0x55555707a580 .part L_0x55555707ef80, 1, 1;
L_0x55555707a700 .part L_0x55555707e850, 0, 1;
L_0x55555707adc0 .part L_0x55555707ed50, 2, 1;
L_0x55555707aef0 .part L_0x55555707ef80, 2, 1;
L_0x55555707b020 .part L_0x55555707e850, 1, 1;
L_0x55555707b690 .part L_0x55555707ed50, 3, 1;
L_0x55555707b850 .part L_0x55555707ef80, 3, 1;
L_0x55555707ba10 .part L_0x55555707e850, 2, 1;
L_0x55555707bef0 .part L_0x55555707ed50, 4, 1;
L_0x55555707c090 .part L_0x55555707ef80, 4, 1;
L_0x55555707c1c0 .part L_0x55555707e850, 3, 1;
L_0x55555707c7e0 .part L_0x55555707ed50, 5, 1;
L_0x55555707c910 .part L_0x55555707ef80, 5, 1;
L_0x55555707cad0 .part L_0x55555707e850, 4, 1;
L_0x55555707d0e0 .part L_0x55555707ed50, 6, 1;
L_0x55555707d2b0 .part L_0x55555707ef80, 6, 1;
L_0x55555707d350 .part L_0x55555707e850, 5, 1;
L_0x55555707d210 .part L_0x55555707ed50, 7, 1;
L_0x55555707daa0 .part L_0x55555707ef80, 7, 1;
L_0x55555707d480 .part L_0x55555707e850, 6, 1;
L_0x55555707e0e0 .part L_0x55555707ed50, 8, 1;
L_0x55555707e2e0 .part L_0x55555707ef80, 8, 1;
L_0x55555707e410 .part L_0x55555707e850, 7, 1;
LS_0x55555707e210_0_0 .concat8 [ 1 1 1 1], L_0x555557079d60, L_0x55555707a020, L_0x55555707a8a0, L_0x55555707b210;
LS_0x55555707e210_0_4 .concat8 [ 1 1 1 1], L_0x55555707bbb0, L_0x55555707c400, L_0x55555707cc70, L_0x55555707d5a0;
LS_0x55555707e210_0_8 .concat8 [ 1 0 0 0], L_0x55555707dc70;
L_0x55555707e210 .concat8 [ 4 4 1 0], LS_0x55555707e210_0_0, LS_0x55555707e210_0_4, LS_0x55555707e210_0_8;
LS_0x55555707e850_0_0 .concat8 [ 1 1 1 1], L_0x555557079dd0, L_0x55555707a2f0, L_0x55555707acb0, L_0x55555707b580;
LS_0x55555707e850_0_4 .concat8 [ 1 1 1 1], L_0x55555707bde0, L_0x55555707c6d0, L_0x55555707cfd0, L_0x55555707d900;
LS_0x55555707e850_0_8 .concat8 [ 1 0 0 0], L_0x55555707dfd0;
L_0x55555707e850 .concat8 [ 4 4 1 0], LS_0x55555707e850_0_0, LS_0x55555707e850_0_4, LS_0x55555707e850_0_8;
L_0x55555707e540 .part L_0x55555707e850, 8, 1;
S_0x555556e01da0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556c9d660 .param/l "i" 0 18 14, +C4<00>;
S_0x555556e04bc0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556e01da0;
 .timescale -12 -12;
S_0x555556e22a20 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556e04bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557079d60 .functor XOR 1, L_0x555557079ee0, L_0x555557079f80, C4<0>, C4<0>;
L_0x555557079dd0 .functor AND 1, L_0x555557079ee0, L_0x555557079f80, C4<1>, C4<1>;
v0x555556cad470_0 .net "c", 0 0, L_0x555557079dd0;  1 drivers
v0x555556cad1e0_0 .net "s", 0 0, L_0x555557079d60;  1 drivers
v0x555556cad2a0_0 .net "x", 0 0, L_0x555557079ee0;  1 drivers
v0x555556cacd30_0 .net "y", 0 0, L_0x555557079f80;  1 drivers
S_0x555556e25840 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556cee490 .param/l "i" 0 18 14, +C4<01>;
S_0x555556e28660 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e25840;
 .timescale -12 -12;
S_0x555556e2b480 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e28660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706b1a0 .functor XOR 1, L_0x55555707a400, L_0x55555707a580, C4<0>, C4<0>;
L_0x55555707a020 .functor XOR 1, L_0x55555706b1a0, L_0x55555707a700, C4<0>, C4<0>;
L_0x55555707a090 .functor AND 1, L_0x55555707a580, L_0x55555707a700, C4<1>, C4<1>;
L_0x55555707a100 .functor AND 1, L_0x55555707a400, L_0x55555707a580, C4<1>, C4<1>;
L_0x55555707a170 .functor OR 1, L_0x55555707a090, L_0x55555707a100, C4<0>, C4<0>;
L_0x55555707a280 .functor AND 1, L_0x55555707a400, L_0x55555707a700, C4<1>, C4<1>;
L_0x55555707a2f0 .functor OR 1, L_0x55555707a170, L_0x55555707a280, C4<0>, C4<0>;
v0x555556c7c5c0_0 .net *"_ivl_0", 0 0, L_0x55555706b1a0;  1 drivers
v0x555556c92f20_0 .net *"_ivl_10", 0 0, L_0x55555707a280;  1 drivers
v0x555556c90100_0 .net *"_ivl_4", 0 0, L_0x55555707a090;  1 drivers
v0x555556c8d2e0_0 .net *"_ivl_6", 0 0, L_0x55555707a100;  1 drivers
v0x555556c8a4c0_0 .net *"_ivl_8", 0 0, L_0x55555707a170;  1 drivers
v0x555556c876a0_0 .net "c_in", 0 0, L_0x55555707a700;  1 drivers
v0x555556c87760_0 .net "c_out", 0 0, L_0x55555707a2f0;  1 drivers
v0x555556c84880_0 .net "s", 0 0, L_0x55555707a020;  1 drivers
v0x555556c84940_0 .net "x", 0 0, L_0x55555707a400;  1 drivers
v0x555556c81a60_0 .net "y", 0 0, L_0x55555707a580;  1 drivers
S_0x555556dfc160 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556e0fde0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556e18020 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556dfc160;
 .timescale -12 -12;
S_0x555556e1ae40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e18020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707a830 .functor XOR 1, L_0x55555707adc0, L_0x55555707aef0, C4<0>, C4<0>;
L_0x55555707a8a0 .functor XOR 1, L_0x55555707a830, L_0x55555707b020, C4<0>, C4<0>;
L_0x55555707a960 .functor AND 1, L_0x55555707aef0, L_0x55555707b020, C4<1>, C4<1>;
L_0x55555707aa70 .functor AND 1, L_0x55555707adc0, L_0x55555707aef0, C4<1>, C4<1>;
L_0x55555707ab30 .functor OR 1, L_0x55555707a960, L_0x55555707aa70, C4<0>, C4<0>;
L_0x55555707ac40 .functor AND 1, L_0x55555707adc0, L_0x55555707b020, C4<1>, C4<1>;
L_0x55555707acb0 .functor OR 1, L_0x55555707ab30, L_0x55555707ac40, C4<0>, C4<0>;
v0x555556c7ec40_0 .net *"_ivl_0", 0 0, L_0x55555707a830;  1 drivers
v0x555556c7c0d0_0 .net *"_ivl_10", 0 0, L_0x55555707ac40;  1 drivers
v0x555556c7be70_0 .net *"_ivl_4", 0 0, L_0x55555707a960;  1 drivers
v0x555556d62be0_0 .net *"_ivl_6", 0 0, L_0x55555707aa70;  1 drivers
v0x555556d5fdc0_0 .net *"_ivl_8", 0 0, L_0x55555707ab30;  1 drivers
v0x555556d5cfa0_0 .net "c_in", 0 0, L_0x55555707b020;  1 drivers
v0x555556d5d060_0 .net "c_out", 0 0, L_0x55555707acb0;  1 drivers
v0x555556d5a180_0 .net "s", 0 0, L_0x55555707a8a0;  1 drivers
v0x555556d5a240_0 .net "x", 0 0, L_0x55555707adc0;  1 drivers
v0x555556d57410_0 .net "y", 0 0, L_0x55555707aef0;  1 drivers
S_0x555556e1dc60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556e2eac0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556df08e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e1dc60;
 .timescale -12 -12;
S_0x555556df3700 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556df08e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707b1a0 .functor XOR 1, L_0x55555707b690, L_0x55555707b850, C4<0>, C4<0>;
L_0x55555707b210 .functor XOR 1, L_0x55555707b1a0, L_0x55555707ba10, C4<0>, C4<0>;
L_0x55555707b280 .functor AND 1, L_0x55555707b850, L_0x55555707ba10, C4<1>, C4<1>;
L_0x55555707b340 .functor AND 1, L_0x55555707b690, L_0x55555707b850, C4<1>, C4<1>;
L_0x55555707b400 .functor OR 1, L_0x55555707b280, L_0x55555707b340, C4<0>, C4<0>;
L_0x55555707b510 .functor AND 1, L_0x55555707b690, L_0x55555707ba10, C4<1>, C4<1>;
L_0x55555707b580 .functor OR 1, L_0x55555707b400, L_0x55555707b510, C4<0>, C4<0>;
v0x555556d54540_0 .net *"_ivl_0", 0 0, L_0x55555707b1a0;  1 drivers
v0x555556d51720_0 .net *"_ivl_10", 0 0, L_0x55555707b510;  1 drivers
v0x555556d4e900_0 .net *"_ivl_4", 0 0, L_0x55555707b280;  1 drivers
v0x555556d4bef0_0 .net *"_ivl_6", 0 0, L_0x55555707b340;  1 drivers
v0x555556d4bbd0_0 .net *"_ivl_8", 0 0, L_0x55555707b400;  1 drivers
v0x555556d4b720_0 .net "c_in", 0 0, L_0x55555707ba10;  1 drivers
v0x555556d4b7e0_0 .net "c_out", 0 0, L_0x55555707b580;  1 drivers
v0x555556d49ba0_0 .net "s", 0 0, L_0x55555707b210;  1 drivers
v0x555556d49c60_0 .net "x", 0 0, L_0x55555707b690;  1 drivers
v0x555556d46e30_0 .net "y", 0 0, L_0x55555707b850;  1 drivers
S_0x555556df6520 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556e4a920 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556df9340 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556df6520;
 .timescale -12 -12;
S_0x555556e15200 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556df9340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707bb40 .functor XOR 1, L_0x55555707bef0, L_0x55555707c090, C4<0>, C4<0>;
L_0x55555707bbb0 .functor XOR 1, L_0x55555707bb40, L_0x55555707c1c0, C4<0>, C4<0>;
L_0x55555707bc20 .functor AND 1, L_0x55555707c090, L_0x55555707c1c0, C4<1>, C4<1>;
L_0x55555707bc90 .functor AND 1, L_0x55555707bef0, L_0x55555707c090, C4<1>, C4<1>;
L_0x55555707bd00 .functor OR 1, L_0x55555707bc20, L_0x55555707bc90, C4<0>, C4<0>;
L_0x55555707bd70 .functor AND 1, L_0x55555707bef0, L_0x55555707c1c0, C4<1>, C4<1>;
L_0x55555707bde0 .functor OR 1, L_0x55555707bd00, L_0x55555707bd70, C4<0>, C4<0>;
v0x555556d43f60_0 .net *"_ivl_0", 0 0, L_0x55555707bb40;  1 drivers
v0x555556d41140_0 .net *"_ivl_10", 0 0, L_0x55555707bd70;  1 drivers
v0x555556d3e320_0 .net *"_ivl_4", 0 0, L_0x55555707bc20;  1 drivers
v0x555556d3b500_0 .net *"_ivl_6", 0 0, L_0x55555707bc90;  1 drivers
v0x555556d386e0_0 .net *"_ivl_8", 0 0, L_0x55555707bd00;  1 drivers
v0x555556d358c0_0 .net "c_in", 0 0, L_0x55555707c1c0;  1 drivers
v0x555556d35980_0 .net "c_out", 0 0, L_0x55555707bde0;  1 drivers
v0x555556d32eb0_0 .net "s", 0 0, L_0x55555707bbb0;  1 drivers
v0x555556d32f70_0 .net "x", 0 0, L_0x55555707bef0;  1 drivers
v0x555556d32c40_0 .net "y", 0 0, L_0x55555707c090;  1 drivers
S_0x555556a188b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556da61c0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556a18ed0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556a188b0;
 .timescale -12 -12;
S_0x555556a16060 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556a18ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707c020 .functor XOR 1, L_0x55555707c7e0, L_0x55555707c910, C4<0>, C4<0>;
L_0x55555707c400 .functor XOR 1, L_0x55555707c020, L_0x55555707cad0, C4<0>, C4<0>;
L_0x55555707c470 .functor AND 1, L_0x55555707c910, L_0x55555707cad0, C4<1>, C4<1>;
L_0x55555707c4e0 .functor AND 1, L_0x55555707c7e0, L_0x55555707c910, C4<1>, C4<1>;
L_0x55555707c550 .functor OR 1, L_0x55555707c470, L_0x55555707c4e0, C4<0>, C4<0>;
L_0x55555707c660 .functor AND 1, L_0x55555707c7e0, L_0x55555707cad0, C4<1>, C4<1>;
L_0x55555707c6d0 .functor OR 1, L_0x55555707c550, L_0x55555707c660, C4<0>, C4<0>;
v0x555556d326e0_0 .net *"_ivl_0", 0 0, L_0x55555707c020;  1 drivers
v0x555556d17a60_0 .net *"_ivl_10", 0 0, L_0x55555707c660;  1 drivers
v0x555556d14c40_0 .net *"_ivl_4", 0 0, L_0x55555707c470;  1 drivers
v0x555556d11e20_0 .net *"_ivl_6", 0 0, L_0x55555707c4e0;  1 drivers
v0x555556d0f000_0 .net *"_ivl_8", 0 0, L_0x55555707c550;  1 drivers
v0x555556d0c1e0_0 .net "c_in", 0 0, L_0x55555707cad0;  1 drivers
v0x555556d0c2a0_0 .net "c_out", 0 0, L_0x55555707c6d0;  1 drivers
v0x555556d093c0_0 .net "s", 0 0, L_0x55555707c400;  1 drivers
v0x555556d09480_0 .net "x", 0 0, L_0x55555707c7e0;  1 drivers
v0x555556d06650_0 .net "y", 0 0, L_0x55555707c910;  1 drivers
S_0x555556e09980 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556d8ab40 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556e0c7a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e09980;
 .timescale -12 -12;
S_0x555556e0f5c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e0c7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707cc00 .functor XOR 1, L_0x55555707d0e0, L_0x55555707d2b0, C4<0>, C4<0>;
L_0x55555707cc70 .functor XOR 1, L_0x55555707cc00, L_0x55555707d350, C4<0>, C4<0>;
L_0x55555707cce0 .functor AND 1, L_0x55555707d2b0, L_0x55555707d350, C4<1>, C4<1>;
L_0x55555707cd50 .functor AND 1, L_0x55555707d0e0, L_0x55555707d2b0, C4<1>, C4<1>;
L_0x55555707ce10 .functor OR 1, L_0x55555707cce0, L_0x55555707cd50, C4<0>, C4<0>;
L_0x55555707cf20 .functor AND 1, L_0x55555707d0e0, L_0x55555707d350, C4<1>, C4<1>;
L_0x55555707cfd0 .functor OR 1, L_0x55555707ce10, L_0x55555707cf20, C4<0>, C4<0>;
v0x555556d03780_0 .net *"_ivl_0", 0 0, L_0x55555707cc00;  1 drivers
v0x555556d00b90_0 .net *"_ivl_10", 0 0, L_0x55555707cf20;  1 drivers
v0x555556d00780_0 .net *"_ivl_4", 0 0, L_0x55555707cce0;  1 drivers
v0x555556d000a0_0 .net *"_ivl_6", 0 0, L_0x55555707cd50;  1 drivers
v0x555556d30b00_0 .net *"_ivl_8", 0 0, L_0x55555707ce10;  1 drivers
v0x555556d2dce0_0 .net "c_in", 0 0, L_0x55555707d350;  1 drivers
v0x555556d2dda0_0 .net "c_out", 0 0, L_0x55555707cfd0;  1 drivers
v0x555556d2aec0_0 .net "s", 0 0, L_0x55555707cc70;  1 drivers
v0x555556d2af80_0 .net "x", 0 0, L_0x55555707d0e0;  1 drivers
v0x555556d28150_0 .net "y", 0 0, L_0x55555707d2b0;  1 drivers
S_0x555556e123e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556dbec30 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556a18470 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e123e0;
 .timescale -12 -12;
S_0x555556ce8030 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556a18470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707d530 .functor XOR 1, L_0x55555707d210, L_0x55555707daa0, C4<0>, C4<0>;
L_0x55555707d5a0 .functor XOR 1, L_0x55555707d530, L_0x55555707d480, C4<0>, C4<0>;
L_0x55555707d610 .functor AND 1, L_0x55555707daa0, L_0x55555707d480, C4<1>, C4<1>;
L_0x55555707d680 .functor AND 1, L_0x55555707d210, L_0x55555707daa0, C4<1>, C4<1>;
L_0x55555707d740 .functor OR 1, L_0x55555707d610, L_0x55555707d680, C4<0>, C4<0>;
L_0x55555707d850 .functor AND 1, L_0x55555707d210, L_0x55555707d480, C4<1>, C4<1>;
L_0x55555707d900 .functor OR 1, L_0x55555707d740, L_0x55555707d850, C4<0>, C4<0>;
v0x555556d25280_0 .net *"_ivl_0", 0 0, L_0x55555707d530;  1 drivers
v0x555556d22460_0 .net *"_ivl_10", 0 0, L_0x55555707d850;  1 drivers
v0x555556d1f640_0 .net *"_ivl_4", 0 0, L_0x55555707d610;  1 drivers
v0x555556d1c820_0 .net *"_ivl_6", 0 0, L_0x55555707d680;  1 drivers
v0x555556d19e10_0 .net *"_ivl_8", 0 0, L_0x55555707d740;  1 drivers
v0x555556d19af0_0 .net "c_in", 0 0, L_0x55555707d480;  1 drivers
v0x555556d19bb0_0 .net "c_out", 0 0, L_0x55555707d900;  1 drivers
v0x555556d19640_0 .net "s", 0 0, L_0x55555707d5a0;  1 drivers
v0x555556d19700_0 .net "x", 0 0, L_0x55555707d210;  1 drivers
v0x555556c26e60_0 .net "y", 0 0, L_0x55555707daa0;  1 drivers
S_0x555556ceae50 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556dfef80;
 .timescale -12 -12;
P_0x555556c725e0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556cedc70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ceae50;
 .timescale -12 -12;
S_0x555556cf0a90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cedc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707dc00 .functor XOR 1, L_0x55555707e0e0, L_0x55555707e2e0, C4<0>, C4<0>;
L_0x55555707dc70 .functor XOR 1, L_0x55555707dc00, L_0x55555707e410, C4<0>, C4<0>;
L_0x55555707dce0 .functor AND 1, L_0x55555707e2e0, L_0x55555707e410, C4<1>, C4<1>;
L_0x55555707dd50 .functor AND 1, L_0x55555707e0e0, L_0x55555707e2e0, C4<1>, C4<1>;
L_0x55555707de10 .functor OR 1, L_0x55555707dce0, L_0x55555707dd50, C4<0>, C4<0>;
L_0x55555707df20 .functor AND 1, L_0x55555707e0e0, L_0x55555707e410, C4<1>, C4<1>;
L_0x55555707dfd0 .functor OR 1, L_0x55555707de10, L_0x55555707df20, C4<0>, C4<0>;
v0x555556c71f00_0 .net *"_ivl_0", 0 0, L_0x55555707dc00;  1 drivers
v0x555556c0dc90_0 .net *"_ivl_10", 0 0, L_0x55555707df20;  1 drivers
v0x555556c59510_0 .net *"_ivl_4", 0 0, L_0x55555707dce0;  1 drivers
v0x555556c595d0_0 .net *"_ivl_6", 0 0, L_0x55555707dd50;  1 drivers
v0x555556c58ec0_0 .net *"_ivl_8", 0 0, L_0x55555707de10;  1 drivers
v0x555556c404a0_0 .net "c_in", 0 0, L_0x55555707e410;  1 drivers
v0x555556c40560_0 .net "c_out", 0 0, L_0x55555707dfd0;  1 drivers
v0x555556c3fe50_0 .net "s", 0 0, L_0x55555707dc70;  1 drivers
v0x555556c3ff10_0 .net "x", 0 0, L_0x55555707e0e0;  1 drivers
v0x555556c274b0_0 .net "y", 0 0, L_0x55555707e2e0;  1 drivers
S_0x555556cf38b0 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556ef3e90 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556c57ef0_0 .net "answer", 8 0, L_0x555557088db0;  alias, 1 drivers
v0x555556c550d0_0 .net "carry", 8 0, L_0x555557089410;  1 drivers
v0x555556c522b0_0 .net "carry_out", 0 0, L_0x555557089150;  1 drivers
v0x555556c52350_0 .net "input1", 8 0, L_0x555557089910;  1 drivers
v0x555556c4f490_0 .net "input2", 8 0, L_0x555557089b10;  1 drivers
L_0x555557084790 .part L_0x555557089910, 0, 1;
L_0x555557084830 .part L_0x555557089b10, 0, 1;
L_0x555557084e60 .part L_0x555557089910, 1, 1;
L_0x555557084f00 .part L_0x555557089b10, 1, 1;
L_0x555557085030 .part L_0x555557089410, 0, 1;
L_0x5555570856a0 .part L_0x555557089910, 2, 1;
L_0x555557085810 .part L_0x555557089b10, 2, 1;
L_0x555557085940 .part L_0x555557089410, 1, 1;
L_0x555557085fb0 .part L_0x555557089910, 3, 1;
L_0x555557086170 .part L_0x555557089b10, 3, 1;
L_0x555557086390 .part L_0x555557089410, 2, 1;
L_0x5555570868b0 .part L_0x555557089910, 4, 1;
L_0x555557086a50 .part L_0x555557089b10, 4, 1;
L_0x555557086b80 .part L_0x555557089410, 3, 1;
L_0x555557087160 .part L_0x555557089910, 5, 1;
L_0x555557087290 .part L_0x555557089b10, 5, 1;
L_0x555557087450 .part L_0x555557089410, 4, 1;
L_0x555557087a60 .part L_0x555557089910, 6, 1;
L_0x555557087c30 .part L_0x555557089b10, 6, 1;
L_0x555557087cd0 .part L_0x555557089410, 5, 1;
L_0x555557087b90 .part L_0x555557089910, 7, 1;
L_0x555557088530 .part L_0x555557089b10, 7, 1;
L_0x555557087e00 .part L_0x555557089410, 6, 1;
L_0x555557088c80 .part L_0x555557089910, 8, 1;
L_0x5555570886e0 .part L_0x555557089b10, 8, 1;
L_0x555557088f10 .part L_0x555557089410, 7, 1;
LS_0x555557088db0_0_0 .concat8 [ 1 1 1 1], L_0x555557084660, L_0x555557084940, L_0x5555570851d0, L_0x555557085b30;
LS_0x555557088db0_0_4 .concat8 [ 1 1 1 1], L_0x555557086530, L_0x555557086d40, L_0x5555570875f0, L_0x555557087f20;
LS_0x555557088db0_0_8 .concat8 [ 1 0 0 0], L_0x555557088810;
L_0x555557088db0 .concat8 [ 4 4 1 0], LS_0x555557088db0_0_0, LS_0x555557088db0_0_4, LS_0x555557088db0_0_8;
LS_0x555557089410_0_0 .concat8 [ 1 1 1 1], L_0x5555570846d0, L_0x555557084d50, L_0x555557085590, L_0x555557085ea0;
LS_0x555557089410_0_4 .concat8 [ 1 1 1 1], L_0x5555570867a0, L_0x555557087050, L_0x555557087950, L_0x555557088280;
LS_0x555557089410_0_8 .concat8 [ 1 0 0 0], L_0x555557088b70;
L_0x555557089410 .concat8 [ 4 4 1 0], LS_0x555557089410_0_0, LS_0x555557089410_0_4, LS_0x555557089410_0_8;
L_0x555557089150 .part L_0x555557089410, 8, 1;
S_0x555556cf66d0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556efd390 .param/l "i" 0 18 14, +C4<00>;
S_0x555556cfbd60 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556cf66d0;
 .timescale -12 -12;
S_0x555556ce5210 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556cfbd60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557084660 .functor XOR 1, L_0x555557084790, L_0x555557084830, C4<0>, C4<0>;
L_0x5555570846d0 .functor AND 1, L_0x555557084790, L_0x555557084830, C4<1>, C4<1>;
v0x555556bd33b0_0 .net "c", 0 0, L_0x5555570846d0;  1 drivers
v0x555556bd3470_0 .net "s", 0 0, L_0x555557084660;  1 drivers
v0x5555569eeeb0_0 .net "x", 0 0, L_0x555557084790;  1 drivers
v0x555556be88c0_0 .net "y", 0 0, L_0x555557084830;  1 drivers
S_0x555556cd0f30 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556ee14d0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556cd3d50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cd0f30;
 .timescale -12 -12;
S_0x555556cd6b70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cd3d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570848d0 .functor XOR 1, L_0x555557084e60, L_0x555557084f00, C4<0>, C4<0>;
L_0x555557084940 .functor XOR 1, L_0x5555570848d0, L_0x555557085030, C4<0>, C4<0>;
L_0x555557084a00 .functor AND 1, L_0x555557084f00, L_0x555557085030, C4<1>, C4<1>;
L_0x555557084b10 .functor AND 1, L_0x555557084e60, L_0x555557084f00, C4<1>, C4<1>;
L_0x555557084bd0 .functor OR 1, L_0x555557084a00, L_0x555557084b10, C4<0>, C4<0>;
L_0x555557084ce0 .functor AND 1, L_0x555557084e60, L_0x555557085030, C4<1>, C4<1>;
L_0x555557084d50 .functor OR 1, L_0x555557084bd0, L_0x555557084ce0, C4<0>, C4<0>;
v0x555556c04da0_0 .net *"_ivl_0", 0 0, L_0x5555570848d0;  1 drivers
v0x555556c01f80_0 .net *"_ivl_10", 0 0, L_0x555557084ce0;  1 drivers
v0x555556bff160_0 .net *"_ivl_4", 0 0, L_0x555557084a00;  1 drivers
v0x555556bfc340_0 .net *"_ivl_6", 0 0, L_0x555557084b10;  1 drivers
v0x555556bf9520_0 .net *"_ivl_8", 0 0, L_0x555557084bd0;  1 drivers
v0x555556bf6700_0 .net "c_in", 0 0, L_0x555557085030;  1 drivers
v0x555556bf67c0_0 .net "c_out", 0 0, L_0x555557084d50;  1 drivers
v0x555556bf38e0_0 .net "s", 0 0, L_0x555557084940;  1 drivers
v0x555556bf39a0_0 .net "x", 0 0, L_0x555557084e60;  1 drivers
v0x555556bf0ac0_0 .net "y", 0 0, L_0x555557084f00;  1 drivers
S_0x555556cd9990 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556ef2e90 .param/l "i" 0 18 14, +C4<010>;
S_0x555556cdc7b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cd9990;
 .timescale -12 -12;
S_0x555556cdf5d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cdc7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557085160 .functor XOR 1, L_0x5555570856a0, L_0x555557085810, C4<0>, C4<0>;
L_0x5555570851d0 .functor XOR 1, L_0x555557085160, L_0x555557085940, C4<0>, C4<0>;
L_0x555557085240 .functor AND 1, L_0x555557085810, L_0x555557085940, C4<1>, C4<1>;
L_0x555557085350 .functor AND 1, L_0x5555570856a0, L_0x555557085810, C4<1>, C4<1>;
L_0x555557085410 .functor OR 1, L_0x555557085240, L_0x555557085350, C4<0>, C4<0>;
L_0x555557085520 .functor AND 1, L_0x5555570856a0, L_0x555557085940, C4<1>, C4<1>;
L_0x555557085590 .functor OR 1, L_0x555557085410, L_0x555557085520, C4<0>, C4<0>;
v0x555556bedca0_0 .net *"_ivl_0", 0 0, L_0x555557085160;  1 drivers
v0x555556beae80_0 .net *"_ivl_10", 0 0, L_0x555557085520;  1 drivers
v0x555556be8060_0 .net *"_ivl_4", 0 0, L_0x555557085240;  1 drivers
v0x555556be5240_0 .net *"_ivl_6", 0 0, L_0x555557085350;  1 drivers
v0x555556be2420_0 .net *"_ivl_8", 0 0, L_0x555557085410;  1 drivers
v0x555556bdf600_0 .net "c_in", 0 0, L_0x555557085940;  1 drivers
v0x555556bdf6c0_0 .net "c_out", 0 0, L_0x555557085590;  1 drivers
v0x555556bdc7e0_0 .net "s", 0 0, L_0x5555570851d0;  1 drivers
v0x555556bdc8a0_0 .net "x", 0 0, L_0x5555570856a0;  1 drivers
v0x555556bd9a70_0 .net "y", 0 0, L_0x555557085810;  1 drivers
S_0x555556ce23f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556f1ee90 .param/l "i" 0 18 14, +C4<011>;
S_0x555556cce110 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ce23f0;
 .timescale -12 -12;
S_0x555556c9ce40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cce110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557085ac0 .functor XOR 1, L_0x555557085fb0, L_0x555557086170, C4<0>, C4<0>;
L_0x555557085b30 .functor XOR 1, L_0x555557085ac0, L_0x555557086390, C4<0>, C4<0>;
L_0x555557085ba0 .functor AND 1, L_0x555557086170, L_0x555557086390, C4<1>, C4<1>;
L_0x555557085c60 .functor AND 1, L_0x555557085fb0, L_0x555557086170, C4<1>, C4<1>;
L_0x555557085d20 .functor OR 1, L_0x555557085ba0, L_0x555557085c60, C4<0>, C4<0>;
L_0x555557085e30 .functor AND 1, L_0x555557085fb0, L_0x555557086390, C4<1>, C4<1>;
L_0x555557085ea0 .functor OR 1, L_0x555557085d20, L_0x555557085e30, C4<0>, C4<0>;
v0x555556bd6dd0_0 .net *"_ivl_0", 0 0, L_0x555557085ac0;  1 drivers
v0x555556bd69c0_0 .net *"_ivl_10", 0 0, L_0x555557085e30;  1 drivers
v0x555556bd61c0_0 .net *"_ivl_4", 0 0, L_0x555557085ba0;  1 drivers
v0x555556bb9bb0_0 .net *"_ivl_6", 0 0, L_0x555557085c60;  1 drivers
v0x555556bb6d90_0 .net *"_ivl_8", 0 0, L_0x555557085d20;  1 drivers
v0x555556bb3f70_0 .net "c_in", 0 0, L_0x555557086390;  1 drivers
v0x555556bb4030_0 .net "c_out", 0 0, L_0x555557085ea0;  1 drivers
v0x555556bb1150_0 .net "s", 0 0, L_0x555557085b30;  1 drivers
v0x555556bb1210_0 .net "x", 0 0, L_0x555557085fb0;  1 drivers
v0x555556bae3e0_0 .net "y", 0 0, L_0x555557086170;  1 drivers
S_0x555556c9fc60 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556f3e010 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556ca2a80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c9fc60;
 .timescale -12 -12;
S_0x555556ca58a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ca2a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570864c0 .functor XOR 1, L_0x5555570868b0, L_0x555557086a50, C4<0>, C4<0>;
L_0x555557086530 .functor XOR 1, L_0x5555570864c0, L_0x555557086b80, C4<0>, C4<0>;
L_0x5555570865a0 .functor AND 1, L_0x555557086a50, L_0x555557086b80, C4<1>, C4<1>;
L_0x555557086610 .functor AND 1, L_0x5555570868b0, L_0x555557086a50, C4<1>, C4<1>;
L_0x555557086680 .functor OR 1, L_0x5555570865a0, L_0x555557086610, C4<0>, C4<0>;
L_0x5555570866f0 .functor AND 1, L_0x5555570868b0, L_0x555557086b80, C4<1>, C4<1>;
L_0x5555570867a0 .functor OR 1, L_0x555557086680, L_0x5555570866f0, C4<0>, C4<0>;
v0x555556bab510_0 .net *"_ivl_0", 0 0, L_0x5555570864c0;  1 drivers
v0x555556ba86f0_0 .net *"_ivl_10", 0 0, L_0x5555570866f0;  1 drivers
v0x555556ba58d0_0 .net *"_ivl_4", 0 0, L_0x5555570865a0;  1 drivers
v0x555556ba2fb0_0 .net *"_ivl_6", 0 0, L_0x555557086610;  1 drivers
v0x555556ba2c90_0 .net *"_ivl_8", 0 0, L_0x555557086680;  1 drivers
v0x555556ba2750_0 .net "c_in", 0 0, L_0x555557086b80;  1 drivers
v0x555556ba2810_0 .net "c_out", 0 0, L_0x5555570867a0;  1 drivers
v0x555556bd2410_0 .net "s", 0 0, L_0x555557086530;  1 drivers
v0x555556bd24d0_0 .net "x", 0 0, L_0x5555570868b0;  1 drivers
v0x555556bcf6a0_0 .net "y", 0 0, L_0x555557086a50;  1 drivers
S_0x555556ca86c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556e68210 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556cab4e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ca86c0;
 .timescale -12 -12;
S_0x555556ccb2f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cab4e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570869e0 .functor XOR 1, L_0x555557087160, L_0x555557087290, C4<0>, C4<0>;
L_0x555557086d40 .functor XOR 1, L_0x5555570869e0, L_0x555557087450, C4<0>, C4<0>;
L_0x555557086db0 .functor AND 1, L_0x555557087290, L_0x555557087450, C4<1>, C4<1>;
L_0x555557086e20 .functor AND 1, L_0x555557087160, L_0x555557087290, C4<1>, C4<1>;
L_0x555557086e90 .functor OR 1, L_0x555557086db0, L_0x555557086e20, C4<0>, C4<0>;
L_0x555557086fa0 .functor AND 1, L_0x555557087160, L_0x555557087450, C4<1>, C4<1>;
L_0x555557087050 .functor OR 1, L_0x555557086e90, L_0x555557086fa0, C4<0>, C4<0>;
v0x555556bcc7d0_0 .net *"_ivl_0", 0 0, L_0x5555570869e0;  1 drivers
v0x555556bc99b0_0 .net *"_ivl_10", 0 0, L_0x555557086fa0;  1 drivers
v0x555556bc6b90_0 .net *"_ivl_4", 0 0, L_0x555557086db0;  1 drivers
v0x555556bc3d70_0 .net *"_ivl_6", 0 0, L_0x555557086e20;  1 drivers
v0x555556bc0f50_0 .net *"_ivl_8", 0 0, L_0x555557086e90;  1 drivers
v0x555556bbe130_0 .net "c_in", 0 0, L_0x555557087450;  1 drivers
v0x555556bbe1f0_0 .net "c_out", 0 0, L_0x555557087050;  1 drivers
v0x555556bbb7c0_0 .net "s", 0 0, L_0x555557086d40;  1 drivers
v0x555556bbb880_0 .net "x", 0 0, L_0x555557087160;  1 drivers
v0x555556bbb5e0_0 .net "y", 0 0, L_0x555557087290;  1 drivers
S_0x555556c9a020 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556e993b0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556cb56a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c9a020;
 .timescale -12 -12;
S_0x555556cb84c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cb56a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557087580 .functor XOR 1, L_0x555557087a60, L_0x555557087c30, C4<0>, C4<0>;
L_0x5555570875f0 .functor XOR 1, L_0x555557087580, L_0x555557087cd0, C4<0>, C4<0>;
L_0x555557087660 .functor AND 1, L_0x555557087c30, L_0x555557087cd0, C4<1>, C4<1>;
L_0x5555570876d0 .functor AND 1, L_0x555557087a60, L_0x555557087c30, C4<1>, C4<1>;
L_0x555557087790 .functor OR 1, L_0x555557087660, L_0x5555570876d0, C4<0>, C4<0>;
L_0x5555570878a0 .functor AND 1, L_0x555557087a60, L_0x555557087cd0, C4<1>, C4<1>;
L_0x555557087950 .functor OR 1, L_0x555557087790, L_0x5555570878a0, C4<0>, C4<0>;
v0x555556bbb080_0 .net *"_ivl_0", 0 0, L_0x555557087580;  1 drivers
v0x555556ba1420_0 .net *"_ivl_10", 0 0, L_0x5555570878a0;  1 drivers
v0x555556b9e600_0 .net *"_ivl_4", 0 0, L_0x555557087660;  1 drivers
v0x555556b9b7e0_0 .net *"_ivl_6", 0 0, L_0x5555570876d0;  1 drivers
v0x555556b989c0_0 .net *"_ivl_8", 0 0, L_0x555557087790;  1 drivers
v0x555556b95ba0_0 .net "c_in", 0 0, L_0x555557087cd0;  1 drivers
v0x555556b95c60_0 .net "c_out", 0 0, L_0x555557087950;  1 drivers
v0x555556b92d80_0 .net "s", 0 0, L_0x5555570875f0;  1 drivers
v0x555556b92e40_0 .net "x", 0 0, L_0x555557087a60;  1 drivers
v0x555556b90010_0 .net "y", 0 0, L_0x555557087c30;  1 drivers
S_0x555556cbb2e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556e780f0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556cbe100 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cbb2e0;
 .timescale -12 -12;
S_0x555556cc0f20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cbe100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557087eb0 .functor XOR 1, L_0x555557087b90, L_0x555557088530, C4<0>, C4<0>;
L_0x555557087f20 .functor XOR 1, L_0x555557087eb0, L_0x555557087e00, C4<0>, C4<0>;
L_0x555557087f90 .functor AND 1, L_0x555557088530, L_0x555557087e00, C4<1>, C4<1>;
L_0x555557088000 .functor AND 1, L_0x555557087b90, L_0x555557088530, C4<1>, C4<1>;
L_0x5555570880c0 .functor OR 1, L_0x555557087f90, L_0x555557088000, C4<0>, C4<0>;
L_0x5555570881d0 .functor AND 1, L_0x555557087b90, L_0x555557087e00, C4<1>, C4<1>;
L_0x555557088280 .functor OR 1, L_0x5555570880c0, L_0x5555570881d0, C4<0>, C4<0>;
v0x555556b8d140_0 .net *"_ivl_0", 0 0, L_0x555557087eb0;  1 drivers
v0x555556b8a5e0_0 .net *"_ivl_10", 0 0, L_0x5555570881d0;  1 drivers
v0x555556b8a260_0 .net *"_ivl_4", 0 0, L_0x555557087f90;  1 drivers
v0x555556b89b80_0 .net *"_ivl_6", 0 0, L_0x555557088000;  1 drivers
v0x555556b89750_0 .net *"_ivl_8", 0 0, L_0x5555570880c0;  1 drivers
v0x555556c70f30_0 .net "c_in", 0 0, L_0x555557087e00;  1 drivers
v0x555556c70ff0_0 .net "c_out", 0 0, L_0x555557088280;  1 drivers
v0x555556c6e110_0 .net "s", 0 0, L_0x555557087f20;  1 drivers
v0x555556c6e1d0_0 .net "x", 0 0, L_0x555557087b90;  1 drivers
v0x555556c6b3a0_0 .net "y", 0 0, L_0x555557088530;  1 drivers
S_0x555556cc3d40 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556cf38b0;
 .timescale -12 -12;
P_0x555556c68560 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556c97200 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cc3d40;
 .timescale -12 -12;
S_0x555556cb2880 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c97200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570887a0 .functor XOR 1, L_0x555557088c80, L_0x5555570886e0, C4<0>, C4<0>;
L_0x555557088810 .functor XOR 1, L_0x5555570887a0, L_0x555557088f10, C4<0>, C4<0>;
L_0x555557088880 .functor AND 1, L_0x5555570886e0, L_0x555557088f10, C4<1>, C4<1>;
L_0x5555570888f0 .functor AND 1, L_0x555557088c80, L_0x5555570886e0, C4<1>, C4<1>;
L_0x5555570889b0 .functor OR 1, L_0x555557088880, L_0x5555570888f0, C4<0>, C4<0>;
L_0x555557088ac0 .functor AND 1, L_0x555557088c80, L_0x555557088f10, C4<1>, C4<1>;
L_0x555557088b70 .functor OR 1, L_0x5555570889b0, L_0x555557088ac0, C4<0>, C4<0>;
v0x555556c656b0_0 .net *"_ivl_0", 0 0, L_0x5555570887a0;  1 drivers
v0x555556c62890_0 .net *"_ivl_10", 0 0, L_0x555557088ac0;  1 drivers
v0x555556c5fa70_0 .net *"_ivl_4", 0 0, L_0x555557088880;  1 drivers
v0x555556c5fb30_0 .net *"_ivl_6", 0 0, L_0x5555570888f0;  1 drivers
v0x555556c5cc50_0 .net *"_ivl_8", 0 0, L_0x5555570889b0;  1 drivers
v0x555556c5a240_0 .net "c_in", 0 0, L_0x555557088f10;  1 drivers
v0x555556c5a300_0 .net "c_out", 0 0, L_0x555557088b70;  1 drivers
v0x555556c59f20_0 .net "s", 0 0, L_0x555557088810;  1 drivers
v0x555556c59fe0_0 .net "x", 0 0, L_0x555557088c80;  1 drivers
v0x555556c59b20_0 .net "y", 0 0, L_0x5555570886e0;  1 drivers
S_0x555556c84500 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556f61e80 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556e682a0_0 .net "answer", 8 0, L_0x55555708e480;  alias, 1 drivers
v0x555556e65480_0 .net "carry", 8 0, L_0x55555708eae0;  1 drivers
v0x555556e62660_0 .net "carry_out", 0 0, L_0x55555708e820;  1 drivers
v0x555556e62700_0 .net "input1", 8 0, L_0x55555708efe0;  1 drivers
v0x555556e5f840_0 .net "input2", 8 0, L_0x55555708f200;  1 drivers
L_0x555557089d10 .part L_0x55555708efe0, 0, 1;
L_0x555557089db0 .part L_0x55555708f200, 0, 1;
L_0x55555708a3e0 .part L_0x55555708efe0, 1, 1;
L_0x55555708a510 .part L_0x55555708f200, 1, 1;
L_0x55555708a640 .part L_0x55555708eae0, 0, 1;
L_0x55555708acf0 .part L_0x55555708efe0, 2, 1;
L_0x55555708ae60 .part L_0x55555708f200, 2, 1;
L_0x55555708af90 .part L_0x55555708eae0, 1, 1;
L_0x55555708b600 .part L_0x55555708efe0, 3, 1;
L_0x55555708b7c0 .part L_0x55555708f200, 3, 1;
L_0x55555708b9e0 .part L_0x55555708eae0, 2, 1;
L_0x55555708bf00 .part L_0x55555708efe0, 4, 1;
L_0x55555708c0a0 .part L_0x55555708f200, 4, 1;
L_0x55555708c1d0 .part L_0x55555708eae0, 3, 1;
L_0x55555708c830 .part L_0x55555708efe0, 5, 1;
L_0x55555708c960 .part L_0x55555708f200, 5, 1;
L_0x55555708cb20 .part L_0x55555708eae0, 4, 1;
L_0x55555708d130 .part L_0x55555708efe0, 6, 1;
L_0x55555708d300 .part L_0x55555708f200, 6, 1;
L_0x55555708d3a0 .part L_0x55555708eae0, 5, 1;
L_0x55555708d260 .part L_0x55555708efe0, 7, 1;
L_0x55555708dc00 .part L_0x55555708f200, 7, 1;
L_0x55555708d4d0 .part L_0x55555708eae0, 6, 1;
L_0x55555708e350 .part L_0x55555708efe0, 8, 1;
L_0x55555708ddb0 .part L_0x55555708f200, 8, 1;
L_0x55555708e5e0 .part L_0x55555708eae0, 7, 1;
LS_0x55555708e480_0_0 .concat8 [ 1 1 1 1], L_0x5555570899b0, L_0x555557089ec0, L_0x55555708a7e0, L_0x55555708b180;
LS_0x55555708e480_0_4 .concat8 [ 1 1 1 1], L_0x55555708bb80, L_0x55555708c410, L_0x55555708ccc0, L_0x55555708d5f0;
LS_0x55555708e480_0_8 .concat8 [ 1 0 0 0], L_0x55555708dee0;
L_0x55555708e480 .concat8 [ 4 4 1 0], LS_0x55555708e480_0_0, LS_0x55555708e480_0_4, LS_0x55555708e480_0_8;
LS_0x55555708eae0_0_0 .concat8 [ 1 1 1 1], L_0x555557089c00, L_0x55555708a2d0, L_0x55555708abe0, L_0x55555708b4f0;
LS_0x55555708eae0_0_4 .concat8 [ 1 1 1 1], L_0x55555708bdf0, L_0x55555708c720, L_0x55555708d020, L_0x55555708d950;
LS_0x55555708eae0_0_8 .concat8 [ 1 0 0 0], L_0x55555708e240;
L_0x55555708eae0 .concat8 [ 4 4 1 0], LS_0x55555708eae0_0_0, LS_0x55555708eae0_0_4, LS_0x55555708eae0_0_8;
L_0x55555708e820 .part L_0x55555708eae0, 8, 1;
S_0x555556c87320 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556f62f60 .param/l "i" 0 18 14, +C4<00>;
S_0x555556c8a140 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556c87320;
 .timescale -12 -12;
S_0x555556c8cf60 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556c8a140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570899b0 .functor XOR 1, L_0x555557089d10, L_0x555557089db0, C4<0>, C4<0>;
L_0x555557089c00 .functor AND 1, L_0x555557089d10, L_0x555557089db0, C4<1>, C4<1>;
v0x555556c49850_0 .net "c", 0 0, L_0x555557089c00;  1 drivers
v0x555556c46a30_0 .net "s", 0 0, L_0x5555570899b0;  1 drivers
v0x555556c46af0_0 .net "x", 0 0, L_0x555557089d10;  1 drivers
v0x555556c43c10_0 .net "y", 0 0, L_0x555557089db0;  1 drivers
S_0x555556c8fd80 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556ebad20 .param/l "i" 0 18 14, +C4<01>;
S_0x555556c92ba0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c8fd80;
 .timescale -12 -12;
S_0x555556cafa60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c92ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557089e50 .functor XOR 1, L_0x55555708a3e0, L_0x55555708a510, C4<0>, C4<0>;
L_0x555557089ec0 .functor XOR 1, L_0x555557089e50, L_0x55555708a640, C4<0>, C4<0>;
L_0x555557089f80 .functor AND 1, L_0x55555708a510, L_0x55555708a640, C4<1>, C4<1>;
L_0x55555708a090 .functor AND 1, L_0x55555708a3e0, L_0x55555708a510, C4<1>, C4<1>;
L_0x55555708a150 .functor OR 1, L_0x555557089f80, L_0x55555708a090, C4<0>, C4<0>;
L_0x55555708a260 .functor AND 1, L_0x55555708a3e0, L_0x55555708a640, C4<1>, C4<1>;
L_0x55555708a2d0 .functor OR 1, L_0x55555708a150, L_0x55555708a260, C4<0>, C4<0>;
v0x555556c41200_0 .net *"_ivl_0", 0 0, L_0x555557089e50;  1 drivers
v0x555556c40ee0_0 .net *"_ivl_10", 0 0, L_0x55555708a260;  1 drivers
v0x555556c40a30_0 .net *"_ivl_4", 0 0, L_0x555557089f80;  1 drivers
v0x555556c25db0_0 .net *"_ivl_6", 0 0, L_0x55555708a090;  1 drivers
v0x555556c22f90_0 .net *"_ivl_8", 0 0, L_0x55555708a150;  1 drivers
v0x555556c20170_0 .net "c_in", 0 0, L_0x55555708a640;  1 drivers
v0x555556c20230_0 .net "c_out", 0 0, L_0x55555708a2d0;  1 drivers
v0x555556c1d350_0 .net "s", 0 0, L_0x555557089ec0;  1 drivers
v0x555556c1d410_0 .net "x", 0 0, L_0x55555708a3e0;  1 drivers
v0x555556c1a530_0 .net "y", 0 0, L_0x55555708a510;  1 drivers
S_0x555556c816e0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556e75770 .param/l "i" 0 18 14, +C4<010>;
S_0x555556d541c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c816e0;
 .timescale -12 -12;
S_0x555556d56fe0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d541c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708a770 .functor XOR 1, L_0x55555708acf0, L_0x55555708ae60, C4<0>, C4<0>;
L_0x55555708a7e0 .functor XOR 1, L_0x55555708a770, L_0x55555708af90, C4<0>, C4<0>;
L_0x55555708a850 .functor AND 1, L_0x55555708ae60, L_0x55555708af90, C4<1>, C4<1>;
L_0x55555708a960 .functor AND 1, L_0x55555708acf0, L_0x55555708ae60, C4<1>, C4<1>;
L_0x55555708aa20 .functor OR 1, L_0x55555708a850, L_0x55555708a960, C4<0>, C4<0>;
L_0x55555708ab30 .functor AND 1, L_0x55555708acf0, L_0x55555708af90, C4<1>, C4<1>;
L_0x55555708abe0 .functor OR 1, L_0x55555708aa20, L_0x55555708ab30, C4<0>, C4<0>;
v0x555556c17710_0 .net *"_ivl_0", 0 0, L_0x55555708a770;  1 drivers
v0x555556c148f0_0 .net *"_ivl_10", 0 0, L_0x55555708ab30;  1 drivers
v0x555556c11ad0_0 .net *"_ivl_4", 0 0, L_0x55555708a850;  1 drivers
v0x555556c11b90_0 .net *"_ivl_6", 0 0, L_0x55555708a960;  1 drivers
v0x555556c0eee0_0 .net *"_ivl_8", 0 0, L_0x55555708aa20;  1 drivers
v0x555556c0ead0_0 .net "c_in", 0 0, L_0x55555708af90;  1 drivers
v0x555556c0eb90_0 .net "c_out", 0 0, L_0x55555708abe0;  1 drivers
v0x555556c0e3f0_0 .net "s", 0 0, L_0x55555708a7e0;  1 drivers
v0x555556c0e4b0_0 .net "x", 0 0, L_0x55555708acf0;  1 drivers
v0x555556c3ef00_0 .net "y", 0 0, L_0x55555708ae60;  1 drivers
S_0x555556d59e00 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556e686b0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556d5cc20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d59e00;
 .timescale -12 -12;
S_0x555556d5fa40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d5cc20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708b110 .functor XOR 1, L_0x55555708b600, L_0x55555708b7c0, C4<0>, C4<0>;
L_0x55555708b180 .functor XOR 1, L_0x55555708b110, L_0x55555708b9e0, C4<0>, C4<0>;
L_0x55555708b1f0 .functor AND 1, L_0x55555708b7c0, L_0x55555708b9e0, C4<1>, C4<1>;
L_0x55555708b2b0 .functor AND 1, L_0x55555708b600, L_0x55555708b7c0, C4<1>, C4<1>;
L_0x55555708b370 .functor OR 1, L_0x55555708b1f0, L_0x55555708b2b0, C4<0>, C4<0>;
L_0x55555708b480 .functor AND 1, L_0x55555708b600, L_0x55555708b9e0, C4<1>, C4<1>;
L_0x55555708b4f0 .functor OR 1, L_0x55555708b370, L_0x55555708b480, C4<0>, C4<0>;
v0x555556c3c030_0 .net *"_ivl_0", 0 0, L_0x55555708b110;  1 drivers
v0x555556c39210_0 .net *"_ivl_10", 0 0, L_0x55555708b480;  1 drivers
v0x555556c363f0_0 .net *"_ivl_4", 0 0, L_0x55555708b1f0;  1 drivers
v0x555556c335d0_0 .net *"_ivl_6", 0 0, L_0x55555708b2b0;  1 drivers
v0x555556c307b0_0 .net *"_ivl_8", 0 0, L_0x55555708b370;  1 drivers
v0x555556c2d990_0 .net "c_in", 0 0, L_0x55555708b9e0;  1 drivers
v0x555556c2da50_0 .net "c_out", 0 0, L_0x55555708b4f0;  1 drivers
v0x555556c2ab70_0 .net "s", 0 0, L_0x55555708b180;  1 drivers
v0x555556c2ac30_0 .net "x", 0 0, L_0x55555708b600;  1 drivers
v0x555556c28210_0 .net "y", 0 0, L_0x55555708b7c0;  1 drivers
S_0x555556d62860 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556f2caf0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556c7e8c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d62860;
 .timescale -12 -12;
S_0x555556d513a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c7e8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708bb10 .functor XOR 1, L_0x55555708bf00, L_0x55555708c0a0, C4<0>, C4<0>;
L_0x55555708bb80 .functor XOR 1, L_0x55555708bb10, L_0x55555708c1d0, C4<0>, C4<0>;
L_0x55555708bbf0 .functor AND 1, L_0x55555708c0a0, L_0x55555708c1d0, C4<1>, C4<1>;
L_0x55555708bc60 .functor AND 1, L_0x55555708bf00, L_0x55555708c0a0, C4<1>, C4<1>;
L_0x55555708bcd0 .functor OR 1, L_0x55555708bbf0, L_0x55555708bc60, C4<0>, C4<0>;
L_0x55555708bd40 .functor AND 1, L_0x55555708bf00, L_0x55555708c1d0, C4<1>, C4<1>;
L_0x55555708bdf0 .functor OR 1, L_0x55555708bcd0, L_0x55555708bd40, C4<0>, C4<0>;
v0x555556c27e40_0 .net *"_ivl_0", 0 0, L_0x55555708bb10;  1 drivers
v0x555556c27990_0 .net *"_ivl_10", 0 0, L_0x55555708bd40;  1 drivers
v0x555556f47840_0 .net *"_ivl_4", 0 0, L_0x55555708bbf0;  1 drivers
v0x555556f47900_0 .net *"_ivl_6", 0 0, L_0x55555708bc60;  1 drivers
v0x555556f43370_0 .net *"_ivl_8", 0 0, L_0x55555708bcd0;  1 drivers
v0x555556b6c740_0 .net "c_in", 0 0, L_0x55555708c1d0;  1 drivers
v0x555556b6c800_0 .net "c_out", 0 0, L_0x55555708bdf0;  1 drivers
v0x555556b6c370_0 .net "s", 0 0, L_0x55555708bb80;  1 drivers
v0x555556b6c430_0 .net "x", 0 0, L_0x55555708bf00;  1 drivers
v0x555556b33b40_0 .net "y", 0 0, L_0x55555708c0a0;  1 drivers
S_0x555556d3b180 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556ef0010 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556d3dfa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d3b180;
 .timescale -12 -12;
S_0x555556d40dc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d3dfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708c030 .functor XOR 1, L_0x55555708c830, L_0x55555708c960, C4<0>, C4<0>;
L_0x55555708c410 .functor XOR 1, L_0x55555708c030, L_0x55555708cb20, C4<0>, C4<0>;
L_0x55555708c480 .functor AND 1, L_0x55555708c960, L_0x55555708cb20, C4<1>, C4<1>;
L_0x55555708c4f0 .functor AND 1, L_0x55555708c830, L_0x55555708c960, C4<1>, C4<1>;
L_0x55555708c560 .functor OR 1, L_0x55555708c480, L_0x55555708c4f0, C4<0>, C4<0>;
L_0x55555708c670 .functor AND 1, L_0x55555708c830, L_0x55555708cb20, C4<1>, C4<1>;
L_0x55555708c720 .functor OR 1, L_0x55555708c560, L_0x55555708c670, C4<0>, C4<0>;
v0x555556b33120_0 .net *"_ivl_0", 0 0, L_0x55555708c030;  1 drivers
v0x555556b440f0_0 .net *"_ivl_10", 0 0, L_0x55555708c670;  1 drivers
v0x555556afa8b0_0 .net *"_ivl_4", 0 0, L_0x55555708c480;  1 drivers
v0x555556f483f0_0 .net *"_ivl_6", 0 0, L_0x55555708c4f0;  1 drivers
v0x555556ec8fb0_0 .net *"_ivl_8", 0 0, L_0x55555708c560;  1 drivers
v0x555556ec6190_0 .net "c_in", 0 0, L_0x55555708cb20;  1 drivers
v0x555556ec6250_0 .net "c_out", 0 0, L_0x55555708c720;  1 drivers
v0x555556ec3370_0 .net "s", 0 0, L_0x55555708c410;  1 drivers
v0x555556ec3430_0 .net "x", 0 0, L_0x55555708c830;  1 drivers
v0x555556ec0600_0 .net "y", 0 0, L_0x55555708c960;  1 drivers
S_0x555556d43be0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556f090b0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556d46a00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d43be0;
 .timescale -12 -12;
S_0x555556d49820 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d46a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708cc50 .functor XOR 1, L_0x55555708d130, L_0x55555708d300, C4<0>, C4<0>;
L_0x55555708ccc0 .functor XOR 1, L_0x55555708cc50, L_0x55555708d3a0, C4<0>, C4<0>;
L_0x55555708cd30 .functor AND 1, L_0x55555708d300, L_0x55555708d3a0, C4<1>, C4<1>;
L_0x55555708cda0 .functor AND 1, L_0x55555708d130, L_0x55555708d300, C4<1>, C4<1>;
L_0x55555708ce60 .functor OR 1, L_0x55555708cd30, L_0x55555708cda0, C4<0>, C4<0>;
L_0x55555708cf70 .functor AND 1, L_0x55555708d130, L_0x55555708d3a0, C4<1>, C4<1>;
L_0x55555708d020 .functor OR 1, L_0x55555708ce60, L_0x55555708cf70, C4<0>, C4<0>;
v0x555556ebd730_0 .net *"_ivl_0", 0 0, L_0x55555708cc50;  1 drivers
v0x555556eba910_0 .net *"_ivl_10", 0 0, L_0x55555708cf70;  1 drivers
v0x555556eb4cd0_0 .net *"_ivl_4", 0 0, L_0x55555708cd30;  1 drivers
v0x555556eb1eb0_0 .net *"_ivl_6", 0 0, L_0x55555708cda0;  1 drivers
v0x555556eaf090_0 .net *"_ivl_8", 0 0, L_0x55555708ce60;  1 drivers
v0x555556eac270_0 .net "c_in", 0 0, L_0x55555708d3a0;  1 drivers
v0x555556eac330_0 .net "c_out", 0 0, L_0x55555708d020;  1 drivers
v0x555556ea3790_0 .net "s", 0 0, L_0x55555708ccc0;  1 drivers
v0x555556ea3850_0 .net "x", 0 0, L_0x55555708d130;  1 drivers
v0x555556ea9500_0 .net "y", 0 0, L_0x55555708d300;  1 drivers
S_0x555556d4e580 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556ddbe10 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556d38360 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d4e580;
 .timescale -12 -12;
S_0x555556d09040 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d38360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708d580 .functor XOR 1, L_0x55555708d260, L_0x55555708dc00, C4<0>, C4<0>;
L_0x55555708d5f0 .functor XOR 1, L_0x55555708d580, L_0x55555708d4d0, C4<0>, C4<0>;
L_0x55555708d660 .functor AND 1, L_0x55555708dc00, L_0x55555708d4d0, C4<1>, C4<1>;
L_0x55555708d6d0 .functor AND 1, L_0x55555708d260, L_0x55555708dc00, C4<1>, C4<1>;
L_0x55555708d790 .functor OR 1, L_0x55555708d660, L_0x55555708d6d0, C4<0>, C4<0>;
L_0x55555708d8a0 .functor AND 1, L_0x55555708d260, L_0x55555708d4d0, C4<1>, C4<1>;
L_0x55555708d950 .functor OR 1, L_0x55555708d790, L_0x55555708d8a0, C4<0>, C4<0>;
v0x555556ea6630_0 .net *"_ivl_0", 0 0, L_0x55555708d580;  1 drivers
v0x555556ecebf0_0 .net *"_ivl_10", 0 0, L_0x55555708d8a0;  1 drivers
v0x555556ecbdd0_0 .net *"_ivl_4", 0 0, L_0x55555708d660;  1 drivers
v0x555556e7ddc0_0 .net *"_ivl_6", 0 0, L_0x55555708d6d0;  1 drivers
v0x555556e7afa0_0 .net *"_ivl_8", 0 0, L_0x55555708d790;  1 drivers
v0x555556e78180_0 .net "c_in", 0 0, L_0x55555708d4d0;  1 drivers
v0x555556e78240_0 .net "c_out", 0 0, L_0x55555708d950;  1 drivers
v0x555556e6f970_0 .net "s", 0 0, L_0x55555708d5f0;  1 drivers
v0x555556e6fa30_0 .net "x", 0 0, L_0x55555708d260;  1 drivers
v0x555556e75410_0 .net "y", 0 0, L_0x55555708dc00;  1 drivers
S_0x555556d0be60 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556c84500;
 .timescale -12 -12;
P_0x555556e725d0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556d0ec80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d0be60;
 .timescale -12 -12;
S_0x555556d11aa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d0ec80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708de70 .functor XOR 1, L_0x55555708e350, L_0x55555708ddb0, C4<0>, C4<0>;
L_0x55555708dee0 .functor XOR 1, L_0x55555708de70, L_0x55555708e5e0, C4<0>, C4<0>;
L_0x55555708df50 .functor AND 1, L_0x55555708ddb0, L_0x55555708e5e0, C4<1>, C4<1>;
L_0x55555708dfc0 .functor AND 1, L_0x55555708e350, L_0x55555708ddb0, C4<1>, C4<1>;
L_0x55555708e080 .functor OR 1, L_0x55555708df50, L_0x55555708dfc0, C4<0>, C4<0>;
L_0x55555708e190 .functor AND 1, L_0x55555708e350, L_0x55555708e5e0, C4<1>, C4<1>;
L_0x55555708e240 .functor OR 1, L_0x55555708e080, L_0x55555708e190, C4<0>, C4<0>;
v0x555556e99440_0 .net *"_ivl_0", 0 0, L_0x55555708de70;  1 drivers
v0x555556e96620_0 .net *"_ivl_10", 0 0, L_0x55555708e190;  1 drivers
v0x555556e93800_0 .net *"_ivl_4", 0 0, L_0x55555708df50;  1 drivers
v0x555556e909e0_0 .net *"_ivl_6", 0 0, L_0x55555708dfc0;  1 drivers
v0x555556e88180_0 .net *"_ivl_8", 0 0, L_0x55555708e080;  1 drivers
v0x555556e8dbc0_0 .net "c_in", 0 0, L_0x55555708e5e0;  1 drivers
v0x555556e8dc80_0 .net "c_out", 0 0, L_0x55555708e240;  1 drivers
v0x555556e8ada0_0 .net "s", 0 0, L_0x55555708dee0;  1 drivers
v0x555556e8ae60_0 .net "x", 0 0, L_0x55555708e350;  1 drivers
v0x555556e6b170_0 .net "y", 0 0, L_0x55555708ddb0;  1 drivers
S_0x555556d148c0 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556d93a40 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x55555708f4a0 .functor NOT 8, L_0x55555708fa40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556e5cab0_0 .net *"_ivl_0", 7 0, L_0x55555708f4a0;  1 drivers
L_0x7f28706efd98 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556e59c00_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706efd98;  1 drivers
v0x555556f3ad80_0 .net "neg", 7 0, L_0x55555708f630;  alias, 1 drivers
v0x555556f3ae40_0 .net "pos", 7 0, L_0x55555708fa40;  alias, 1 drivers
L_0x55555708f630 .arith/sum 8, L_0x55555708f4a0, L_0x7f28706efd98;
S_0x555556d176e0 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556dac2a0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x55555708f390 .functor NOT 8, L_0x55555708f9a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556f37f60_0 .net *"_ivl_0", 7 0, L_0x55555708f390;  1 drivers
L_0x7f28706efd50 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556f35140_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706efd50;  1 drivers
v0x555556f32320_0 .net "neg", 7 0, L_0x55555708f400;  alias, 1 drivers
v0x555556f2f500_0 .net "pos", 7 0, L_0x55555708f9a0;  alias, 1 drivers
L_0x55555708f400 .arith/sum 8, L_0x55555708f390, L_0x7f28706efd50;
S_0x555556d35540 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x555556d846e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556f26c00 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x555556f26c40 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x555556f26c80 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x555556f26cc0 .param/l "IDLE" 1 19 133, C4<00>;
L_0x55555706e1b0 .functor OR 1, L_0x55555706dfd0, L_0x55555706e0c0, C4<0>, C4<0>;
v0x555556e78b20_0 .net *"_ivl_1", 0 0, L_0x5555570631e0;  1 drivers
v0x555556e78c00_0 .net *"_ivl_13", 0 0, L_0x55555706dfd0;  1 drivers
v0x555556e79f50_0 .net *"_ivl_15", 0 0, L_0x55555706e0c0;  1 drivers
v0x555556e7a040_0 .net *"_ivl_23", 0 0, L_0x5555570796b0;  1 drivers
v0x555556e75d00_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556e75df0_0 .var "data_valid", 0 0;
v0x555556e77130_0 .net "i_c", 7 0, L_0x55555708fae0;  alias, 1 drivers
v0x555556e77210_0 .net "i_c_minus_s", 8 0, L_0x55555708fc20;  alias, 1 drivers
v0x555556e72ee0_0 .net "i_c_plus_s", 8 0, L_0x55555708fb80;  alias, 1 drivers
v0x555556e74310_0 .net "i_x", 7 0, L_0x555557079b90;  1 drivers
v0x555556e743f0_0 .net "i_y", 7 0, L_0x555557079c30;  1 drivers
v0x555556e70160_0 .var "o_Im_out", 7 0;
v0x555556e70240_0 .var "o_Re_out", 7 0;
v0x555556e714f0_0 .var "reg_z", 16 0;
v0x555556e715d0_0 .var "sel", 1 0;
v0x555556e88390_0 .net "start", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x555556e88450_0 .var "start_mult", 0 0;
v0x555556e9e030_0 .var "state", 1 0;
v0x555556e9e0f0_0 .net "w_8Bit_mux", 7 0, v0x555556ea8500_0;  1 drivers
v0x555556e99de0_0 .net "w_9Bit_mux", 8 0, v0x555556e84460_0;  1 drivers
v0x555556e99ea0_0 .net "w_add_answer", 8 0, L_0x555557062a10;  1 drivers
v0x555556e9b210_0 .net "w_i_out", 8 0, L_0x55555706d290;  1 drivers
v0x555556e9b2b0_0 .net "w_mult", 16 0, v0x555556eafb10_0;  1 drivers
v0x555556e96fc0_0 .net "w_mult_dv", 0 0, v0x555556eb2850_0;  1 drivers
v0x555556e97060_0 .net "w_neg_y", 8 0, L_0x555557079500;  1 drivers
v0x555556e983f0_0 .net "w_neg_z", 16 0, L_0x555557079950;  1 drivers
v0x555556e98490_0 .net "w_r_out", 8 0, L_0x555557068120;  1 drivers
v0x555556e941a0_0 .net "w_z", 16 0, v0x555556e714f0_0;  1 drivers
L_0x5555570631e0 .part L_0x555557079b90, 7, 1;
L_0x555557063280 .concat [ 8 1 0 0], L_0x555557079b90, L_0x5555570631e0;
L_0x555557068850 .part v0x555556eafb10_0, 7, 9;
L_0x555557068940 .part v0x555556e714f0_0, 7, 9;
L_0x55555706de40 .part v0x555556eafb10_0, 7, 9;
L_0x55555706dee0 .part L_0x555557079950, 7, 9;
L_0x55555706dfd0 .part v0x555556e715d0_0, 1, 1;
L_0x55555706e0c0 .part v0x555556e715d0_0, 0, 1;
L_0x55555706e2c0 .concat [ 8 8 0 0], L_0x55555708fae0, L_0x555557079c30;
L_0x55555706e3b0 .concat [ 9 9 9 0], L_0x555557062a10, L_0x55555708fc20, L_0x55555708fb80;
L_0x5555570796b0 .part L_0x555557079c30, 7, 1;
L_0x5555570797a0 .concat [ 8 1 0 0], L_0x555557079c30, L_0x5555570796b0;
S_0x555556d06220 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556d727c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556e34790_0 .net "answer", 8 0, L_0x555557062a10;  alias, 1 drivers
v0x555556e31970_0 .net "carry", 8 0, L_0x555557062ce0;  1 drivers
v0x555556e2eb50_0 .net "carry_out", 0 0, L_0x555557063140;  1 drivers
v0x555556e2ebf0_0 .net "input1", 8 0, L_0x555557063280;  1 drivers
v0x555556e2bd30_0 .net "input2", 8 0, L_0x555557079500;  alias, 1 drivers
L_0x55555705e020 .part L_0x555557063280, 0, 1;
L_0x55555705e0c0 .part L_0x555557079500, 0, 1;
L_0x55555705e7e0 .part L_0x555557063280, 1, 1;
L_0x55555705e910 .part L_0x555557079500, 1, 1;
L_0x55555705eb00 .part L_0x555557062ce0, 0, 1;
L_0x55555705f150 .part L_0x555557063280, 2, 1;
L_0x55555705f280 .part L_0x555557079500, 2, 1;
L_0x55555705f3b0 .part L_0x555557062ce0, 1, 1;
L_0x55555705fa50 .part L_0x555557063280, 3, 1;
L_0x55555705fc10 .part L_0x555557079500, 3, 1;
L_0x55555705fd40 .part L_0x555557062ce0, 2, 1;
L_0x5555570602a0 .part L_0x555557063280, 4, 1;
L_0x555557060440 .part L_0x555557079500, 4, 1;
L_0x555557060570 .part L_0x555557062ce0, 3, 1;
L_0x555557060bc0 .part L_0x555557063280, 5, 1;
L_0x555557060cf0 .part L_0x555557079500, 5, 1;
L_0x555557060eb0 .part L_0x555557062ce0, 4, 1;
L_0x555557061420 .part L_0x555557063280, 6, 1;
L_0x5555570615f0 .part L_0x555557079500, 6, 1;
L_0x555557061690 .part L_0x555557062ce0, 5, 1;
L_0x555557061550 .part L_0x555557063280, 7, 1;
L_0x555557061dd0 .part L_0x555557079500, 7, 1;
L_0x5555570617c0 .part L_0x555557062ce0, 6, 1;
L_0x5555570624d0 .part L_0x555557063280, 8, 1;
L_0x5555570626d0 .part L_0x555557079500, 8, 1;
L_0x555557062800 .part L_0x555557062ce0, 7, 1;
LS_0x555557062a10_0_0 .concat8 [ 1 1 1 1], L_0x55555705de10, L_0x55555705e230, L_0x55555705eca0, L_0x55555705f5a0;
LS_0x555557062a10_0_4 .concat8 [ 1 1 1 1], L_0x55555705fee0, L_0x5555570607b0, L_0x555557060fc0, L_0x5555570618e0;
LS_0x555557062a10_0_8 .concat8 [ 1 0 0 0], L_0x555557062030;
L_0x555557062a10 .concat8 [ 4 4 1 0], LS_0x555557062a10_0_0, LS_0x555557062a10_0_4, LS_0x555557062a10_0_8;
LS_0x555557062ce0_0_0 .concat8 [ 1 1 1 1], L_0x55555705dee0, L_0x55555705e6d0, L_0x55555705f040, L_0x55555705f940;
LS_0x555557062ce0_0_4 .concat8 [ 1 1 1 1], L_0x555557060190, L_0x555557060ab0, L_0x555557061310, L_0x555557061c30;
LS_0x555557062ce0_0_8 .concat8 [ 1 0 0 0], L_0x5555570623c0;
L_0x555557062ce0 .concat8 [ 4 4 1 0], LS_0x555557062ce0_0_0, LS_0x555557062ce0_0_4, LS_0x555557062ce0_0_8;
L_0x555557063140 .part L_0x555557062ce0, 8, 1;
S_0x555556d220e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556e45180 .param/l "i" 0 18 14, +C4<00>;
S_0x555556d24f00 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556d220e0;
 .timescale -12 -12;
S_0x555556d27d20 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556d24f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555705de10 .functor XOR 1, L_0x55555705e020, L_0x55555705e0c0, C4<0>, C4<0>;
L_0x55555705dee0 .functor AND 1, L_0x55555705e020, L_0x55555705e0c0, C4<1>, C4<1>;
v0x555556f298c0_0 .net "c", 0 0, L_0x55555705dee0;  1 drivers
v0x555556f29980_0 .net "s", 0 0, L_0x55555705de10;  1 drivers
v0x555556f21d40_0 .net "x", 0 0, L_0x55555705e020;  1 drivers
v0x555556f1ef20_0 .net "y", 0 0, L_0x55555705e0c0;  1 drivers
S_0x555556d2ab40 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556e236e0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556d2d960 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d2ab40;
 .timescale -12 -12;
S_0x555556d30780 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d2d960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555705e160 .functor XOR 1, L_0x55555705e7e0, L_0x55555705e910, C4<0>, C4<0>;
L_0x55555705e230 .functor XOR 1, L_0x55555705e160, L_0x55555705eb00, C4<0>, C4<0>;
L_0x55555705e320 .functor AND 1, L_0x55555705e910, L_0x55555705eb00, C4<1>, C4<1>;
L_0x55555705e460 .functor AND 1, L_0x55555705e7e0, L_0x55555705e910, C4<1>, C4<1>;
L_0x55555705e550 .functor OR 1, L_0x55555705e320, L_0x55555705e460, C4<0>, C4<0>;
L_0x55555705e660 .functor AND 1, L_0x55555705e7e0, L_0x55555705eb00, C4<1>, C4<1>;
L_0x55555705e6d0 .functor OR 1, L_0x55555705e550, L_0x55555705e660, C4<0>, C4<0>;
v0x555556f1c100_0 .net *"_ivl_0", 0 0, L_0x55555705e160;  1 drivers
v0x555556f192e0_0 .net *"_ivl_10", 0 0, L_0x55555705e660;  1 drivers
v0x555556f164c0_0 .net *"_ivl_4", 0 0, L_0x55555705e320;  1 drivers
v0x555556f0dbc0_0 .net *"_ivl_6", 0 0, L_0x55555705e460;  1 drivers
v0x555556f136a0_0 .net *"_ivl_8", 0 0, L_0x55555705e550;  1 drivers
v0x555556f10880_0 .net "c_in", 0 0, L_0x55555705eb00;  1 drivers
v0x555556f10940_0 .net "c_out", 0 0, L_0x55555705e6d0;  1 drivers
v0x555556eefc00_0 .net "s", 0 0, L_0x55555705e230;  1 drivers
v0x555556eefcc0_0 .net "x", 0 0, L_0x55555705e7e0;  1 drivers
v0x555556eecde0_0 .net "y", 0 0, L_0x55555705e910;  1 drivers
S_0x555556d03400 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556df15a0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556d1f2c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d03400;
 .timescale -12 -12;
S_0x555556c04a20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d1f2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555705ec30 .functor XOR 1, L_0x55555705f150, L_0x55555705f280, C4<0>, C4<0>;
L_0x55555705eca0 .functor XOR 1, L_0x55555705ec30, L_0x55555705f3b0, C4<0>, C4<0>;
L_0x55555705ed10 .functor AND 1, L_0x55555705f280, L_0x55555705f3b0, C4<1>, C4<1>;
L_0x55555705edd0 .functor AND 1, L_0x55555705f150, L_0x55555705f280, C4<1>, C4<1>;
L_0x55555705eec0 .functor OR 1, L_0x55555705ed10, L_0x55555705edd0, C4<0>, C4<0>;
L_0x55555705efd0 .functor AND 1, L_0x55555705f150, L_0x55555705f3b0, C4<1>, C4<1>;
L_0x55555705f040 .functor OR 1, L_0x55555705eec0, L_0x55555705efd0, C4<0>, C4<0>;
v0x555556ee9fc0_0 .net *"_ivl_0", 0 0, L_0x55555705ec30;  1 drivers
v0x555556ee71a0_0 .net *"_ivl_10", 0 0, L_0x55555705efd0;  1 drivers
v0x555556ee4380_0 .net *"_ivl_4", 0 0, L_0x55555705ed10;  1 drivers
v0x555556ee1560_0 .net *"_ivl_6", 0 0, L_0x55555705edd0;  1 drivers
v0x555556ede740_0 .net *"_ivl_8", 0 0, L_0x55555705eec0;  1 drivers
v0x555556f08ca0_0 .net "c_in", 0 0, L_0x55555705f3b0;  1 drivers
v0x555556f08d60_0 .net "c_out", 0 0, L_0x55555705f040;  1 drivers
v0x555556f05e80_0 .net "s", 0 0, L_0x55555705eca0;  1 drivers
v0x555556f05f40_0 .net "x", 0 0, L_0x55555705f150;  1 drivers
v0x555556f03110_0 .net "y", 0 0, L_0x55555705f280;  1 drivers
S_0x555556c0a0b0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556d448a0 .param/l "i" 0 18 14, +C4<011>;
S_0x5555569dab50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c0a0b0;
 .timescale -12 -12;
S_0x5555569daf90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555569dab50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555705f530 .functor XOR 1, L_0x55555705fa50, L_0x55555705fc10, C4<0>, C4<0>;
L_0x55555705f5a0 .functor XOR 1, L_0x55555705f530, L_0x55555705fd40, C4<0>, C4<0>;
L_0x55555705f610 .functor AND 1, L_0x55555705fc10, L_0x55555705fd40, C4<1>, C4<1>;
L_0x55555705f6d0 .functor AND 1, L_0x55555705fa50, L_0x55555705fc10, C4<1>, C4<1>;
L_0x55555705f7c0 .functor OR 1, L_0x55555705f610, L_0x55555705f6d0, C4<0>, C4<0>;
L_0x55555705f8d0 .functor AND 1, L_0x55555705fa50, L_0x55555705fd40, C4<1>, C4<1>;
L_0x55555705f940 .functor OR 1, L_0x55555705f7c0, L_0x55555705f8d0, C4<0>, C4<0>;
v0x555556f00240_0 .net *"_ivl_0", 0 0, L_0x55555705f530;  1 drivers
v0x555556efd420_0 .net *"_ivl_10", 0 0, L_0x55555705f8d0;  1 drivers
v0x555556ef4b20_0 .net *"_ivl_4", 0 0, L_0x55555705f610;  1 drivers
v0x555556efa600_0 .net *"_ivl_6", 0 0, L_0x55555705f6d0;  1 drivers
v0x555556ef77e0_0 .net *"_ivl_8", 0 0, L_0x55555705f7c0;  1 drivers
v0x555556ddba00_0 .net "c_in", 0 0, L_0x55555705fd40;  1 drivers
v0x555556ddbac0_0 .net "c_out", 0 0, L_0x55555705f940;  1 drivers
v0x555556dd8be0_0 .net "s", 0 0, L_0x55555705f5a0;  1 drivers
v0x555556dd8ca0_0 .net "x", 0 0, L_0x55555705fa50;  1 drivers
v0x555556dd5e70_0 .net "y", 0 0, L_0x55555705fc10;  1 drivers
S_0x5555569db5b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556c6bc30 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555569d8740 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555569db5b0;
 .timescale -12 -12;
S_0x555556d1c4a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555569d8740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555705fe70 .functor XOR 1, L_0x5555570602a0, L_0x555557060440, C4<0>, C4<0>;
L_0x55555705fee0 .functor XOR 1, L_0x55555705fe70, L_0x555557060570, C4<0>, C4<0>;
L_0x55555705ff50 .functor AND 1, L_0x555557060440, L_0x555557060570, C4<1>, C4<1>;
L_0x55555705ffc0 .functor AND 1, L_0x5555570602a0, L_0x555557060440, C4<1>, C4<1>;
L_0x555557060060 .functor OR 1, L_0x55555705ff50, L_0x55555705ffc0, C4<0>, C4<0>;
L_0x555557060120 .functor AND 1, L_0x5555570602a0, L_0x555557060570, C4<1>, C4<1>;
L_0x555557060190 .functor OR 1, L_0x555557060060, L_0x555557060120, C4<0>, C4<0>;
v0x555556dd2fa0_0 .net *"_ivl_0", 0 0, L_0x55555705fe70;  1 drivers
v0x555556dd0180_0 .net *"_ivl_10", 0 0, L_0x555557060120;  1 drivers
v0x555556dcd360_0 .net *"_ivl_4", 0 0, L_0x55555705ff50;  1 drivers
v0x555556dc7720_0 .net *"_ivl_6", 0 0, L_0x55555705ffc0;  1 drivers
v0x555556dc4900_0 .net *"_ivl_8", 0 0, L_0x555557060060;  1 drivers
v0x555556dc1ae0_0 .net "c_in", 0 0, L_0x555557060570;  1 drivers
v0x555556dc1ba0_0 .net "c_out", 0 0, L_0x555557060190;  1 drivers
v0x555556dbecc0_0 .net "s", 0 0, L_0x55555705fee0;  1 drivers
v0x555556dbed80_0 .net "x", 0 0, L_0x5555570602a0;  1 drivers
v0x555556db6290_0 .net "y", 0 0, L_0x555557060440;  1 drivers
S_0x555556c01c00 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556dc72f0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556bed920 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c01c00;
 .timescale -12 -12;
S_0x555556bf0740 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bed920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570603d0 .functor XOR 1, L_0x555557060bc0, L_0x555557060cf0, C4<0>, C4<0>;
L_0x5555570607b0 .functor XOR 1, L_0x5555570603d0, L_0x555557060eb0, C4<0>, C4<0>;
L_0x555557060820 .functor AND 1, L_0x555557060cf0, L_0x555557060eb0, C4<1>, C4<1>;
L_0x555557060890 .functor AND 1, L_0x555557060bc0, L_0x555557060cf0, C4<1>, C4<1>;
L_0x555557060930 .functor OR 1, L_0x555557060820, L_0x555557060890, C4<0>, C4<0>;
L_0x555557060a40 .functor AND 1, L_0x555557060bc0, L_0x555557060eb0, C4<1>, C4<1>;
L_0x555557060ab0 .functor OR 1, L_0x555557060930, L_0x555557060a40, C4<0>, C4<0>;
v0x555556dbbea0_0 .net *"_ivl_0", 0 0, L_0x5555570603d0;  1 drivers
v0x555556db9080_0 .net *"_ivl_10", 0 0, L_0x555557060a40;  1 drivers
v0x555556de1640_0 .net *"_ivl_4", 0 0, L_0x555557060820;  1 drivers
v0x555556dde820_0 .net *"_ivl_6", 0 0, L_0x555557060890;  1 drivers
v0x555556d90810_0 .net *"_ivl_8", 0 0, L_0x555557060930;  1 drivers
v0x555556d8d9f0_0 .net "c_in", 0 0, L_0x555557060eb0;  1 drivers
v0x555556d8dab0_0 .net "c_out", 0 0, L_0x555557060ab0;  1 drivers
v0x555556d8abd0_0 .net "s", 0 0, L_0x5555570607b0;  1 drivers
v0x555556d8ac90_0 .net "x", 0 0, L_0x555557060bc0;  1 drivers
v0x555556d82470_0 .net "y", 0 0, L_0x555557060cf0;  1 drivers
S_0x555556bf3560 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556e09e00 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556bf6380 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bf3560;
 .timescale -12 -12;
S_0x555556bf91a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bf6380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557060f50 .functor XOR 1, L_0x555557061420, L_0x5555570615f0, C4<0>, C4<0>;
L_0x555557060fc0 .functor XOR 1, L_0x555557060f50, L_0x555557061690, C4<0>, C4<0>;
L_0x555557061030 .functor AND 1, L_0x5555570615f0, L_0x555557061690, C4<1>, C4<1>;
L_0x5555570610a0 .functor AND 1, L_0x555557061420, L_0x5555570615f0, C4<1>, C4<1>;
L_0x555557061190 .functor OR 1, L_0x555557061030, L_0x5555570610a0, C4<0>, C4<0>;
L_0x5555570612a0 .functor AND 1, L_0x555557061420, L_0x555557061690, C4<1>, C4<1>;
L_0x555557061310 .functor OR 1, L_0x555557061190, L_0x5555570612a0, C4<0>, C4<0>;
v0x555556d87db0_0 .net *"_ivl_0", 0 0, L_0x555557060f50;  1 drivers
v0x555556d84f90_0 .net *"_ivl_10", 0 0, L_0x5555570612a0;  1 drivers
v0x555556dabe90_0 .net *"_ivl_4", 0 0, L_0x555557061030;  1 drivers
v0x555556da9070_0 .net *"_ivl_6", 0 0, L_0x5555570610a0;  1 drivers
v0x555556da6250_0 .net *"_ivl_8", 0 0, L_0x555557061190;  1 drivers
v0x555556da3430_0 .net "c_in", 0 0, L_0x555557061690;  1 drivers
v0x555556da34f0_0 .net "c_out", 0 0, L_0x555557061310;  1 drivers
v0x555556d9abd0_0 .net "s", 0 0, L_0x555557060fc0;  1 drivers
v0x555556d9ac90_0 .net "x", 0 0, L_0x555557061420;  1 drivers
v0x555556da06c0_0 .net "y", 0 0, L_0x5555570615f0;  1 drivers
S_0x555556bfbfc0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556c7ed40 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556bfede0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bfbfc0;
 .timescale -12 -12;
S_0x555556beab00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bfede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557061870 .functor XOR 1, L_0x555557061550, L_0x555557061dd0, C4<0>, C4<0>;
L_0x5555570618e0 .functor XOR 1, L_0x555557061870, L_0x5555570617c0, C4<0>, C4<0>;
L_0x555557061950 .functor AND 1, L_0x555557061dd0, L_0x5555570617c0, C4<1>, C4<1>;
L_0x5555570619c0 .functor AND 1, L_0x555557061550, L_0x555557061dd0, C4<1>, C4<1>;
L_0x555557061ab0 .functor OR 1, L_0x555557061950, L_0x5555570619c0, C4<0>, C4<0>;
L_0x555557061bc0 .functor AND 1, L_0x555557061550, L_0x5555570617c0, C4<1>, C4<1>;
L_0x555557061c30 .functor OR 1, L_0x555557061ab0, L_0x555557061bc0, C4<0>, C4<0>;
v0x555556d9d7f0_0 .net *"_ivl_0", 0 0, L_0x555557061870;  1 drivers
v0x555556d7dc30_0 .net *"_ivl_10", 0 0, L_0x555557061bc0;  1 drivers
v0x555556d7ae10_0 .net *"_ivl_4", 0 0, L_0x555557061950;  1 drivers
v0x555556d77ff0_0 .net *"_ivl_6", 0 0, L_0x5555570619c0;  1 drivers
v0x555556d751d0_0 .net *"_ivl_8", 0 0, L_0x555557061ab0;  1 drivers
v0x555556d723b0_0 .net "c_in", 0 0, L_0x5555570617c0;  1 drivers
v0x555556d72470_0 .net "c_out", 0 0, L_0x555557061c30;  1 drivers
v0x555556d6f590_0 .net "s", 0 0, L_0x5555570618e0;  1 drivers
v0x555556d6f650_0 .net "x", 0 0, L_0x555557061550;  1 drivers
v0x555556d6c820_0 .net "y", 0 0, L_0x555557061dd0;  1 drivers
S_0x555556bb9830 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556d06220;
 .timescale -12 -12;
P_0x555556e4d860 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556bd9640 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bb9830;
 .timescale -12 -12;
S_0x555556bdc460 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bd9640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557061fc0 .functor XOR 1, L_0x5555570624d0, L_0x5555570626d0, C4<0>, C4<0>;
L_0x555557062030 .functor XOR 1, L_0x555557061fc0, L_0x555557062800, C4<0>, C4<0>;
L_0x5555570620a0 .functor AND 1, L_0x5555570626d0, L_0x555557062800, C4<1>, C4<1>;
L_0x555557062110 .functor AND 1, L_0x5555570624d0, L_0x5555570626d0, C4<1>, C4<1>;
L_0x555557062200 .functor OR 1, L_0x5555570620a0, L_0x555557062110, C4<0>, C4<0>;
L_0x555557062310 .functor AND 1, L_0x5555570624d0, L_0x555557062800, C4<1>, C4<1>;
L_0x5555570623c0 .functor OR 1, L_0x555557062200, L_0x555557062310, C4<0>, C4<0>;
v0x555556e4a9b0_0 .net *"_ivl_0", 0 0, L_0x555557061fc0;  1 drivers
v0x555556e47b90_0 .net *"_ivl_10", 0 0, L_0x555557062310;  1 drivers
v0x555556e44d70_0 .net *"_ivl_4", 0 0, L_0x5555570620a0;  1 drivers
v0x555556e44e30_0 .net *"_ivl_6", 0 0, L_0x555557062110;  1 drivers
v0x555556e41f50_0 .net *"_ivl_8", 0 0, L_0x555557062200;  1 drivers
v0x555556e39650_0 .net "c_in", 0 0, L_0x555557062800;  1 drivers
v0x555556e39710_0 .net "c_out", 0 0, L_0x5555570623c0;  1 drivers
v0x555556e3f130_0 .net "s", 0 0, L_0x555557062030;  1 drivers
v0x555556e3f1f0_0 .net "x", 0 0, L_0x5555570624d0;  1 drivers
v0x555556e3c3c0_0 .net "y", 0 0, L_0x5555570626d0;  1 drivers
S_0x555556bdf280 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c27f40 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556d3e850_0 .net "answer", 8 0, L_0x55555706d290;  alias, 1 drivers
v0x555556d3ba30_0 .net "carry", 8 0, L_0x55555706d9e0;  1 drivers
v0x555556d33130_0 .net "carry_out", 0 0, L_0x55555706d6d0;  1 drivers
v0x555556d331d0_0 .net "input1", 8 0, L_0x55555706de40;  1 drivers
v0x555556d38c10_0 .net "input2", 8 0, L_0x55555706dee0;  1 drivers
L_0x555557068bb0 .part L_0x55555706de40, 0, 1;
L_0x555557068c50 .part L_0x55555706dee0, 0, 1;
L_0x555557069280 .part L_0x55555706de40, 1, 1;
L_0x555557069320 .part L_0x55555706dee0, 1, 1;
L_0x555557069450 .part L_0x55555706d9e0, 0, 1;
L_0x555557069b00 .part L_0x55555706de40, 2, 1;
L_0x555557069c70 .part L_0x55555706dee0, 2, 1;
L_0x555557069da0 .part L_0x55555706d9e0, 1, 1;
L_0x55555706a410 .part L_0x55555706de40, 3, 1;
L_0x55555706a5d0 .part L_0x55555706dee0, 3, 1;
L_0x55555706a7f0 .part L_0x55555706d9e0, 2, 1;
L_0x55555706ad10 .part L_0x55555706de40, 4, 1;
L_0x55555706aeb0 .part L_0x55555706dee0, 4, 1;
L_0x55555706afe0 .part L_0x55555706d9e0, 3, 1;
L_0x55555706b640 .part L_0x55555706de40, 5, 1;
L_0x55555706b770 .part L_0x55555706dee0, 5, 1;
L_0x55555706b930 .part L_0x55555706d9e0, 4, 1;
L_0x55555706bf40 .part L_0x55555706de40, 6, 1;
L_0x55555706c110 .part L_0x55555706dee0, 6, 1;
L_0x55555706c1b0 .part L_0x55555706d9e0, 5, 1;
L_0x55555706c070 .part L_0x55555706de40, 7, 1;
L_0x55555706ca10 .part L_0x55555706dee0, 7, 1;
L_0x55555706c2e0 .part L_0x55555706d9e0, 6, 1;
L_0x55555706d160 .part L_0x55555706de40, 8, 1;
L_0x55555706d360 .part L_0x55555706dee0, 8, 1;
L_0x55555706d490 .part L_0x55555706d9e0, 7, 1;
LS_0x55555706d290_0_0 .concat8 [ 1 1 1 1], L_0x555557068a30, L_0x555557068d60, L_0x5555570695f0, L_0x555557069f90;
LS_0x55555706d290_0_4 .concat8 [ 1 1 1 1], L_0x55555706a990, L_0x55555706b220, L_0x55555706bad0, L_0x55555706c400;
LS_0x55555706d290_0_8 .concat8 [ 1 0 0 0], L_0x55555706ccf0;
L_0x55555706d290 .concat8 [ 4 4 1 0], LS_0x55555706d290_0_0, LS_0x55555706d290_0_4, LS_0x55555706d290_0_8;
LS_0x55555706d9e0_0_0 .concat8 [ 1 1 1 1], L_0x555557068aa0, L_0x555557069170, L_0x5555570699f0, L_0x55555706a300;
LS_0x55555706d9e0_0_4 .concat8 [ 1 1 1 1], L_0x55555706ac00, L_0x55555706b530, L_0x55555706be30, L_0x55555706c760;
LS_0x55555706d9e0_0_8 .concat8 [ 1 0 0 0], L_0x55555706d050;
L_0x55555706d9e0 .concat8 [ 4 4 1 0], LS_0x55555706d9e0_0_0, LS_0x55555706d9e0_0_4, LS_0x55555706d9e0_0_8;
L_0x55555706d6d0 .part L_0x55555706d9e0, 8, 1;
S_0x555556be20a0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556e29020 .param/l "i" 0 18 14, +C4<00>;
S_0x555556be4ec0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556be20a0;
 .timescale -12 -12;
S_0x555556be7ce0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556be4ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557068a30 .functor XOR 1, L_0x555557068bb0, L_0x555557068c50, C4<0>, C4<0>;
L_0x555557068aa0 .functor AND 1, L_0x555557068bb0, L_0x555557068c50, C4<1>, C4<1>;
v0x555556e20610_0 .net "c", 0 0, L_0x555557068aa0;  1 drivers
v0x555556e260f0_0 .net "s", 0 0, L_0x555557068a30;  1 drivers
v0x555556e261b0_0 .net "x", 0 0, L_0x555557068bb0;  1 drivers
v0x555556e232d0_0 .net "y", 0 0, L_0x555557068c50;  1 drivers
S_0x555556bb6a10 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556dd30a0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556bd2090 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bb6a10;
 .timescale -12 -12;
S_0x555556ba5550 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bd2090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557068cf0 .functor XOR 1, L_0x555557069280, L_0x555557069320, C4<0>, C4<0>;
L_0x555557068d60 .functor XOR 1, L_0x555557068cf0, L_0x555557069450, C4<0>, C4<0>;
L_0x555557068e20 .functor AND 1, L_0x555557069320, L_0x555557069450, C4<1>, C4<1>;
L_0x555557068f30 .functor AND 1, L_0x555557069280, L_0x555557069320, C4<1>, C4<1>;
L_0x555557068ff0 .functor OR 1, L_0x555557068e20, L_0x555557068f30, C4<0>, C4<0>;
L_0x555557069100 .functor AND 1, L_0x555557069280, L_0x555557069450, C4<1>, C4<1>;
L_0x555557069170 .functor OR 1, L_0x555557068ff0, L_0x555557069100, C4<0>, C4<0>;
v0x555556e02650_0 .net *"_ivl_0", 0 0, L_0x555557068cf0;  1 drivers
v0x555556dff830_0 .net *"_ivl_10", 0 0, L_0x555557069100;  1 drivers
v0x555556dfca10_0 .net *"_ivl_4", 0 0, L_0x555557068e20;  1 drivers
v0x555556df9bf0_0 .net *"_ivl_6", 0 0, L_0x555557068f30;  1 drivers
v0x555556df6dd0_0 .net *"_ivl_8", 0 0, L_0x555557068ff0;  1 drivers
v0x555556df3fb0_0 .net "c_in", 0 0, L_0x555557069450;  1 drivers
v0x555556df4070_0 .net "c_out", 0 0, L_0x555557069170;  1 drivers
v0x555556df1190_0 .net "s", 0 0, L_0x555557068d60;  1 drivers
v0x555556df1250_0 .net "x", 0 0, L_0x555557069280;  1 drivers
v0x555556e1b6f0_0 .net "y", 0 0, L_0x555557069320;  1 drivers
S_0x555556ba8370 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556e02750 .param/l "i" 0 18 14, +C4<010>;
S_0x555556bab190 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ba8370;
 .timescale -12 -12;
S_0x555556badfb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bab190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557069580 .functor XOR 1, L_0x555557069b00, L_0x555557069c70, C4<0>, C4<0>;
L_0x5555570695f0 .functor XOR 1, L_0x555557069580, L_0x555557069da0, C4<0>, C4<0>;
L_0x555557069660 .functor AND 1, L_0x555557069c70, L_0x555557069da0, C4<1>, C4<1>;
L_0x555557069770 .functor AND 1, L_0x555557069b00, L_0x555557069c70, C4<1>, C4<1>;
L_0x555557069830 .functor OR 1, L_0x555557069660, L_0x555557069770, C4<0>, C4<0>;
L_0x555557069940 .functor AND 1, L_0x555557069b00, L_0x555557069da0, C4<1>, C4<1>;
L_0x5555570699f0 .functor OR 1, L_0x555557069830, L_0x555557069940, C4<0>, C4<0>;
v0x555556e188d0_0 .net *"_ivl_0", 0 0, L_0x555557069580;  1 drivers
v0x555556e15ab0_0 .net *"_ivl_10", 0 0, L_0x555557069940;  1 drivers
v0x555556e12c90_0 .net *"_ivl_4", 0 0, L_0x555557069660;  1 drivers
v0x555556e0fe70_0 .net *"_ivl_6", 0 0, L_0x555557069770;  1 drivers
v0x555556e07570_0 .net *"_ivl_8", 0 0, L_0x555557069830;  1 drivers
v0x555556e0d050_0 .net "c_in", 0 0, L_0x555557069da0;  1 drivers
v0x555556e0d110_0 .net "c_out", 0 0, L_0x5555570699f0;  1 drivers
v0x555556e0a230_0 .net "s", 0 0, L_0x5555570695f0;  1 drivers
v0x555556e0a2f0_0 .net "x", 0 0, L_0x555557069b00;  1 drivers
v0x555556cee5d0_0 .net "y", 0 0, L_0x555557069c70;  1 drivers
S_0x555556bb0dd0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556e95a30 .param/l "i" 0 18 14, +C4<011>;
S_0x555556bb3bf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bb0dd0;
 .timescale -12 -12;
S_0x555556bcf270 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bb3bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557069f20 .functor XOR 1, L_0x55555706a410, L_0x55555706a5d0, C4<0>, C4<0>;
L_0x555557069f90 .functor XOR 1, L_0x555557069f20, L_0x55555706a7f0, C4<0>, C4<0>;
L_0x55555706a000 .functor AND 1, L_0x55555706a5d0, L_0x55555706a7f0, C4<1>, C4<1>;
L_0x55555706a0c0 .functor AND 1, L_0x55555706a410, L_0x55555706a5d0, C4<1>, C4<1>;
L_0x55555706a180 .functor OR 1, L_0x55555706a000, L_0x55555706a0c0, C4<0>, C4<0>;
L_0x55555706a290 .functor AND 1, L_0x55555706a410, L_0x55555706a7f0, C4<1>, C4<1>;
L_0x55555706a300 .functor OR 1, L_0x55555706a180, L_0x55555706a290, C4<0>, C4<0>;
v0x555556ce88e0_0 .net *"_ivl_0", 0 0, L_0x555557069f20;  1 drivers
v0x555556ce5ac0_0 .net *"_ivl_10", 0 0, L_0x55555706a290;  1 drivers
v0x555556ce2ca0_0 .net *"_ivl_4", 0 0, L_0x55555706a000;  1 drivers
v0x555556ce2d60_0 .net *"_ivl_6", 0 0, L_0x55555706a0c0;  1 drivers
v0x555556cdfe80_0 .net *"_ivl_8", 0 0, L_0x55555706a180;  1 drivers
v0x555556cda240_0 .net "c_in", 0 0, L_0x55555706a7f0;  1 drivers
v0x555556cda300_0 .net "c_out", 0 0, L_0x55555706a300;  1 drivers
v0x555556cd7420_0 .net "s", 0 0, L_0x555557069f90;  1 drivers
v0x555556cd74e0_0 .net "x", 0 0, L_0x55555706a410;  1 drivers
v0x555556cd46b0_0 .net "y", 0 0, L_0x55555706a5d0;  1 drivers
S_0x555556ba10a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556e64890 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556bbddb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ba10a0;
 .timescale -12 -12;
S_0x555556bc0bd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bbddb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706a920 .functor XOR 1, L_0x55555706ad10, L_0x55555706aeb0, C4<0>, C4<0>;
L_0x55555706a990 .functor XOR 1, L_0x55555706a920, L_0x55555706afe0, C4<0>, C4<0>;
L_0x55555706aa00 .functor AND 1, L_0x55555706aeb0, L_0x55555706afe0, C4<1>, C4<1>;
L_0x55555706aa70 .functor AND 1, L_0x55555706ad10, L_0x55555706aeb0, C4<1>, C4<1>;
L_0x55555706aae0 .functor OR 1, L_0x55555706aa00, L_0x55555706aa70, C4<0>, C4<0>;
L_0x55555706ab50 .functor AND 1, L_0x55555706ad10, L_0x55555706afe0, C4<1>, C4<1>;
L_0x55555706ac00 .functor OR 1, L_0x55555706aae0, L_0x55555706ab50, C4<0>, C4<0>;
v0x555556cd17e0_0 .net *"_ivl_0", 0 0, L_0x55555706a920;  1 drivers
v0x555556cd18a0_0 .net *"_ivl_10", 0 0, L_0x55555706ab50;  1 drivers
v0x555556cc8d00_0 .net *"_ivl_4", 0 0, L_0x55555706aa00;  1 drivers
v0x555556cc8dc0_0 .net *"_ivl_6", 0 0, L_0x55555706aa70;  1 drivers
v0x555556cce9c0_0 .net *"_ivl_8", 0 0, L_0x55555706aae0;  1 drivers
v0x555556ccbba0_0 .net "c_in", 0 0, L_0x55555706afe0;  1 drivers
v0x555556ccbc60_0 .net "c_out", 0 0, L_0x55555706ac00;  1 drivers
v0x555556cf4160_0 .net "s", 0 0, L_0x55555706a990;  1 drivers
v0x555556cf4220_0 .net "x", 0 0, L_0x55555706ad10;  1 drivers
v0x555556cf13f0_0 .net "y", 0 0, L_0x55555706aeb0;  1 drivers
S_0x555556bc39f0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556f31730 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556bc6810 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bc39f0;
 .timescale -12 -12;
S_0x555556bc9630 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bc6810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706ae40 .functor XOR 1, L_0x55555706b640, L_0x55555706b770, C4<0>, C4<0>;
L_0x55555706b220 .functor XOR 1, L_0x55555706ae40, L_0x55555706b930, C4<0>, C4<0>;
L_0x55555706b290 .functor AND 1, L_0x55555706b770, L_0x55555706b930, C4<1>, C4<1>;
L_0x55555706b300 .functor AND 1, L_0x55555706b640, L_0x55555706b770, C4<1>, C4<1>;
L_0x55555706b370 .functor OR 1, L_0x55555706b290, L_0x55555706b300, C4<0>, C4<0>;
L_0x55555706b480 .functor AND 1, L_0x55555706b640, L_0x55555706b930, C4<1>, C4<1>;
L_0x55555706b530 .functor OR 1, L_0x55555706b370, L_0x55555706b480, C4<0>, C4<0>;
v0x555556ca3330_0 .net *"_ivl_0", 0 0, L_0x55555706ae40;  1 drivers
v0x555556ca0510_0 .net *"_ivl_10", 0 0, L_0x55555706b480;  1 drivers
v0x555556c9d6f0_0 .net *"_ivl_4", 0 0, L_0x55555706b290;  1 drivers
v0x555556c9d7b0_0 .net *"_ivl_6", 0 0, L_0x55555706b300;  1 drivers
v0x555556c94ee0_0 .net *"_ivl_8", 0 0, L_0x55555706b370;  1 drivers
v0x555556c9a8d0_0 .net "c_in", 0 0, L_0x55555706b930;  1 drivers
v0x555556c9a990_0 .net "c_out", 0 0, L_0x55555706b530;  1 drivers
v0x555556c97ab0_0 .net "s", 0 0, L_0x55555706b220;  1 drivers
v0x555556c97b70_0 .net "x", 0 0, L_0x55555706b640;  1 drivers
v0x555556cbea60_0 .net "y", 0 0, L_0x55555706b770;  1 drivers
S_0x555556bcc450 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556f1b510 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556b9e280 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bcc450;
 .timescale -12 -12;
S_0x555556c70bb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b9e280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706ba60 .functor XOR 1, L_0x55555706bf40, L_0x55555706c110, C4<0>, C4<0>;
L_0x55555706bad0 .functor XOR 1, L_0x55555706ba60, L_0x55555706c1b0, C4<0>, C4<0>;
L_0x55555706bb40 .functor AND 1, L_0x55555706c110, L_0x55555706c1b0, C4<1>, C4<1>;
L_0x55555706bbb0 .functor AND 1, L_0x55555706bf40, L_0x55555706c110, C4<1>, C4<1>;
L_0x55555706bc70 .functor OR 1, L_0x55555706bb40, L_0x55555706bbb0, C4<0>, C4<0>;
L_0x55555706bd80 .functor AND 1, L_0x55555706bf40, L_0x55555706c1b0, C4<1>, C4<1>;
L_0x55555706be30 .functor OR 1, L_0x55555706bc70, L_0x55555706bd80, C4<0>, C4<0>;
v0x555556cbbb90_0 .net *"_ivl_0", 0 0, L_0x55555706ba60;  1 drivers
v0x555556cb8d70_0 .net *"_ivl_10", 0 0, L_0x55555706bd80;  1 drivers
v0x555556cb5f50_0 .net *"_ivl_4", 0 0, L_0x55555706bb40;  1 drivers
v0x555556cad6f0_0 .net *"_ivl_6", 0 0, L_0x55555706bbb0;  1 drivers
v0x555556cb3130_0 .net *"_ivl_8", 0 0, L_0x55555706bc70;  1 drivers
v0x555556cb0310_0 .net "c_in", 0 0, L_0x55555706c1b0;  1 drivers
v0x555556cb03d0_0 .net "c_out", 0 0, L_0x55555706be30;  1 drivers
v0x555556c90630_0 .net "s", 0 0, L_0x55555706bad0;  1 drivers
v0x555556c906f0_0 .net "x", 0 0, L_0x55555706bf40;  1 drivers
v0x555556c8d8c0_0 .net "y", 0 0, L_0x55555706c110;  1 drivers
S_0x555556b8cdc0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556eef030 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556b8fbe0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b8cdc0;
 .timescale -12 -12;
S_0x555556b92a00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b8fbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706c390 .functor XOR 1, L_0x55555706c070, L_0x55555706ca10, C4<0>, C4<0>;
L_0x55555706c400 .functor XOR 1, L_0x55555706c390, L_0x55555706c2e0, C4<0>, C4<0>;
L_0x55555706c470 .functor AND 1, L_0x55555706ca10, L_0x55555706c2e0, C4<1>, C4<1>;
L_0x55555706c4e0 .functor AND 1, L_0x55555706c070, L_0x55555706ca10, C4<1>, C4<1>;
L_0x55555706c5a0 .functor OR 1, L_0x55555706c470, L_0x55555706c4e0, C4<0>, C4<0>;
L_0x55555706c6b0 .functor AND 1, L_0x55555706c070, L_0x55555706c2e0, C4<1>, C4<1>;
L_0x55555706c760 .functor OR 1, L_0x55555706c5a0, L_0x55555706c6b0, C4<0>, C4<0>;
v0x555556c8a9f0_0 .net *"_ivl_0", 0 0, L_0x55555706c390;  1 drivers
v0x555556c87bd0_0 .net *"_ivl_10", 0 0, L_0x55555706c6b0;  1 drivers
v0x555556c84db0_0 .net *"_ivl_4", 0 0, L_0x55555706c470;  1 drivers
v0x555556c81f90_0 .net *"_ivl_6", 0 0, L_0x55555706c4e0;  1 drivers
v0x555556c7f170_0 .net *"_ivl_8", 0 0, L_0x55555706c5a0;  1 drivers
v0x555556c75b60_0 .net "c_in", 0 0, L_0x55555706c2e0;  1 drivers
v0x555556c75c20_0 .net "c_out", 0 0, L_0x55555706c760;  1 drivers
v0x555556d602f0_0 .net "s", 0 0, L_0x55555706c400;  1 drivers
v0x555556d603b0_0 .net "x", 0 0, L_0x55555706c070;  1 drivers
v0x555556d5d580_0 .net "y", 0 0, L_0x55555706ca10;  1 drivers
S_0x555556b95820 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556bdf280;
 .timescale -12 -12;
P_0x555556e676b0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556b98640 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b95820;
 .timescale -12 -12;
S_0x555556b9b460 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b98640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706cc80 .functor XOR 1, L_0x55555706d160, L_0x55555706d360, C4<0>, C4<0>;
L_0x55555706ccf0 .functor XOR 1, L_0x55555706cc80, L_0x55555706d490, C4<0>, C4<0>;
L_0x55555706cd60 .functor AND 1, L_0x55555706d360, L_0x55555706d490, C4<1>, C4<1>;
L_0x55555706cdd0 .functor AND 1, L_0x55555706d160, L_0x55555706d360, C4<1>, C4<1>;
L_0x55555706ce90 .functor OR 1, L_0x55555706cd60, L_0x55555706cdd0, C4<0>, C4<0>;
L_0x55555706cfa0 .functor AND 1, L_0x55555706d160, L_0x55555706d490, C4<1>, C4<1>;
L_0x55555706d050 .functor OR 1, L_0x55555706ce90, L_0x55555706cfa0, C4<0>, C4<0>;
v0x555556d57890_0 .net *"_ivl_0", 0 0, L_0x55555706cc80;  1 drivers
v0x555556d54a70_0 .net *"_ivl_10", 0 0, L_0x55555706cfa0;  1 drivers
v0x555556d4c170_0 .net *"_ivl_4", 0 0, L_0x55555706cd60;  1 drivers
v0x555556d51c50_0 .net *"_ivl_6", 0 0, L_0x55555706cdd0;  1 drivers
v0x555556d4ee30_0 .net *"_ivl_8", 0 0, L_0x55555706ce90;  1 drivers
v0x555556d472b0_0 .net "c_in", 0 0, L_0x55555706d490;  1 drivers
v0x555556d47370_0 .net "c_out", 0 0, L_0x55555706d050;  1 drivers
v0x555556d44490_0 .net "s", 0 0, L_0x55555706ccf0;  1 drivers
v0x555556d44550_0 .net "x", 0 0, L_0x55555706d160;  1 drivers
v0x555556d41720_0 .net "y", 0 0, L_0x55555706d360;  1 drivers
S_0x555556c6dd90 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556f0aed0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556c46f60_0 .net "answer", 8 0, L_0x555557068120;  alias, 1 drivers
v0x555556c44140_0 .net "carry", 8 0, L_0x5555570683f0;  1 drivers
v0x555556c234c0_0 .net "carry_out", 0 0, L_0x555557068040;  1 drivers
v0x555556c23560_0 .net "input1", 8 0, L_0x555557068850;  1 drivers
v0x555556c206a0_0 .net "input2", 8 0, L_0x555557068940;  1 drivers
L_0x555557063540 .part L_0x555557068850, 0, 1;
L_0x5555570635e0 .part L_0x555557068940, 0, 1;
L_0x555557063c50 .part L_0x555557068850, 1, 1;
L_0x555557063cf0 .part L_0x555557068940, 1, 1;
L_0x555557063e20 .part L_0x5555570683f0, 0, 1;
L_0x5555570644d0 .part L_0x555557068850, 2, 1;
L_0x555557064640 .part L_0x555557068940, 2, 1;
L_0x555557064770 .part L_0x5555570683f0, 1, 1;
L_0x555557064de0 .part L_0x555557068850, 3, 1;
L_0x555557064fa0 .part L_0x555557068940, 3, 1;
L_0x555557065160 .part L_0x5555570683f0, 2, 1;
L_0x555557065680 .part L_0x555557068850, 4, 1;
L_0x555557065820 .part L_0x555557068940, 4, 1;
L_0x555557065950 .part L_0x5555570683f0, 3, 1;
L_0x555557065fb0 .part L_0x555557068850, 5, 1;
L_0x5555570660e0 .part L_0x555557068940, 5, 1;
L_0x5555570662a0 .part L_0x5555570683f0, 4, 1;
L_0x5555570668b0 .part L_0x555557068850, 6, 1;
L_0x555557066a80 .part L_0x555557068940, 6, 1;
L_0x555557066b20 .part L_0x5555570683f0, 5, 1;
L_0x5555570669e0 .part L_0x555557068850, 7, 1;
L_0x555557067380 .part L_0x555557068940, 7, 1;
L_0x555557066c50 .part L_0x5555570683f0, 6, 1;
L_0x555557067ad0 .part L_0x555557068850, 8, 1;
L_0x555557067cd0 .part L_0x555557068940, 8, 1;
L_0x555557067e00 .part L_0x5555570683f0, 7, 1;
LS_0x555557068120_0_0 .concat8 [ 1 1 1 1], L_0x5555570633c0, L_0x5555570636f0, L_0x555557063fc0, L_0x555557064960;
LS_0x555557068120_0_4 .concat8 [ 1 1 1 1], L_0x555557065300, L_0x555557065b90, L_0x555557066440, L_0x555557066d70;
LS_0x555557068120_0_8 .concat8 [ 1 0 0 0], L_0x555557067660;
L_0x555557068120 .concat8 [ 4 4 1 0], LS_0x555557068120_0_0, LS_0x555557068120_0_4, LS_0x555557068120_0_8;
LS_0x5555570683f0_0_0 .concat8 [ 1 1 1 1], L_0x555557063430, L_0x555557063b40, L_0x5555570643c0, L_0x555557064cd0;
LS_0x5555570683f0_0_4 .concat8 [ 1 1 1 1], L_0x555557065570, L_0x555557065ea0, L_0x5555570667a0, L_0x5555570670d0;
LS_0x5555570683f0_0_8 .concat8 [ 1 0 0 0], L_0x5555570679c0;
L_0x5555570683f0 .concat8 [ 4 4 1 0], LS_0x5555570683f0_0_0, LS_0x5555570683f0_0_4, LS_0x5555570683f0_0_8;
L_0x555557068040 .part L_0x5555570683f0, 8, 1;
S_0x555556c57b70 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556f02470 .param/l "i" 0 18 14, +C4<00>;
S_0x555556c5c8d0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556c57b70;
 .timescale -12 -12;
S_0x555556c5f6f0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556c5c8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570633c0 .functor XOR 1, L_0x555557063540, L_0x5555570635e0, C4<0>, C4<0>;
L_0x555557063430 .functor AND 1, L_0x555557063540, L_0x5555570635e0, C4<1>, C4<1>;
v0x555556d15170_0 .net "c", 0 0, L_0x555557063430;  1 drivers
v0x555556d15210_0 .net "s", 0 0, L_0x5555570633c0;  1 drivers
v0x555556d12350_0 .net "x", 0 0, L_0x555557063540;  1 drivers
v0x555556d0f530_0 .net "y", 0 0, L_0x5555570635e0;  1 drivers
S_0x555556c62510 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556de0a50 .param/l "i" 0 18 14, +C4<01>;
S_0x555556c65330 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c62510;
 .timescale -12 -12;
S_0x555556c68150 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c65330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557063680 .functor XOR 1, L_0x555557063c50, L_0x555557063cf0, C4<0>, C4<0>;
L_0x5555570636f0 .functor XOR 1, L_0x555557063680, L_0x555557063e20, C4<0>, C4<0>;
L_0x5555570637b0 .functor AND 1, L_0x555557063cf0, L_0x555557063e20, C4<1>, C4<1>;
L_0x5555570638c0 .functor AND 1, L_0x555557063c50, L_0x555557063cf0, C4<1>, C4<1>;
L_0x555557063980 .functor OR 1, L_0x5555570637b0, L_0x5555570638c0, C4<0>, C4<0>;
L_0x555557063a90 .functor AND 1, L_0x555557063c50, L_0x555557063e20, C4<1>, C4<1>;
L_0x555557063b40 .functor OR 1, L_0x555557063980, L_0x555557063a90, C4<0>, C4<0>;
v0x555556d0c710_0 .net *"_ivl_0", 0 0, L_0x555557063680;  1 drivers
v0x555556d0c7d0_0 .net *"_ivl_10", 0 0, L_0x555557063a90;  1 drivers
v0x555556d098f0_0 .net *"_ivl_4", 0 0, L_0x5555570637b0;  1 drivers
v0x555556d06ad0_0 .net *"_ivl_6", 0 0, L_0x5555570638c0;  1 drivers
v0x555556d03cb0_0 .net *"_ivl_8", 0 0, L_0x555557063980;  1 drivers
v0x555556d2e210_0 .net "c_in", 0 0, L_0x555557063e20;  1 drivers
v0x555556d2e2d0_0 .net "c_out", 0 0, L_0x555557063b40;  1 drivers
v0x555556d2b3f0_0 .net "s", 0 0, L_0x5555570636f0;  1 drivers
v0x555556d2b4b0_0 .net "x", 0 0, L_0x555557063c50;  1 drivers
v0x555556d285d0_0 .net "y", 0 0, L_0x555557063cf0;  1 drivers
S_0x555556c6af70 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556dd23b0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556c54d50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c6af70;
 .timescale -12 -12;
S_0x555556c25a30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c54d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557063f50 .functor XOR 1, L_0x5555570644d0, L_0x555557064640, C4<0>, C4<0>;
L_0x555557063fc0 .functor XOR 1, L_0x555557063f50, L_0x555557064770, C4<0>, C4<0>;
L_0x555557064030 .functor AND 1, L_0x555557064640, L_0x555557064770, C4<1>, C4<1>;
L_0x555557064140 .functor AND 1, L_0x5555570644d0, L_0x555557064640, C4<1>, C4<1>;
L_0x555557064200 .functor OR 1, L_0x555557064030, L_0x555557064140, C4<0>, C4<0>;
L_0x555557064310 .functor AND 1, L_0x5555570644d0, L_0x555557064770, C4<1>, C4<1>;
L_0x5555570643c0 .functor OR 1, L_0x555557064200, L_0x555557064310, C4<0>, C4<0>;
v0x555556d257b0_0 .net *"_ivl_0", 0 0, L_0x555557063f50;  1 drivers
v0x555556d22990_0 .net *"_ivl_10", 0 0, L_0x555557064310;  1 drivers
v0x555556d1a090_0 .net *"_ivl_4", 0 0, L_0x555557064030;  1 drivers
v0x555556d1a150_0 .net *"_ivl_6", 0 0, L_0x555557064140;  1 drivers
v0x555556d1fb70_0 .net *"_ivl_8", 0 0, L_0x555557064200;  1 drivers
v0x555556d1cd50_0 .net "c_in", 0 0, L_0x555557064770;  1 drivers
v0x555556d1ce10_0 .net "c_out", 0 0, L_0x5555570643c0;  1 drivers
v0x555556c75090_0 .net "s", 0 0, L_0x555557063fc0;  1 drivers
v0x555556c75150_0 .net "x", 0 0, L_0x5555570644d0;  1 drivers
v0x555556bfc870_0 .net "y", 0 0, L_0x555557064640;  1 drivers
S_0x555556c43890 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556dc3d30 .param/l "i" 0 18 14, +C4<011>;
S_0x555556c466b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c43890;
 .timescale -12 -12;
S_0x555556c494d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c466b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570648f0 .functor XOR 1, L_0x555557064de0, L_0x555557064fa0, C4<0>, C4<0>;
L_0x555557064960 .functor XOR 1, L_0x5555570648f0, L_0x555557065160, C4<0>, C4<0>;
L_0x5555570649d0 .functor AND 1, L_0x555557064fa0, L_0x555557065160, C4<1>, C4<1>;
L_0x555557064a90 .functor AND 1, L_0x555557064de0, L_0x555557064fa0, C4<1>, C4<1>;
L_0x555557064b50 .functor OR 1, L_0x5555570649d0, L_0x555557064a90, C4<0>, C4<0>;
L_0x555557064c60 .functor AND 1, L_0x555557064de0, L_0x555557065160, C4<1>, C4<1>;
L_0x555557064cd0 .functor OR 1, L_0x555557064b50, L_0x555557064c60, C4<0>, C4<0>;
v0x555556bf6c30_0 .net *"_ivl_0", 0 0, L_0x5555570648f0;  1 drivers
v0x555556bf3e10_0 .net *"_ivl_10", 0 0, L_0x555557064c60;  1 drivers
v0x555556bf0ff0_0 .net *"_ivl_4", 0 0, L_0x5555570649d0;  1 drivers
v0x555556bee1d0_0 .net *"_ivl_6", 0 0, L_0x555557064a90;  1 drivers
v0x555556be8590_0 .net *"_ivl_8", 0 0, L_0x555557064b50;  1 drivers
v0x555556be5770_0 .net "c_in", 0 0, L_0x555557065160;  1 drivers
v0x555556be5830_0 .net "c_out", 0 0, L_0x555557064cd0;  1 drivers
v0x555556be2950_0 .net "s", 0 0, L_0x555557064960;  1 drivers
v0x555556be2a10_0 .net "x", 0 0, L_0x555557064de0;  1 drivers
v0x555556bdfbe0_0 .net "y", 0 0, L_0x555557064fa0;  1 drivers
S_0x555556c4c2f0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556d95860 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556c4f110 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c4c2f0;
 .timescale -12 -12;
S_0x555556c51f30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c4f110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557065290 .functor XOR 1, L_0x555557065680, L_0x555557065820, C4<0>, C4<0>;
L_0x555557065300 .functor XOR 1, L_0x555557065290, L_0x555557065950, C4<0>, C4<0>;
L_0x555557065370 .functor AND 1, L_0x555557065820, L_0x555557065950, C4<1>, C4<1>;
L_0x5555570653e0 .functor AND 1, L_0x555557065680, L_0x555557065820, C4<1>, C4<1>;
L_0x555557065450 .functor OR 1, L_0x555557065370, L_0x5555570653e0, C4<0>, C4<0>;
L_0x5555570654c0 .functor AND 1, L_0x555557065680, L_0x555557065950, C4<1>, C4<1>;
L_0x555557065570 .functor OR 1, L_0x555557065450, L_0x5555570654c0, C4<0>, C4<0>;
v0x555556bd7050_0 .net *"_ivl_0", 0 0, L_0x555557065290;  1 drivers
v0x555556bdcd10_0 .net *"_ivl_10", 0 0, L_0x5555570654c0;  1 drivers
v0x555556bd9ef0_0 .net *"_ivl_4", 0 0, L_0x555557065370;  1 drivers
v0x555556bd9fb0_0 .net *"_ivl_6", 0 0, L_0x5555570653e0;  1 drivers
v0x555556c024b0_0 .net *"_ivl_8", 0 0, L_0x555557065450;  1 drivers
v0x555556bff690_0 .net "c_in", 0 0, L_0x555557065950;  1 drivers
v0x555556bff750_0 .net "c_out", 0 0, L_0x555557065570;  1 drivers
v0x555556bb1680_0 .net "s", 0 0, L_0x555557065300;  1 drivers
v0x555556bb1740_0 .net "x", 0 0, L_0x555557065680;  1 drivers
v0x555556bae910_0 .net "y", 0 0, L_0x555557065820;  1 drivers
S_0x555556c22c10 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556db0ee0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556c3ead0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c22c10;
 .timescale -12 -12;
S_0x555556c11750 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c3ead0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570657b0 .functor XOR 1, L_0x555557065fb0, L_0x5555570660e0, C4<0>, C4<0>;
L_0x555557065b90 .functor XOR 1, L_0x5555570657b0, L_0x5555570662a0, C4<0>, C4<0>;
L_0x555557065c00 .functor AND 1, L_0x5555570660e0, L_0x5555570662a0, C4<1>, C4<1>;
L_0x555557065c70 .functor AND 1, L_0x555557065fb0, L_0x5555570660e0, C4<1>, C4<1>;
L_0x555557065ce0 .functor OR 1, L_0x555557065c00, L_0x555557065c70, C4<0>, C4<0>;
L_0x555557065df0 .functor AND 1, L_0x555557065fb0, L_0x5555570662a0, C4<1>, C4<1>;
L_0x555557065ea0 .functor OR 1, L_0x555557065ce0, L_0x555557065df0, C4<0>, C4<0>;
v0x555556baba40_0 .net *"_ivl_0", 0 0, L_0x5555570657b0;  1 drivers
v0x555556ba3230_0 .net *"_ivl_10", 0 0, L_0x555557065df0;  1 drivers
v0x555556ba8c20_0 .net *"_ivl_4", 0 0, L_0x555557065c00;  1 drivers
v0x555556ba5e00_0 .net *"_ivl_6", 0 0, L_0x555557065c70;  1 drivers
v0x555556bccd00_0 .net *"_ivl_8", 0 0, L_0x555557065ce0;  1 drivers
v0x555556bc9ee0_0 .net "c_in", 0 0, L_0x5555570662a0;  1 drivers
v0x555556bc9fa0_0 .net "c_out", 0 0, L_0x555557065ea0;  1 drivers
v0x555556bc70c0_0 .net "s", 0 0, L_0x555557065b90;  1 drivers
v0x555556bc7180_0 .net "x", 0 0, L_0x555557065fb0;  1 drivers
v0x555556bc4350_0 .net "y", 0 0, L_0x5555570660e0;  1 drivers
S_0x555556c14570 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556d9fa40 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556c17390 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c14570;
 .timescale -12 -12;
S_0x555556c1a1b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c17390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570663d0 .functor XOR 1, L_0x5555570668b0, L_0x555557066a80, C4<0>, C4<0>;
L_0x555557066440 .functor XOR 1, L_0x5555570663d0, L_0x555557066b20, C4<0>, C4<0>;
L_0x5555570664b0 .functor AND 1, L_0x555557066a80, L_0x555557066b20, C4<1>, C4<1>;
L_0x555557066520 .functor AND 1, L_0x5555570668b0, L_0x555557066a80, C4<1>, C4<1>;
L_0x5555570665e0 .functor OR 1, L_0x5555570664b0, L_0x555557066520, C4<0>, C4<0>;
L_0x5555570666f0 .functor AND 1, L_0x5555570668b0, L_0x555557066b20, C4<1>, C4<1>;
L_0x5555570667a0 .functor OR 1, L_0x5555570665e0, L_0x5555570666f0, C4<0>, C4<0>;
v0x555556bbba40_0 .net *"_ivl_0", 0 0, L_0x5555570663d0;  1 drivers
v0x555556bc1480_0 .net *"_ivl_10", 0 0, L_0x5555570666f0;  1 drivers
v0x555556bbe660_0 .net *"_ivl_4", 0 0, L_0x5555570664b0;  1 drivers
v0x555556b9eb30_0 .net *"_ivl_6", 0 0, L_0x555557066520;  1 drivers
v0x555556b9bd10_0 .net *"_ivl_8", 0 0, L_0x5555570665e0;  1 drivers
v0x555556b98ef0_0 .net "c_in", 0 0, L_0x555557066b20;  1 drivers
v0x555556b98fb0_0 .net "c_out", 0 0, L_0x5555570667a0;  1 drivers
v0x555556b960d0_0 .net "s", 0 0, L_0x555557066440;  1 drivers
v0x555556b96190_0 .net "x", 0 0, L_0x5555570668b0;  1 drivers
v0x555556b93360_0 .net "y", 0 0, L_0x555557066a80;  1 drivers
S_0x555556c1cfd0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556d77420 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556c1fdf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c1cfd0;
 .timescale -12 -12;
S_0x555556c3bcb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c1fdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557066d00 .functor XOR 1, L_0x5555570669e0, L_0x555557067380, C4<0>, C4<0>;
L_0x555557066d70 .functor XOR 1, L_0x555557066d00, L_0x555557066c50, C4<0>, C4<0>;
L_0x555557066de0 .functor AND 1, L_0x555557067380, L_0x555557066c50, C4<1>, C4<1>;
L_0x555557066e50 .functor AND 1, L_0x5555570669e0, L_0x555557067380, C4<1>, C4<1>;
L_0x555557066f10 .functor OR 1, L_0x555557066de0, L_0x555557066e50, C4<0>, C4<0>;
L_0x555557067020 .functor AND 1, L_0x5555570669e0, L_0x555557066c50, C4<1>, C4<1>;
L_0x5555570670d0 .functor OR 1, L_0x555557066f10, L_0x555557067020, C4<0>, C4<0>;
v0x555556b8a7d0_0 .net *"_ivl_0", 0 0, L_0x555557066d00;  1 drivers
v0x555556b90490_0 .net *"_ivl_10", 0 0, L_0x555557067020;  1 drivers
v0x555556b8d670_0 .net *"_ivl_4", 0 0, L_0x555557066de0;  1 drivers
v0x555556c6e640_0 .net *"_ivl_6", 0 0, L_0x555557066e50;  1 drivers
v0x555556c6b820_0 .net *"_ivl_8", 0 0, L_0x555557066f10;  1 drivers
v0x555556c68a00_0 .net "c_in", 0 0, L_0x555557066c50;  1 drivers
v0x555556c68ac0_0 .net "c_out", 0 0, L_0x5555570670d0;  1 drivers
v0x555556c65be0_0 .net "s", 0 0, L_0x555557066d70;  1 drivers
v0x555556c65ca0_0 .net "x", 0 0, L_0x5555570669e0;  1 drivers
v0x555556c62e70_0 .net "y", 0 0, L_0x555557067380;  1 drivers
S_0x555556b82480 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556c6dd90;
 .timescale -12 -12;
P_0x555556d986a0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556c2a7f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b82480;
 .timescale -12 -12;
S_0x555556c2d610 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c2a7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570675f0 .functor XOR 1, L_0x555557067ad0, L_0x555557067cd0, C4<0>, C4<0>;
L_0x555557067660 .functor XOR 1, L_0x5555570675f0, L_0x555557067e00, C4<0>, C4<0>;
L_0x5555570676d0 .functor AND 1, L_0x555557067cd0, L_0x555557067e00, C4<1>, C4<1>;
L_0x555557067740 .functor AND 1, L_0x555557067ad0, L_0x555557067cd0, C4<1>, C4<1>;
L_0x555557067800 .functor OR 1, L_0x5555570676d0, L_0x555557067740, C4<0>, C4<0>;
L_0x555557067910 .functor AND 1, L_0x555557067ad0, L_0x555557067e00, C4<1>, C4<1>;
L_0x5555570679c0 .functor OR 1, L_0x555557067800, L_0x555557067910, C4<0>, C4<0>;
v0x555556c5ffa0_0 .net *"_ivl_0", 0 0, L_0x5555570675f0;  1 drivers
v0x555556c5d180_0 .net *"_ivl_10", 0 0, L_0x555557067910;  1 drivers
v0x555556c55600_0 .net *"_ivl_4", 0 0, L_0x5555570676d0;  1 drivers
v0x555556c527e0_0 .net *"_ivl_6", 0 0, L_0x555557067740;  1 drivers
v0x555556c4f9c0_0 .net *"_ivl_8", 0 0, L_0x555557067800;  1 drivers
v0x555556c4cba0_0 .net "c_in", 0 0, L_0x555557067e00;  1 drivers
v0x555556c4cc60_0 .net "c_out", 0 0, L_0x5555570679c0;  1 drivers
v0x555556c49d80_0 .net "s", 0 0, L_0x555557067660;  1 drivers
v0x555556c49e40_0 .net "x", 0 0, L_0x555557067ad0;  1 drivers
v0x555556c41530_0 .net "y", 0 0, L_0x555557067cd0;  1 drivers
S_0x555556c30430 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 2 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556c77b60 .param/l "END" 1 20 34, C4<10>;
P_0x555556c77ba0 .param/l "INIT" 1 20 32, C4<00>;
P_0x555556c77be0 .param/l "M" 0 20 4, +C4<00000000000000000000000000001001>;
P_0x555556c77c20 .param/l "MULT" 1 20 33, C4<01>;
P_0x555556c77c60 .param/l "N" 0 20 3, +C4<00000000000000000000000000001000>;
v0x555556eb6aa0_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556eb6b60_0 .var "count", 4 0;
v0x555556eb2850_0 .var "data_valid", 0 0;
v0x555556eb2920_0 .net "in_0", 7 0, v0x555556ea8500_0;  alias, 1 drivers
v0x555556eb3c80_0 .net "in_1", 8 0, v0x555556e84460_0;  alias, 1 drivers
v0x555556eafa30_0 .var "input_0_exp", 16 0;
v0x555556eafb10_0 .var "out", 16 0;
v0x555556eb0e60_0 .var "p", 16 0;
v0x555556eb0f40_0 .net "start", 0 0, v0x555556e88450_0;  1 drivers
v0x555556eacc10_0 .var "state", 1 0;
v0x555556eaccf0_0 .var "t", 16 0;
v0x555556eae040_0 .net "w_o", 16 0, L_0x5555570784e0;  1 drivers
v0x555556eae0e0_0 .net "w_p", 16 0, v0x555556eb0e60_0;  1 drivers
v0x555556ea9df0_0 .net "w_t", 16 0, v0x555556eaccf0_0;  1 drivers
S_0x555556c33250 .scope module, "Bit_adder" "N_bit_adder" 20 26, 18 1 0, S_0x555556c30430;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556e3e540 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x555556eb8490_0 .net "answer", 16 0, L_0x5555570784e0;  alias, 1 drivers
v0x555556eb8590_0 .net "carry", 16 0, L_0x555557078ad0;  1 drivers
v0x555556eb98c0_0 .net "carry_out", 0 0, L_0x555557079310;  1 drivers
v0x555556eb9960_0 .net "input1", 16 0, v0x555556eb0e60_0;  alias, 1 drivers
v0x555556eb5670_0 .net "input2", 16 0, v0x555556eaccf0_0;  alias, 1 drivers
L_0x55555706e680 .part v0x555556eb0e60_0, 0, 1;
L_0x55555706e770 .part v0x555556eaccf0_0, 0, 1;
L_0x55555706edf0 .part v0x555556eb0e60_0, 1, 1;
L_0x55555706ee90 .part v0x555556eaccf0_0, 1, 1;
L_0x55555706efc0 .part L_0x555557078ad0, 0, 1;
L_0x55555706f5d0 .part v0x555556eb0e60_0, 2, 1;
L_0x55555706f7d0 .part v0x555556eaccf0_0, 2, 1;
L_0x55555706f990 .part L_0x555557078ad0, 1, 1;
L_0x55555706ff60 .part v0x555556eb0e60_0, 3, 1;
L_0x555557070090 .part v0x555556eaccf0_0, 3, 1;
L_0x555557070220 .part L_0x555557078ad0, 2, 1;
L_0x5555570707e0 .part v0x555556eb0e60_0, 4, 1;
L_0x555557070980 .part v0x555556eaccf0_0, 4, 1;
L_0x555557070ab0 .part L_0x555557078ad0, 3, 1;
L_0x555557071090 .part v0x555556eb0e60_0, 5, 1;
L_0x5555570711c0 .part v0x555556eaccf0_0, 5, 1;
L_0x555557071380 .part L_0x555557078ad0, 4, 1;
L_0x555557071990 .part v0x555556eb0e60_0, 6, 1;
L_0x555557071c70 .part v0x555556eaccf0_0, 6, 1;
L_0x555557071e20 .part L_0x555557078ad0, 5, 1;
L_0x555557071bd0 .part v0x555556eb0e60_0, 7, 1;
L_0x555557072450 .part v0x555556eaccf0_0, 7, 1;
L_0x555557071ec0 .part L_0x555557078ad0, 6, 1;
L_0x555557072bb0 .part v0x555556eb0e60_0, 8, 1;
L_0x555557072db0 .part v0x555556eaccf0_0, 8, 1;
L_0x555557072ee0 .part L_0x555557078ad0, 7, 1;
L_0x555557073620 .part v0x555556eb0e60_0, 9, 1;
L_0x5555570736c0 .part v0x555556eaccf0_0, 9, 1;
L_0x555557073120 .part L_0x555557078ad0, 8, 1;
L_0x555557073e60 .part v0x555556eb0e60_0, 10, 1;
L_0x555557074090 .part v0x555556eaccf0_0, 10, 1;
L_0x5555570741c0 .part L_0x555557078ad0, 9, 1;
L_0x5555570748e0 .part v0x555556eb0e60_0, 11, 1;
L_0x555557074a10 .part v0x555556eaccf0_0, 11, 1;
L_0x555557074c60 .part L_0x555557078ad0, 10, 1;
L_0x555557075270 .part v0x555556eb0e60_0, 12, 1;
L_0x555557074b40 .part v0x555556eaccf0_0, 12, 1;
L_0x555557075560 .part L_0x555557078ad0, 11, 1;
L_0x555557075c40 .part v0x555556eb0e60_0, 13, 1;
L_0x555557075d70 .part v0x555556eaccf0_0, 13, 1;
L_0x555557075690 .part L_0x555557078ad0, 12, 1;
L_0x5555570764d0 .part v0x555556eb0e60_0, 14, 1;
L_0x555557076760 .part v0x555556eaccf0_0, 14, 1;
L_0x555557076aa0 .part L_0x555557078ad0, 13, 1;
L_0x555557077220 .part v0x555556eb0e60_0, 15, 1;
L_0x555557077350 .part v0x555556eaccf0_0, 15, 1;
L_0x555557077600 .part L_0x555557078ad0, 14, 1;
L_0x555557077c10 .part v0x555556eb0e60_0, 16, 1;
L_0x555557077ed0 .part v0x555556eaccf0_0, 16, 1;
L_0x555557078000 .part L_0x555557078ad0, 15, 1;
LS_0x5555570784e0_0_0 .concat8 [ 1 1 1 1], L_0x55555706e550, L_0x55555706e8d0, L_0x55555706f160, L_0x55555706fb80;
LS_0x5555570784e0_0_4 .concat8 [ 1 1 1 1], L_0x5555570703c0, L_0x555557070c70, L_0x555557071520, L_0x555557071fe0;
LS_0x5555570784e0_0_8 .concat8 [ 1 1 1 1], L_0x555557072740, L_0x555557073200, L_0x5555570739e0, L_0x555557074470;
LS_0x5555570784e0_0_12 .concat8 [ 1 1 1 1], L_0x555557074e00, L_0x5555570757d0, L_0x555557076060, L_0x555557076db0;
LS_0x5555570784e0_0_16 .concat8 [ 1 0 0 0], L_0x5555570777a0;
LS_0x5555570784e0_1_0 .concat8 [ 4 4 4 4], LS_0x5555570784e0_0_0, LS_0x5555570784e0_0_4, LS_0x5555570784e0_0_8, LS_0x5555570784e0_0_12;
LS_0x5555570784e0_1_4 .concat8 [ 1 0 0 0], LS_0x5555570784e0_0_16;
L_0x5555570784e0 .concat8 [ 16 1 0 0], LS_0x5555570784e0_1_0, LS_0x5555570784e0_1_4;
LS_0x555557078ad0_0_0 .concat8 [ 1 1 1 1], L_0x55555706e5c0, L_0x55555706ece0, L_0x55555706f4c0, L_0x55555706fe50;
LS_0x555557078ad0_0_4 .concat8 [ 1 1 1 1], L_0x5555570706d0, L_0x555557070f80, L_0x555557071880, L_0x555557072340;
LS_0x555557078ad0_0_8 .concat8 [ 1 1 1 1], L_0x555557072aa0, L_0x555557073510, L_0x555557073d50, L_0x5555570747d0;
LS_0x555557078ad0_0_12 .concat8 [ 1 1 1 1], L_0x555557075160, L_0x555557075b30, L_0x5555570763c0, L_0x555557077110;
LS_0x555557078ad0_0_16 .concat8 [ 1 0 0 0], L_0x555557077b00;
LS_0x555557078ad0_1_0 .concat8 [ 4 4 4 4], LS_0x555557078ad0_0_0, LS_0x555557078ad0_0_4, LS_0x555557078ad0_0_8, LS_0x555557078ad0_0_12;
LS_0x555557078ad0_1_4 .concat8 [ 1 0 0 0], LS_0x555557078ad0_0_16;
L_0x555557078ad0 .concat8 [ 16 1 0 0], LS_0x555557078ad0_1_0, LS_0x555557078ad0_1_4;
L_0x555557079310 .part L_0x555557078ad0, 16, 1;
S_0x555556c36070 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556e30d80 .param/l "i" 0 18 14, +C4<00>;
S_0x555556c38e90 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556c36070;
 .timescale -12 -12;
S_0x555556b82130 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556c38e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555706e550 .functor XOR 1, L_0x55555706e680, L_0x55555706e770, C4<0>, C4<0>;
L_0x55555706e5c0 .functor AND 1, L_0x55555706e680, L_0x55555706e770, C4<1>, C4<1>;
v0x555556c17c40_0 .net "c", 0 0, L_0x55555706e5c0;  1 drivers
v0x555556c17ce0_0 .net "s", 0 0, L_0x55555706e550;  1 drivers
v0x555556c14e20_0 .net "x", 0 0, L_0x55555706e680;  1 drivers
v0x555556c12000_0 .net "y", 0 0, L_0x55555706e770;  1 drivers
S_0x555556b48fe0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556decca0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556b493c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b48fe0;
 .timescale -12 -12;
S_0x555556b5af60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b493c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706e860 .functor XOR 1, L_0x55555706edf0, L_0x55555706ee90, C4<0>, C4<0>;
L_0x55555706e8d0 .functor XOR 1, L_0x55555706e860, L_0x55555706efc0, C4<0>, C4<0>;
L_0x55555706e990 .functor AND 1, L_0x55555706ee90, L_0x55555706efc0, C4<1>, C4<1>;
L_0x55555706eaa0 .functor AND 1, L_0x55555706edf0, L_0x55555706ee90, C4<1>, C4<1>;
L_0x55555706eb60 .functor OR 1, L_0x55555706e990, L_0x55555706eaa0, C4<0>, C4<0>;
L_0x55555706ec70 .functor AND 1, L_0x55555706edf0, L_0x55555706efc0, C4<1>, C4<1>;
L_0x55555706ece0 .functor OR 1, L_0x55555706eb60, L_0x55555706ec70, C4<0>, C4<0>;
v0x555556c3c560_0 .net *"_ivl_0", 0 0, L_0x55555706e860;  1 drivers
v0x555556c3c620_0 .net *"_ivl_10", 0 0, L_0x55555706ec70;  1 drivers
v0x555556c39740_0 .net *"_ivl_4", 0 0, L_0x55555706e990;  1 drivers
v0x555556c39800_0 .net *"_ivl_6", 0 0, L_0x55555706eaa0;  1 drivers
v0x555556c36920_0 .net *"_ivl_8", 0 0, L_0x55555706eb60;  1 drivers
v0x555556c33b00_0 .net "c_in", 0 0, L_0x55555706efc0;  1 drivers
v0x555556c33bc0_0 .net "c_out", 0 0, L_0x55555706ece0;  1 drivers
v0x555556c30ce0_0 .net "s", 0 0, L_0x55555706e8d0;  1 drivers
v0x555556c30da0_0 .net "x", 0 0, L_0x55555706edf0;  1 drivers
v0x555556c283e0_0 .net "y", 0 0, L_0x55555706ee90;  1 drivers
S_0x555556b5b340 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556e0f2a0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556b6d220 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b5b340;
 .timescale -12 -12;
S_0x555556b6d600 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b6d220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706f0f0 .functor XOR 1, L_0x55555706f5d0, L_0x55555706f7d0, C4<0>, C4<0>;
L_0x55555706f160 .functor XOR 1, L_0x55555706f0f0, L_0x55555706f990, C4<0>, C4<0>;
L_0x55555706f1d0 .functor AND 1, L_0x55555706f7d0, L_0x55555706f990, C4<1>, C4<1>;
L_0x55555706f240 .functor AND 1, L_0x55555706f5d0, L_0x55555706f7d0, C4<1>, C4<1>;
L_0x55555706f300 .functor OR 1, L_0x55555706f1d0, L_0x55555706f240, C4<0>, C4<0>;
L_0x55555706f410 .functor AND 1, L_0x55555706f5d0, L_0x55555706f990, C4<1>, C4<1>;
L_0x55555706f4c0 .functor OR 1, L_0x55555706f300, L_0x55555706f410, C4<0>, C4<0>;
v0x555556c2dec0_0 .net *"_ivl_0", 0 0, L_0x55555706f0f0;  1 drivers
v0x555556c2b0a0_0 .net *"_ivl_10", 0 0, L_0x55555706f410;  1 drivers
v0x555556f52930_0 .net *"_ivl_4", 0 0, L_0x55555706f1d0;  1 drivers
v0x555556d680d0_0 .net *"_ivl_6", 0 0, L_0x55555706f240;  1 drivers
v0x555556b13130_0 .net *"_ivl_8", 0 0, L_0x55555706f300;  1 drivers
v0x555556f41e40_0 .net "c_in", 0 0, L_0x55555706f990;  1 drivers
v0x555556f41f00_0 .net "c_out", 0 0, L_0x55555706f4c0;  1 drivers
v0x555556e8b0d0_0 .net "s", 0 0, L_0x55555706f160;  1 drivers
v0x555556e8b190_0 .net "x", 0 0, L_0x55555706f5d0;  1 drivers
v0x555556d9db20_0 .net "y", 0 0, L_0x55555706f7d0;  1 drivers
S_0x555556b81de0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556cf0750 .param/l "i" 0 18 14, +C4<011>;
S_0x555556b48830 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b81de0;
 .timescale -12 -12;
S_0x555556b22310 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b48830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555706fb10 .functor XOR 1, L_0x55555706ff60, L_0x555557070090, C4<0>, C4<0>;
L_0x55555706fb80 .functor XOR 1, L_0x55555706fb10, L_0x555557070220, C4<0>, C4<0>;
L_0x55555706fbf0 .functor AND 1, L_0x555557070090, L_0x555557070220, C4<1>, C4<1>;
L_0x55555706fc60 .functor AND 1, L_0x55555706ff60, L_0x555557070090, C4<1>, C4<1>;
L_0x55555706fcd0 .functor OR 1, L_0x55555706fbf0, L_0x55555706fc60, C4<0>, C4<0>;
L_0x55555706fde0 .functor AND 1, L_0x55555706ff60, L_0x555557070220, C4<1>, C4<1>;
L_0x55555706fe50 .functor OR 1, L_0x55555706fcd0, L_0x55555706fde0, C4<0>, C4<0>;
v0x555556cb0640_0 .net *"_ivl_0", 0 0, L_0x55555706fb10;  1 drivers
v0x555556bbe990_0 .net *"_ivl_10", 0 0, L_0x55555706fde0;  1 drivers
v0x555556f4fef0_0 .net *"_ivl_4", 0 0, L_0x55555706fbf0;  1 drivers
v0x555556b6cb20_0 .net *"_ivl_6", 0 0, L_0x55555706fc60;  1 drivers
v0x555556b2b8b0_0 .net *"_ivl_8", 0 0, L_0x55555706fcd0;  1 drivers
v0x555556b2b500_0 .net "c_in", 0 0, L_0x555557070220;  1 drivers
v0x555556b2b5c0_0 .net "c_out", 0 0, L_0x55555706fe50;  1 drivers
v0x555556b327c0_0 .net "s", 0 0, L_0x55555706fb80;  1 drivers
v0x555556b32860_0 .net "x", 0 0, L_0x55555706ff60;  1 drivers
v0x555556b32440_0 .net "y", 0 0, L_0x555557070090;  1 drivers
S_0x555556b25450 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556ce20b0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556b25830 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b25450;
 .timescale -12 -12;
S_0x555556b3dbb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b25830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557070350 .functor XOR 1, L_0x5555570707e0, L_0x555557070980, C4<0>, C4<0>;
L_0x5555570703c0 .functor XOR 1, L_0x555557070350, L_0x555557070ab0, C4<0>, C4<0>;
L_0x555557070430 .functor AND 1, L_0x555557070980, L_0x555557070ab0, C4<1>, C4<1>;
L_0x5555570704a0 .functor AND 1, L_0x5555570707e0, L_0x555557070980, C4<1>, C4<1>;
L_0x555557070510 .functor OR 1, L_0x555557070430, L_0x5555570704a0, C4<0>, C4<0>;
L_0x555557070620 .functor AND 1, L_0x5555570707e0, L_0x555557070ab0, C4<1>, C4<1>;
L_0x5555570706d0 .functor OR 1, L_0x555557070510, L_0x555557070620, C4<0>, C4<0>;
v0x555556b320c0_0 .net *"_ivl_0", 0 0, L_0x555557070350;  1 drivers
v0x555556b31dd0_0 .net *"_ivl_10", 0 0, L_0x555557070620;  1 drivers
v0x555556b2b150_0 .net *"_ivl_4", 0 0, L_0x555557070430;  1 drivers
v0x555556b2b210_0 .net *"_ivl_6", 0 0, L_0x5555570704a0;  1 drivers
v0x555556b3ebe0_0 .net *"_ivl_8", 0 0, L_0x555557070510;  1 drivers
v0x555556b38d60_0 .net "c_in", 0 0, L_0x555557070ab0;  1 drivers
v0x555556b38e20_0 .net "c_out", 0 0, L_0x5555570706d0;  1 drivers
v0x555556b389b0_0 .net "s", 0 0, L_0x5555570703c0;  1 drivers
v0x555556b38a70_0 .net "x", 0 0, L_0x5555570707e0;  1 drivers
v0x555556b2bc60_0 .net "y", 0 0, L_0x555557070980;  1 drivers
S_0x555556b43500 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556cd3a10 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556b2f6e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b43500;
 .timescale -12 -12;
S_0x555556b31a80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b2f6e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557070910 .functor XOR 1, L_0x555557071090, L_0x5555570711c0, C4<0>, C4<0>;
L_0x555557070c70 .functor XOR 1, L_0x555557070910, L_0x555557071380, C4<0>, C4<0>;
L_0x555557070ce0 .functor AND 1, L_0x5555570711c0, L_0x555557071380, C4<1>, C4<1>;
L_0x555557070d50 .functor AND 1, L_0x555557071090, L_0x5555570711c0, C4<1>, C4<1>;
L_0x555557070dc0 .functor OR 1, L_0x555557070ce0, L_0x555557070d50, C4<0>, C4<0>;
L_0x555557070ed0 .functor AND 1, L_0x555557071090, L_0x555557071380, C4<1>, C4<1>;
L_0x555557070f80 .functor OR 1, L_0x555557070dc0, L_0x555557070ed0, C4<0>, C4<0>;
v0x555556e784b0_0 .net *"_ivl_0", 0 0, L_0x555557070910;  1 drivers
v0x555556e78590_0 .net *"_ivl_10", 0 0, L_0x555557070ed0;  1 drivers
v0x555556d8af00_0 .net *"_ivl_4", 0 0, L_0x555557070ce0;  1 drivers
v0x555556d8afc0_0 .net *"_ivl_6", 0 0, L_0x555557070d50;  1 drivers
v0x555556c9da20_0 .net *"_ivl_8", 0 0, L_0x555557070dc0;  1 drivers
v0x555556c9db00_0 .net "c_in", 0 0, L_0x555557071380;  1 drivers
v0x555556babd70_0 .net "c_out", 0 0, L_0x555557070f80;  1 drivers
v0x555556babe30_0 .net "s", 0 0, L_0x555557070c70;  1 drivers
v0x555556b5a3d0_0 .net "x", 0 0, L_0x555557071090;  1 drivers
v0x555556b5a490_0 .net "y", 0 0, L_0x5555570711c0;  1 drivers
S_0x555556b21f30 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556c9f940 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556afccc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b21f30;
 .timescale -12 -12;
S_0x555556b00d40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556afccc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570714b0 .functor XOR 1, L_0x555557071990, L_0x555557071c70, C4<0>, C4<0>;
L_0x555557071520 .functor XOR 1, L_0x5555570714b0, L_0x555557071e20, C4<0>, C4<0>;
L_0x555557071590 .functor AND 1, L_0x555557071c70, L_0x555557071e20, C4<1>, C4<1>;
L_0x555557071600 .functor AND 1, L_0x555557071990, L_0x555557071c70, C4<1>, C4<1>;
L_0x5555570716c0 .functor OR 1, L_0x555557071590, L_0x555557071600, C4<0>, C4<0>;
L_0x5555570717d0 .functor AND 1, L_0x555557071990, L_0x555557071e20, C4<1>, C4<1>;
L_0x555557071880 .functor OR 1, L_0x5555570716c0, L_0x5555570717d0, C4<0>, C4<0>;
v0x555556cfc960_0 .net *"_ivl_0", 0 0, L_0x5555570714b0;  1 drivers
v0x555556c0acb0_0 .net *"_ivl_10", 0 0, L_0x5555570717d0;  1 drivers
v0x555556c0ad90_0 .net *"_ivl_4", 0 0, L_0x555557071590;  1 drivers
v0x555556ad7c10_0 .net *"_ivl_6", 0 0, L_0x555557071600;  1 drivers
v0x555556ad7cd0_0 .net *"_ivl_8", 0 0, L_0x5555570716c0;  1 drivers
v0x555556e548a0_0 .net "c_in", 0 0, L_0x555557071e20;  1 drivers
v0x555556e54960_0 .net "c_out", 0 0, L_0x555557071880;  1 drivers
v0x555556ee46b0_0 .net "s", 0 0, L_0x555557071520;  1 drivers
v0x555556ee4770_0 .net "x", 0 0, L_0x555557071990;  1 drivers
v0x555556f2f830_0 .net "y", 0 0, L_0x555557071c70;  1 drivers
S_0x555556b01060 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556cbddc0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556b1bb00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b01060;
 .timescale -12 -12;
S_0x555556b1e890 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b1bb00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557071f70 .functor XOR 1, L_0x555557071bd0, L_0x555557072450, C4<0>, C4<0>;
L_0x555557071fe0 .functor XOR 1, L_0x555557071f70, L_0x555557071ec0, C4<0>, C4<0>;
L_0x555557072050 .functor AND 1, L_0x555557072450, L_0x555557071ec0, C4<1>, C4<1>;
L_0x5555570720c0 .functor AND 1, L_0x555557071bd0, L_0x555557072450, C4<1>, C4<1>;
L_0x555557072180 .functor OR 1, L_0x555557072050, L_0x5555570720c0, C4<0>, C4<0>;
L_0x555557072290 .functor AND 1, L_0x555557071bd0, L_0x555557071ec0, C4<1>, C4<1>;
L_0x555557072340 .functor OR 1, L_0x555557072180, L_0x555557072290, C4<0>, C4<0>;
v0x555556f167f0_0 .net *"_ivl_0", 0 0, L_0x555557071f70;  1 drivers
v0x555556f168d0_0 .net *"_ivl_10", 0 0, L_0x555557072290;  1 drivers
v0x555556efd750_0 .net *"_ivl_4", 0 0, L_0x555557072050;  1 drivers
v0x555556efd810_0 .net *"_ivl_6", 0 0, L_0x5555570720c0;  1 drivers
v0x555556ec0880_0 .net *"_ivl_8", 0 0, L_0x555557072180;  1 drivers
v0x555556ec0960_0 .net "c_in", 0 0, L_0x555557071ec0;  1 drivers
v0x555556df7100_0 .net "c_out", 0 0, L_0x555557072340;  1 drivers
v0x555556df71c0_0 .net "s", 0 0, L_0x555557071fe0;  1 drivers
v0x555556e42280_0 .net "x", 0 0, L_0x555557071bd0;  1 drivers
v0x555556e42340_0 .net "y", 0 0, L_0x555557072450;  1 drivers
S_0x555556b1ec70 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556ce4ef0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556b1beb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b1ec70;
 .timescale -12 -12;
S_0x555556afc900 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b1beb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570726d0 .functor XOR 1, L_0x555557072bb0, L_0x555557072db0, C4<0>, C4<0>;
L_0x555557072740 .functor XOR 1, L_0x5555570726d0, L_0x555557072ee0, C4<0>, C4<0>;
L_0x5555570727b0 .functor AND 1, L_0x555557072db0, L_0x555557072ee0, C4<1>, C4<1>;
L_0x555557072820 .functor AND 1, L_0x555557072bb0, L_0x555557072db0, C4<1>, C4<1>;
L_0x5555570728e0 .functor OR 1, L_0x5555570727b0, L_0x555557072820, C4<0>, C4<0>;
L_0x5555570729f0 .functor AND 1, L_0x555557072bb0, L_0x555557072ee0, C4<1>, C4<1>;
L_0x555557072aa0 .functor OR 1, L_0x5555570728e0, L_0x5555570729f0, C4<0>, C4<0>;
v0x555556e101a0_0 .net *"_ivl_0", 0 0, L_0x5555570726d0;  1 drivers
v0x555556dd32d0_0 .net *"_ivl_10", 0 0, L_0x5555570729f0;  1 drivers
v0x555556dd33b0_0 .net *"_ivl_4", 0 0, L_0x5555570727b0;  1 drivers
v0x555556d09c20_0 .net *"_ivl_6", 0 0, L_0x555557072820;  1 drivers
v0x555556d09d00_0 .net *"_ivl_8", 0 0, L_0x5555570728e0;  1 drivers
v0x555556d54da0_0 .net "c_in", 0 0, L_0x555557072ee0;  1 drivers
v0x555556d54e60_0 .net "c_out", 0 0, L_0x555557072aa0;  1 drivers
v0x555556d3bd60_0 .net "s", 0 0, L_0x555557072740;  1 drivers
v0x555556d3be20_0 .net "x", 0 0, L_0x555557072bb0;  1 drivers
v0x555556d22d50_0 .net "y", 0 0, L_0x555557072db0;  1 drivers
S_0x555556e86820 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556c7e580 .param/l "i" 0 18 14, +C4<01001>;
S_0x555556a94930 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e86820;
 .timescale -12 -12;
S_0x555556f413c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556a94930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557072ce0 .functor XOR 1, L_0x555557073620, L_0x5555570736c0, C4<0>, C4<0>;
L_0x555557073200 .functor XOR 1, L_0x555557072ce0, L_0x555557073120, C4<0>, C4<0>;
L_0x555557073270 .functor AND 1, L_0x5555570736c0, L_0x555557073120, C4<1>, C4<1>;
L_0x5555570732e0 .functor AND 1, L_0x555557073620, L_0x5555570736c0, C4<1>, C4<1>;
L_0x555557073350 .functor OR 1, L_0x555557073270, L_0x5555570732e0, C4<0>, C4<0>;
L_0x555557073460 .functor AND 1, L_0x555557073620, L_0x555557073120, C4<1>, C4<1>;
L_0x555557073510 .functor OR 1, L_0x555557073350, L_0x555557073460, C4<0>, C4<0>;
v0x555556ce5df0_0 .net *"_ivl_0", 0 0, L_0x555557072ce0;  1 drivers
v0x555556ce5ed0_0 .net *"_ivl_10", 0 0, L_0x555557073460;  1 drivers
v0x555556c17f70_0 .net *"_ivl_4", 0 0, L_0x555557073270;  1 drivers
v0x555556c18030_0 .net *"_ivl_6", 0 0, L_0x5555570732e0;  1 drivers
v0x555556c630f0_0 .net *"_ivl_8", 0 0, L_0x555557073350;  1 drivers
v0x555556c631d0_0 .net "c_in", 0 0, L_0x555557073120;  1 drivers
v0x555556c4a0b0_0 .net "c_out", 0 0, L_0x555557073510;  1 drivers
v0x555556c4a170_0 .net "s", 0 0, L_0x555557073200;  1 drivers
v0x555556c31010_0 .net "x", 0 0, L_0x555557073620;  1 drivers
v0x555556bf4140_0 .net "y", 0 0, L_0x5555570736c0;  1 drivers
S_0x555556ae6980 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556d56cc0 .param/l "i" 0 18 14, +C4<01010>;
S_0x555556ae8cf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ae6980;
 .timescale -12 -12;
S_0x555556ae94a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ae8cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557073970 .functor XOR 1, L_0x555557073e60, L_0x555557074090, C4<0>, C4<0>;
L_0x5555570739e0 .functor XOR 1, L_0x555557073970, L_0x5555570741c0, C4<0>, C4<0>;
L_0x555557073a50 .functor AND 1, L_0x555557074090, L_0x5555570741c0, C4<1>, C4<1>;
L_0x555557073b10 .functor AND 1, L_0x555557073e60, L_0x555557074090, C4<1>, C4<1>;
L_0x555557073bd0 .functor OR 1, L_0x555557073a50, L_0x555557073b10, C4<0>, C4<0>;
L_0x555557073ce0 .functor AND 1, L_0x555557073e60, L_0x5555570741c0, C4<1>, C4<1>;
L_0x555557073d50 .functor OR 1, L_0x555557073bd0, L_0x555557073ce0, C4<0>, C4<0>;
v0x555556b83e50_0 .net *"_ivl_0", 0 0, L_0x555557073970;  1 drivers
v0x555556b83f30_0 .net *"_ivl_10", 0 0, L_0x555557073ce0;  1 drivers
v0x555556b00990_0 .net *"_ivl_4", 0 0, L_0x555557073a50;  1 drivers
v0x555556b00a50_0 .net *"_ivl_6", 0 0, L_0x555557073b10;  1 drivers
v0x555556e80be0_0 .net *"_ivl_8", 0 0, L_0x555557073bd0;  1 drivers
v0x555556e80cc0_0 .net "c_in", 0 0, L_0x5555570741c0;  1 drivers
v0x555556e9f080_0 .net "c_out", 0 0, L_0x555557073d50;  1 drivers
v0x555556e9f140_0 .net "s", 0 0, L_0x5555570739e0;  1 drivers
v0x555556e6dee0_0 .net "x", 0 0, L_0x555557073e60;  1 drivers
v0x555556f3dba0_0 .net "y", 0 0, L_0x555557074090;  1 drivers
S_0x555556ae9880 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556d438c0 .param/l "i" 0 18 14, +C4<01011>;
S_0x555556f24b60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ae9880;
 .timescale -12 -12;
S_0x555556d80a50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f24b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557074400 .functor XOR 1, L_0x5555570748e0, L_0x555557074a10, C4<0>, C4<0>;
L_0x555557074470 .functor XOR 1, L_0x555557074400, L_0x555557074c60, C4<0>, C4<0>;
L_0x5555570744e0 .functor AND 1, L_0x555557074a10, L_0x555557074c60, C4<1>, C4<1>;
L_0x555557074550 .functor AND 1, L_0x5555570748e0, L_0x555557074a10, C4<1>, C4<1>;
L_0x555557074610 .functor OR 1, L_0x5555570744e0, L_0x555557074550, C4<0>, C4<0>;
L_0x555557074720 .functor AND 1, L_0x5555570748e0, L_0x555557074c60, C4<1>, C4<1>;
L_0x5555570747d0 .functor OR 1, L_0x555557074610, L_0x555557074720, C4<0>, C4<0>;
v0x555556e505f0_0 .net *"_ivl_0", 0 0, L_0x555557074400;  1 drivers
v0x555556e506b0_0 .net *"_ivl_10", 0 0, L_0x555557074720;  1 drivers
v0x555556e375b0_0 .net *"_ivl_4", 0 0, L_0x5555570744e0;  1 drivers
v0x555556e05470_0 .net *"_ivl_6", 0 0, L_0x555557074550;  1 drivers
v0x555556e05550_0 .net *"_ivl_8", 0 0, L_0x555557074610;  1 drivers
v0x555556e1e510_0 .net "c_in", 0 0, L_0x555557074c60;  1 drivers
v0x555556e1e5d0_0 .net "c_out", 0 0, L_0x5555570747d0;  1 drivers
v0x555556a196f0_0 .net "s", 0 0, L_0x555557074470;  1 drivers
v0x555556a197b0_0 .net "x", 0 0, L_0x5555570748e0;  1 drivers
v0x555556ceb7b0_0 .net "y", 0 0, L_0x555557074a10;  1 drivers
S_0x555556db1ad0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556d14580 .param/l "i" 0 18 14, +C4<01100>;
S_0x555556d93630 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556db1ad0;
 .timescale -12 -12;
S_0x555556d99270 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d93630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557074d90 .functor XOR 1, L_0x555557075270, L_0x555557074b40, C4<0>, C4<0>;
L_0x555557074e00 .functor XOR 1, L_0x555557074d90, L_0x555557075560, C4<0>, C4<0>;
L_0x555557074e70 .functor AND 1, L_0x555557074b40, L_0x555557075560, C4<1>, C4<1>;
L_0x555557074ee0 .functor AND 1, L_0x555557075270, L_0x555557074b40, C4<1>, C4<1>;
L_0x555557074fa0 .functor OR 1, L_0x555557074e70, L_0x555557074ee0, C4<0>, C4<0>;
L_0x5555570750b0 .functor AND 1, L_0x555557075270, L_0x555557075560, C4<1>, C4<1>;
L_0x555557075160 .functor OR 1, L_0x555557074fa0, L_0x5555570750b0, C4<0>, C4<0>;
v0x555556cabd90_0 .net *"_ivl_0", 0 0, L_0x555557074d90;  1 drivers
v0x555556cabe70_0 .net *"_ivl_10", 0 0, L_0x5555570750b0;  1 drivers
v0x555556ca6150_0 .net *"_ivl_4", 0 0, L_0x555557074e70;  1 drivers
v0x555556ca6210_0 .net *"_ivl_6", 0 0, L_0x555557074ee0;  1 drivers
v0x555556cc45f0_0 .net *"_ivl_8", 0 0, L_0x555557074fa0;  1 drivers
v0x555556c93450_0 .net "c_in", 0 0, L_0x555557075560;  1 drivers
v0x555556c93510_0 .net "c_out", 0 0, L_0x555557075160;  1 drivers
v0x555556d63110_0 .net "s", 0 0, L_0x555557074e00;  1 drivers
v0x555556d631d0_0 .net "x", 0 0, L_0x555557075270;  1 drivers
v0x555556d4a180_0 .net "y", 0 0, L_0x555557074b40;  1 drivers
S_0x555556a57010 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556d05f00 .param/l "i" 0 18 14, +C4<01101>;
S_0x555556f0bac0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556a57010;
 .timescale -12 -12;
S_0x555556ef2a20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f0bac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557074be0 .functor XOR 1, L_0x555557075c40, L_0x555557075d70, C4<0>, C4<0>;
L_0x5555570757d0 .functor XOR 1, L_0x555557074be0, L_0x555557075690, C4<0>, C4<0>;
L_0x555557075840 .functor AND 1, L_0x555557075d70, L_0x555557075690, C4<1>, C4<1>;
L_0x5555570758b0 .functor AND 1, L_0x555557075c40, L_0x555557075d70, C4<1>, C4<1>;
L_0x555557075970 .functor OR 1, L_0x555557075840, L_0x5555570758b0, C4<0>, C4<0>;
L_0x555557075a80 .functor AND 1, L_0x555557075c40, L_0x555557075690, C4<1>, C4<1>;
L_0x555557075b30 .functor OR 1, L_0x555557075970, L_0x555557075a80, C4<0>, C4<0>;
v0x555556d17f90_0 .net *"_ivl_0", 0 0, L_0x555557074be0;  1 drivers
v0x555556d31030_0 .net *"_ivl_10", 0 0, L_0x555557075a80;  1 drivers
v0x555556d31110_0 .net *"_ivl_4", 0 0, L_0x555557075840;  1 drivers
v0x5555569dbdd0_0 .net *"_ivl_6", 0 0, L_0x5555570758b0;  1 drivers
v0x5555569dbe90_0 .net *"_ivl_8", 0 0, L_0x555557075970;  1 drivers
v0x555556bf9a50_0 .net "c_in", 0 0, L_0x555557075690;  1 drivers
v0x555556bf9b10_0 .net "c_out", 0 0, L_0x555557075b30;  1 drivers
v0x555556bba0e0_0 .net "s", 0 0, L_0x5555570757d0;  1 drivers
v0x555556bba1a0_0 .net "x", 0 0, L_0x555557075c40;  1 drivers
v0x555556bb44a0_0 .net "y", 0 0, L_0x555557075d70;  1 drivers
S_0x555556bd2940 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556d279e0 .param/l "i" 0 18 14, +C4<01110>;
S_0x555556b7ef00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bd2940;
 .timescale -12 -12;
S_0x555556c3f380 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b7ef00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557075ff0 .functor XOR 1, L_0x5555570764d0, L_0x555557076760, C4<0>, C4<0>;
L_0x555557076060 .functor XOR 1, L_0x555557075ff0, L_0x555557076aa0, C4<0>, C4<0>;
L_0x5555570760d0 .functor AND 1, L_0x555557076760, L_0x555557076aa0, C4<1>, C4<1>;
L_0x555557076140 .functor AND 1, L_0x5555570764d0, L_0x555557076760, C4<1>, C4<1>;
L_0x555557076200 .functor OR 1, L_0x5555570760d0, L_0x555557076140, C4<0>, C4<0>;
L_0x555557076310 .functor AND 1, L_0x5555570764d0, L_0x555557076aa0, C4<1>, C4<1>;
L_0x5555570763c0 .functor OR 1, L_0x555557076200, L_0x555557076310, C4<0>, C4<0>;
v0x555556b458a0_0 .net *"_ivl_0", 0 0, L_0x555557075ff0;  1 drivers
v0x555556b45980_0 .net *"_ivl_10", 0 0, L_0x555557076310;  1 drivers
v0x555556b44cf0_0 .net *"_ivl_4", 0 0, L_0x5555570760d0;  1 drivers
v0x555556b44de0_0 .net *"_ivl_6", 0 0, L_0x555557076140;  1 drivers
v0x555556b46cb0_0 .net *"_ivl_8", 0 0, L_0x555557076200;  1 drivers
v0x555556ea0e00_0 .net "c_in", 0 0, L_0x555557076aa0;  1 drivers
v0x555556ea0ec0_0 .net "c_out", 0 0, L_0x5555570763c0;  1 drivers
v0x555556ea3a40_0 .net "s", 0 0, L_0x555557076060;  1 drivers
v0x555556ea3ae0_0 .net "x", 0 0, L_0x5555570764d0;  1 drivers
v0x555556ecf640_0 .net "y", 0 0, L_0x555557076760;  1 drivers
S_0x555556c262e0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556c018c0 .param/l "i" 0 18 14, +C4<01111>;
S_0x555556c58420 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c262e0;
 .timescale -12 -12;
S_0x555556c71460 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c58420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557076d40 .functor XOR 1, L_0x555557077220, L_0x555557077350, C4<0>, C4<0>;
L_0x555557076db0 .functor XOR 1, L_0x555557076d40, L_0x555557077600, C4<0>, C4<0>;
L_0x555557076e20 .functor AND 1, L_0x555557077350, L_0x555557077600, C4<1>, C4<1>;
L_0x555557076e90 .functor AND 1, L_0x555557077220, L_0x555557077350, C4<1>, C4<1>;
L_0x555557076f50 .functor OR 1, L_0x555557076e20, L_0x555557076e90, C4<0>, C4<0>;
L_0x555557077060 .functor AND 1, L_0x555557077220, L_0x555557077600, C4<1>, C4<1>;
L_0x555557077110 .functor OR 1, L_0x555557076f50, L_0x555557077060, C4<0>, C4<0>;
v0x555556ed09c0_0 .net *"_ivl_0", 0 0, L_0x555557076d40;  1 drivers
v0x555556ed0aa0_0 .net *"_ivl_10", 0 0, L_0x555557077060;  1 drivers
v0x555556ecc770_0 .net *"_ivl_4", 0 0, L_0x555557076e20;  1 drivers
v0x555556ecc860_0 .net *"_ivl_6", 0 0, L_0x555557076e90;  1 drivers
v0x555556ecdba0_0 .net *"_ivl_8", 0 0, L_0x555557076f50;  1 drivers
v0x555556ec9950_0 .net "c_in", 0 0, L_0x555557077600;  1 drivers
v0x555556ec9a10_0 .net "c_out", 0 0, L_0x555557077110;  1 drivers
v0x555556ecad80_0 .net "s", 0 0, L_0x555557076db0;  1 drivers
v0x555556ecae40_0 .net "x", 0 0, L_0x555557077220;  1 drivers
v0x555556ec6be0_0 .net "y", 0 0, L_0x555557077350;  1 drivers
S_0x555556ba1950 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x555556c33250;
 .timescale -12 -12;
P_0x555556bf3240 .param/l "i" 0 18 14, +C4<010000>;
S_0x555556ec3d10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ba1950;
 .timescale -12 -12;
S_0x555556ec5140 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ec3d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557077730 .functor XOR 1, L_0x555557077c10, L_0x555557077ed0, C4<0>, C4<0>;
L_0x5555570777a0 .functor XOR 1, L_0x555557077730, L_0x555557078000, C4<0>, C4<0>;
L_0x555557077810 .functor AND 1, L_0x555557077ed0, L_0x555557078000, C4<1>, C4<1>;
L_0x555557077880 .functor AND 1, L_0x555557077c10, L_0x555557077ed0, C4<1>, C4<1>;
L_0x555557077940 .functor OR 1, L_0x555557077810, L_0x555557077880, C4<0>, C4<0>;
L_0x555557077a50 .functor AND 1, L_0x555557077c10, L_0x555557078000, C4<1>, C4<1>;
L_0x555557077b00 .functor OR 1, L_0x555557077940, L_0x555557077a50, C4<0>, C4<0>;
v0x555556ec0ef0_0 .net *"_ivl_0", 0 0, L_0x555557077730;  1 drivers
v0x555556ec0fd0_0 .net *"_ivl_10", 0 0, L_0x555557077a50;  1 drivers
v0x555556ec2320_0 .net *"_ivl_4", 0 0, L_0x555557077810;  1 drivers
v0x555556ec2410_0 .net *"_ivl_6", 0 0, L_0x555557077880;  1 drivers
v0x555556ebe0d0_0 .net *"_ivl_8", 0 0, L_0x555557077940;  1 drivers
v0x555556ebf500_0 .net "c_in", 0 0, L_0x555557078000;  1 drivers
v0x555556ebf5c0_0 .net "c_out", 0 0, L_0x555557077b00;  1 drivers
v0x555556ebb2b0_0 .net "s", 0 0, L_0x5555570777a0;  1 drivers
v0x555556ebb350_0 .net "x", 0 0, L_0x555557077c10;  1 drivers
v0x555556ebc6e0_0 .net "y", 0 0, L_0x555557077ed0;  1 drivers
S_0x555556eab220 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556ea6fd0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x555556ea7010 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x555556ea8400_0 .net "data_bus", 15 0, L_0x55555706e2c0;  1 drivers
v0x555556ea8500_0 .var "data_out", 7 0;
v0x555556ea41b0_0 .var/i "i", 31 0;
v0x555556ea4280_0 .net "sel", 0 0, L_0x55555706e1b0;  1 drivers
E_0x555556bc74f0 .event anyedge, v0x555556ea4280_0, v0x555556ea8400_0;
S_0x555556ea55e0 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556ea70b0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x555556ea70f0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x555556e843a0_0 .net "data_bus", 26 0, L_0x55555706e3b0;  1 drivers
v0x555556e84460_0 .var "data_out", 8 0;
v0x555556e857d0_0 .var/i "i", 31 0;
v0x555556e858a0_0 .net "sel", 1 0, v0x555556e715d0_0;  1 drivers
E_0x555556e15ee0 .event anyedge, v0x555556e858a0_0, v0x555556e843a0_0;
S_0x555556e81580 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x555556badc70 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x555557079490 .functor NOT 9, L_0x5555570797a0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555556e829b0_0 .net *"_ivl_0", 8 0, L_0x555557079490;  1 drivers
L_0x7f28706efcc0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555556e82a50_0 .net/2u *"_ivl_2", 8 0, L_0x7f28706efcc0;  1 drivers
v0x555556e7e760_0 .net "neg", 8 0, L_0x555557079500;  alias, 1 drivers
v0x555556e7e860_0 .net "pos", 8 0, L_0x5555570797a0;  1 drivers
L_0x555557079500 .arith/sum 9, L_0x555557079490, L_0x7f28706efcc0;
S_0x555556e7fb90 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x555556d35540;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x555556bd1d50 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x5555570795a0 .functor NOT 17, v0x555556e714f0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555556e7b940_0 .net *"_ivl_0", 16 0, L_0x5555570795a0;  1 drivers
L_0x7f28706efd08 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556e7b9e0_0 .net/2u *"_ivl_2", 16 0, L_0x7f28706efd08;  1 drivers
v0x555556e7cd70_0 .net "neg", 16 0, L_0x555557079950;  alias, 1 drivers
v0x555556e7ce40_0 .net "pos", 16 0, v0x555556e714f0_0;  alias, 1 drivers
L_0x555557079950 .arith/sum 17, L_0x5555570795a0, L_0x7f28706efd08;
S_0x555556e63000 .scope generate, "bfs[1]" "bfs[1]" 16 20, 16 20 0, S_0x555556dae400;
 .timescale -12 -12;
P_0x555556b9df40 .param/l "i" 0 16 20, +C4<01>;
S_0x555556e64430 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x555556e63000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x55555678b760_0 .net "A_im", 7 0, L_0x5555570c13a0;  1 drivers
v0x555556794f40_0 .net "A_re", 7 0, L_0x5555570c12b0;  1 drivers
v0x555556795020_0 .net "B_im", 7 0, L_0x5555570c1650;  1 drivers
v0x555556795120_0 .net "B_re", 7 0, L_0x5555570c1550;  1 drivers
v0x5555567951f0_0 .net "C_minus_S", 8 0, L_0x5555570c1930;  1 drivers
v0x555556795300_0 .net "C_plus_S", 8 0, L_0x5555570c1800;  1 drivers
v0x55555679a1f0_0 .var "D_im", 7 0;
v0x55555679a2b0_0 .var "D_re", 7 0;
v0x55555679a390_0 .net "E_im", 7 0, v0x555556745060_0;  1 drivers
v0x55555679a480_0 .net "E_re", 7 0, v0x555556745140_0;  1 drivers
v0x55555679a550_0 .net *"_ivl_13", 0 0, L_0x5555570b5df0;  1 drivers
v0x55555679a610_0 .net *"_ivl_17", 0 0, L_0x5555570b6020;  1 drivers
v0x5555567a2050_0 .net *"_ivl_21", 0 0, L_0x5555570bb470;  1 drivers
v0x5555567a2130_0 .net *"_ivl_25", 0 0, L_0x5555570bb620;  1 drivers
v0x5555567a2210_0 .net *"_ivl_29", 0 0, L_0x5555570c0a20;  1 drivers
v0x5555567a22f0_0 .net *"_ivl_33", 0 0, L_0x5555570c0bf0;  1 drivers
v0x5555567a23d0_0 .net *"_ivl_5", 0 0, L_0x5555570b0810;  1 drivers
v0x5555567b0180_0 .net *"_ivl_9", 0 0, L_0x5555570b09f0;  1 drivers
v0x5555567b0260_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x5555567b0410_0 .net "data_valid", 0 0, v0x5555566c9ef0_0;  1 drivers
v0x5555567a2470_0 .net "i_C", 7 0, L_0x5555570c16f0;  1 drivers
v0x5555567b9590_0 .var "r_D_re", 7 0;
v0x5555567b9630_0 .net "start_calc", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x5555567b96d0_0 .net "w_d_im", 8 0, L_0x5555570b52e0;  1 drivers
v0x5555567b97c0_0 .net "w_d_re", 8 0, L_0x5555570afe10;  1 drivers
v0x5555567b9890_0 .net "w_e_im", 8 0, L_0x5555570ba9b0;  1 drivers
v0x5555567b9960_0 .net "w_e_re", 8 0, L_0x5555570bff60;  1 drivers
v0x5555567c4320_0 .net "w_neg_b_im", 7 0, L_0x5555570c1110;  1 drivers
v0x5555567c43c0_0 .net "w_neg_b_re", 7 0, L_0x5555570c0ee0;  1 drivers
L_0x5555570ab5b0 .part L_0x5555570bff60, 1, 8;
L_0x5555570ab650 .part L_0x5555570ba9b0, 1, 8;
L_0x5555570b0810 .part L_0x5555570c12b0, 7, 1;
L_0x5555570b08b0 .concat [ 8 1 0 0], L_0x5555570c12b0, L_0x5555570b0810;
L_0x5555570b09f0 .part L_0x5555570c1550, 7, 1;
L_0x5555570b0ae0 .concat [ 8 1 0 0], L_0x5555570c1550, L_0x5555570b09f0;
L_0x5555570b5df0 .part L_0x5555570c13a0, 7, 1;
L_0x5555570b5e90 .concat [ 8 1 0 0], L_0x5555570c13a0, L_0x5555570b5df0;
L_0x5555570b6020 .part L_0x5555570c1650, 7, 1;
L_0x5555570b6110 .concat [ 8 1 0 0], L_0x5555570c1650, L_0x5555570b6020;
L_0x5555570bb470 .part L_0x5555570c13a0, 7, 1;
L_0x5555570bb510 .concat [ 8 1 0 0], L_0x5555570c13a0, L_0x5555570bb470;
L_0x5555570bb620 .part L_0x5555570c1110, 7, 1;
L_0x5555570bb710 .concat [ 8 1 0 0], L_0x5555570c1110, L_0x5555570bb620;
L_0x5555570c0a20 .part L_0x5555570c12b0, 7, 1;
L_0x5555570c0ac0 .concat [ 8 1 0 0], L_0x5555570c12b0, L_0x5555570c0a20;
L_0x5555570c0bf0 .part L_0x5555570c0ee0, 7, 1;
L_0x5555570c0ce0 .concat [ 8 1 0 0], L_0x5555570c0ee0, L_0x5555570c0bf0;
S_0x555556e601e0 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556b926c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556de1fe0_0 .net "answer", 8 0, L_0x5555570b52e0;  alias, 1 drivers
v0x555556de20e0_0 .net "carry", 8 0, L_0x5555570b5990;  1 drivers
v0x555556de3410_0 .net "carry_out", 0 0, L_0x5555570b5680;  1 drivers
v0x555556de34b0_0 .net "input1", 8 0, L_0x5555570b5e90;  1 drivers
v0x555556ddf1c0_0 .net "input2", 8 0, L_0x5555570b6110;  1 drivers
L_0x5555570b0d50 .part L_0x5555570b5e90, 0, 1;
L_0x5555570b0df0 .part L_0x5555570b6110, 0, 1;
L_0x5555570b1460 .part L_0x5555570b5e90, 1, 1;
L_0x5555570b1500 .part L_0x5555570b6110, 1, 1;
L_0x5555570b1630 .part L_0x5555570b5990, 0, 1;
L_0x5555570b1ce0 .part L_0x5555570b5e90, 2, 1;
L_0x5555570b1e50 .part L_0x5555570b6110, 2, 1;
L_0x5555570b1f80 .part L_0x5555570b5990, 1, 1;
L_0x5555570b25f0 .part L_0x5555570b5e90, 3, 1;
L_0x5555570b27b0 .part L_0x5555570b6110, 3, 1;
L_0x5555570b29d0 .part L_0x5555570b5990, 2, 1;
L_0x5555570b2ef0 .part L_0x5555570b5e90, 4, 1;
L_0x5555570b3090 .part L_0x5555570b6110, 4, 1;
L_0x5555570b31c0 .part L_0x5555570b5990, 3, 1;
L_0x5555570b37a0 .part L_0x5555570b5e90, 5, 1;
L_0x5555570b38d0 .part L_0x5555570b6110, 5, 1;
L_0x5555570b3a90 .part L_0x5555570b5990, 4, 1;
L_0x5555570b40a0 .part L_0x5555570b5e90, 6, 1;
L_0x5555570b4270 .part L_0x5555570b6110, 6, 1;
L_0x5555570b4310 .part L_0x5555570b5990, 5, 1;
L_0x5555570b41d0 .part L_0x5555570b5e90, 7, 1;
L_0x5555570b4a60 .part L_0x5555570b6110, 7, 1;
L_0x5555570b4440 .part L_0x5555570b5990, 6, 1;
L_0x5555570b51b0 .part L_0x5555570b5e90, 8, 1;
L_0x5555570b4c10 .part L_0x5555570b6110, 8, 1;
L_0x5555570b5440 .part L_0x5555570b5990, 7, 1;
LS_0x5555570b52e0_0_0 .concat8 [ 1 1 1 1], L_0x5555570b0bd0, L_0x5555570b0f00, L_0x5555570b17d0, L_0x5555570b2170;
LS_0x5555570b52e0_0_4 .concat8 [ 1 1 1 1], L_0x5555570b2b70, L_0x5555570b3380, L_0x5555570b3c30, L_0x5555570b4560;
LS_0x5555570b52e0_0_8 .concat8 [ 1 0 0 0], L_0x5555570b4d40;
L_0x5555570b52e0 .concat8 [ 4 4 1 0], LS_0x5555570b52e0_0_0, LS_0x5555570b52e0_0_4, LS_0x5555570b52e0_0_8;
LS_0x5555570b5990_0_0 .concat8 [ 1 1 1 1], L_0x5555570b0c40, L_0x5555570b1350, L_0x5555570b1bd0, L_0x5555570b24e0;
LS_0x5555570b5990_0_4 .concat8 [ 1 1 1 1], L_0x5555570b2de0, L_0x5555570b3690, L_0x5555570b3f90, L_0x5555570b48c0;
LS_0x5555570b5990_0_8 .concat8 [ 1 0 0 0], L_0x5555570b50a0;
L_0x5555570b5990 .concat8 [ 4 4 1 0], LS_0x5555570b5990_0_0, LS_0x5555570b5990_0_4, LS_0x5555570b5990_0_8;
L_0x5555570b5680 .part L_0x5555570b5990, 8, 1;
S_0x555556e61610 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c6da50 .param/l "i" 0 18 14, +C4<00>;
S_0x555556e5d3c0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556e61610;
 .timescale -12 -12;
S_0x555556e5e7f0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556e5d3c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570b0bd0 .functor XOR 1, L_0x5555570b0d50, L_0x5555570b0df0, C4<0>, C4<0>;
L_0x5555570b0c40 .functor AND 1, L_0x5555570b0d50, L_0x5555570b0df0, C4<1>, C4<1>;
v0x555556e5a5a0_0 .net "c", 0 0, L_0x5555570b0c40;  1 drivers
v0x555556e5a640_0 .net "s", 0 0, L_0x5555570b0bd0;  1 drivers
v0x555556e5b9d0_0 .net "x", 0 0, L_0x5555570b0d50;  1 drivers
v0x555556e5baa0_0 .net "y", 0 0, L_0x5555570b0df0;  1 drivers
S_0x555556e57780 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c5c590 .param/l "i" 0 18 14, +C4<01>;
S_0x555556e58bb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e57780;
 .timescale -12 -12;
S_0x555556f3fd30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e58bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b0e90 .functor XOR 1, L_0x5555570b1460, L_0x5555570b1500, C4<0>, C4<0>;
L_0x5555570b0f00 .functor XOR 1, L_0x5555570b0e90, L_0x5555570b1630, C4<0>, C4<0>;
L_0x5555570b0fc0 .functor AND 1, L_0x5555570b1500, L_0x5555570b1630, C4<1>, C4<1>;
L_0x5555570b10d0 .functor AND 1, L_0x5555570b1460, L_0x5555570b1500, C4<1>, C4<1>;
L_0x5555570b1190 .functor OR 1, L_0x5555570b0fc0, L_0x5555570b10d0, C4<0>, C4<0>;
L_0x5555570b12a0 .functor AND 1, L_0x5555570b1460, L_0x5555570b1630, C4<1>, C4<1>;
L_0x5555570b1350 .functor OR 1, L_0x5555570b1190, L_0x5555570b12a0, C4<0>, C4<0>;
v0x555556f26e10_0 .net *"_ivl_0", 0 0, L_0x5555570b0e90;  1 drivers
v0x555556f26ed0_0 .net *"_ivl_10", 0 0, L_0x5555570b12a0;  1 drivers
v0x555556f3b720_0 .net *"_ivl_4", 0 0, L_0x5555570b0fc0;  1 drivers
v0x555556f3b810_0 .net *"_ivl_6", 0 0, L_0x5555570b10d0;  1 drivers
v0x555556f3cb50_0 .net *"_ivl_8", 0 0, L_0x5555570b1190;  1 drivers
v0x555556f38900_0 .net "c_in", 0 0, L_0x5555570b1630;  1 drivers
v0x555556f389c0_0 .net "c_out", 0 0, L_0x5555570b1350;  1 drivers
v0x555556f39d30_0 .net "s", 0 0, L_0x5555570b0f00;  1 drivers
v0x555556f39df0_0 .net "x", 0 0, L_0x5555570b1460;  1 drivers
v0x555556f35ae0_0 .net "y", 0 0, L_0x5555570b1500;  1 drivers
S_0x555556f36f10 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556f35c20 .param/l "i" 0 18 14, +C4<010>;
S_0x555556f32cc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f36f10;
 .timescale -12 -12;
S_0x555556f340f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f32cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b1760 .functor XOR 1, L_0x5555570b1ce0, L_0x5555570b1e50, C4<0>, C4<0>;
L_0x5555570b17d0 .functor XOR 1, L_0x5555570b1760, L_0x5555570b1f80, C4<0>, C4<0>;
L_0x5555570b1840 .functor AND 1, L_0x5555570b1e50, L_0x5555570b1f80, C4<1>, C4<1>;
L_0x5555570b1950 .functor AND 1, L_0x5555570b1ce0, L_0x5555570b1e50, C4<1>, C4<1>;
L_0x5555570b1a10 .functor OR 1, L_0x5555570b1840, L_0x5555570b1950, C4<0>, C4<0>;
L_0x5555570b1b20 .functor AND 1, L_0x5555570b1ce0, L_0x5555570b1f80, C4<1>, C4<1>;
L_0x5555570b1bd0 .functor OR 1, L_0x5555570b1a10, L_0x5555570b1b20, C4<0>, C4<0>;
v0x555556f2fea0_0 .net *"_ivl_0", 0 0, L_0x5555570b1760;  1 drivers
v0x555556f2ff60_0 .net *"_ivl_10", 0 0, L_0x5555570b1b20;  1 drivers
v0x555556f312d0_0 .net *"_ivl_4", 0 0, L_0x5555570b1840;  1 drivers
v0x555556f313c0_0 .net *"_ivl_6", 0 0, L_0x5555570b1950;  1 drivers
v0x555556f2d080_0 .net *"_ivl_8", 0 0, L_0x5555570b1a10;  1 drivers
v0x555556f2e4b0_0 .net "c_in", 0 0, L_0x5555570b1f80;  1 drivers
v0x555556f2e570_0 .net "c_out", 0 0, L_0x5555570b1bd0;  1 drivers
v0x555556f2a260_0 .net "s", 0 0, L_0x5555570b17d0;  1 drivers
v0x555556f2a300_0 .net "x", 0 0, L_0x5555570b1ce0;  1 drivers
v0x555556f2b690_0 .net "y", 0 0, L_0x5555570b1e50;  1 drivers
S_0x555556f27490 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c256f0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556f28870 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f27490;
 .timescale -12 -12;
S_0x555556f0ddd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f28870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b2100 .functor XOR 1, L_0x5555570b25f0, L_0x5555570b27b0, C4<0>, C4<0>;
L_0x5555570b2170 .functor XOR 1, L_0x5555570b2100, L_0x5555570b29d0, C4<0>, C4<0>;
L_0x5555570b21e0 .functor AND 1, L_0x5555570b27b0, L_0x5555570b29d0, C4<1>, C4<1>;
L_0x5555570b22a0 .functor AND 1, L_0x5555570b25f0, L_0x5555570b27b0, C4<1>, C4<1>;
L_0x5555570b2360 .functor OR 1, L_0x5555570b21e0, L_0x5555570b22a0, C4<0>, C4<0>;
L_0x5555570b2470 .functor AND 1, L_0x5555570b25f0, L_0x5555570b29d0, C4<1>, C4<1>;
L_0x5555570b24e0 .functor OR 1, L_0x5555570b2360, L_0x5555570b2470, C4<0>, C4<0>;
v0x555556f226e0_0 .net *"_ivl_0", 0 0, L_0x5555570b2100;  1 drivers
v0x555556f227a0_0 .net *"_ivl_10", 0 0, L_0x5555570b2470;  1 drivers
v0x555556f23b10_0 .net *"_ivl_4", 0 0, L_0x5555570b21e0;  1 drivers
v0x555556f23c00_0 .net *"_ivl_6", 0 0, L_0x5555570b22a0;  1 drivers
v0x555556f1f8c0_0 .net *"_ivl_8", 0 0, L_0x5555570b2360;  1 drivers
v0x555556f20cf0_0 .net "c_in", 0 0, L_0x5555570b29d0;  1 drivers
v0x555556f20db0_0 .net "c_out", 0 0, L_0x5555570b24e0;  1 drivers
v0x555556f1caa0_0 .net "s", 0 0, L_0x5555570b2170;  1 drivers
v0x555556f1cb40_0 .net "x", 0 0, L_0x5555570b25f0;  1 drivers
v0x555556f1df80_0 .net "y", 0 0, L_0x5555570b27b0;  1 drivers
S_0x555556f19c80 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c14230 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556f1b0b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f19c80;
 .timescale -12 -12;
S_0x555556f16e60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f1b0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b2b00 .functor XOR 1, L_0x5555570b2ef0, L_0x5555570b3090, C4<0>, C4<0>;
L_0x5555570b2b70 .functor XOR 1, L_0x5555570b2b00, L_0x5555570b31c0, C4<0>, C4<0>;
L_0x5555570b2be0 .functor AND 1, L_0x5555570b3090, L_0x5555570b31c0, C4<1>, C4<1>;
L_0x5555570b2c50 .functor AND 1, L_0x5555570b2ef0, L_0x5555570b3090, C4<1>, C4<1>;
L_0x5555570b2cc0 .functor OR 1, L_0x5555570b2be0, L_0x5555570b2c50, C4<0>, C4<0>;
L_0x5555570b2d30 .functor AND 1, L_0x5555570b2ef0, L_0x5555570b31c0, C4<1>, C4<1>;
L_0x5555570b2de0 .functor OR 1, L_0x5555570b2cc0, L_0x5555570b2d30, C4<0>, C4<0>;
v0x555556f18290_0 .net *"_ivl_0", 0 0, L_0x5555570b2b00;  1 drivers
v0x555556f18350_0 .net *"_ivl_10", 0 0, L_0x5555570b2d30;  1 drivers
v0x555556f14040_0 .net *"_ivl_4", 0 0, L_0x5555570b2be0;  1 drivers
v0x555556f14100_0 .net *"_ivl_6", 0 0, L_0x5555570b2c50;  1 drivers
v0x555556f15470_0 .net *"_ivl_8", 0 0, L_0x5555570b2cc0;  1 drivers
v0x555556f11220_0 .net "c_in", 0 0, L_0x5555570b31c0;  1 drivers
v0x555556f112e0_0 .net "c_out", 0 0, L_0x5555570b2de0;  1 drivers
v0x555556f12650_0 .net "s", 0 0, L_0x5555570b2b70;  1 drivers
v0x555556f126f0_0 .net "x", 0 0, L_0x5555570b2ef0;  1 drivers
v0x555556f0e500_0 .net "y", 0 0, L_0x5555570b3090;  1 drivers
S_0x555556f0f830 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c38b50 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556edbb50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f0f830;
 .timescale -12 -12;
S_0x555556ef05a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556edbb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b3020 .functor XOR 1, L_0x5555570b37a0, L_0x5555570b38d0, C4<0>, C4<0>;
L_0x5555570b3380 .functor XOR 1, L_0x5555570b3020, L_0x5555570b3a90, C4<0>, C4<0>;
L_0x5555570b33f0 .functor AND 1, L_0x5555570b38d0, L_0x5555570b3a90, C4<1>, C4<1>;
L_0x5555570b3460 .functor AND 1, L_0x5555570b37a0, L_0x5555570b38d0, C4<1>, C4<1>;
L_0x5555570b34d0 .functor OR 1, L_0x5555570b33f0, L_0x5555570b3460, C4<0>, C4<0>;
L_0x5555570b35e0 .functor AND 1, L_0x5555570b37a0, L_0x5555570b3a90, C4<1>, C4<1>;
L_0x5555570b3690 .functor OR 1, L_0x5555570b34d0, L_0x5555570b35e0, C4<0>, C4<0>;
v0x555556ef19d0_0 .net *"_ivl_0", 0 0, L_0x5555570b3020;  1 drivers
v0x555556ef1ab0_0 .net *"_ivl_10", 0 0, L_0x5555570b35e0;  1 drivers
v0x555556eed780_0 .net *"_ivl_4", 0 0, L_0x5555570b33f0;  1 drivers
v0x555556eed840_0 .net *"_ivl_6", 0 0, L_0x5555570b3460;  1 drivers
v0x555556eeebb0_0 .net *"_ivl_8", 0 0, L_0x5555570b34d0;  1 drivers
v0x555556eea960_0 .net "c_in", 0 0, L_0x5555570b3a90;  1 drivers
v0x555556eeaa20_0 .net "c_out", 0 0, L_0x5555570b3690;  1 drivers
v0x555556eebd90_0 .net "s", 0 0, L_0x5555570b3380;  1 drivers
v0x555556eebe30_0 .net "x", 0 0, L_0x5555570b37a0;  1 drivers
v0x555556ee7bf0_0 .net "y", 0 0, L_0x5555570b38d0;  1 drivers
S_0x555556ee8f70 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c2a4b0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556ee4d20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ee8f70;
 .timescale -12 -12;
S_0x555556ee6150 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ee4d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b3bc0 .functor XOR 1, L_0x5555570b40a0, L_0x5555570b4270, C4<0>, C4<0>;
L_0x5555570b3c30 .functor XOR 1, L_0x5555570b3bc0, L_0x5555570b4310, C4<0>, C4<0>;
L_0x5555570b3ca0 .functor AND 1, L_0x5555570b4270, L_0x5555570b4310, C4<1>, C4<1>;
L_0x5555570b3d10 .functor AND 1, L_0x5555570b40a0, L_0x5555570b4270, C4<1>, C4<1>;
L_0x5555570b3dd0 .functor OR 1, L_0x5555570b3ca0, L_0x5555570b3d10, C4<0>, C4<0>;
L_0x5555570b3ee0 .functor AND 1, L_0x5555570b40a0, L_0x5555570b4310, C4<1>, C4<1>;
L_0x5555570b3f90 .functor OR 1, L_0x5555570b3dd0, L_0x5555570b3ee0, C4<0>, C4<0>;
v0x555556ee1f00_0 .net *"_ivl_0", 0 0, L_0x5555570b3bc0;  1 drivers
v0x555556ee1fe0_0 .net *"_ivl_10", 0 0, L_0x5555570b3ee0;  1 drivers
v0x555556ee3330_0 .net *"_ivl_4", 0 0, L_0x5555570b3ca0;  1 drivers
v0x555556ee3420_0 .net *"_ivl_6", 0 0, L_0x5555570b3d10;  1 drivers
v0x555556edf0e0_0 .net *"_ivl_8", 0 0, L_0x5555570b3dd0;  1 drivers
v0x555556ee0510_0 .net "c_in", 0 0, L_0x5555570b4310;  1 drivers
v0x555556ee05d0_0 .net "c_out", 0 0, L_0x5555570b3f90;  1 drivers
v0x555556edc2c0_0 .net "s", 0 0, L_0x5555570b3c30;  1 drivers
v0x555556edc380_0 .net "x", 0 0, L_0x5555570b40a0;  1 drivers
v0x555556edd7a0_0 .net "y", 0 0, L_0x5555570b4270;  1 drivers
S_0x555556ef4d30 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556f69500 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556f09640 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ef4d30;
 .timescale -12 -12;
S_0x555556f0aa70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f09640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b44f0 .functor XOR 1, L_0x5555570b41d0, L_0x5555570b4a60, C4<0>, C4<0>;
L_0x5555570b4560 .functor XOR 1, L_0x5555570b44f0, L_0x5555570b4440, C4<0>, C4<0>;
L_0x5555570b45d0 .functor AND 1, L_0x5555570b4a60, L_0x5555570b4440, C4<1>, C4<1>;
L_0x5555570b4640 .functor AND 1, L_0x5555570b41d0, L_0x5555570b4a60, C4<1>, C4<1>;
L_0x5555570b4700 .functor OR 1, L_0x5555570b45d0, L_0x5555570b4640, C4<0>, C4<0>;
L_0x5555570b4810 .functor AND 1, L_0x5555570b41d0, L_0x5555570b4440, C4<1>, C4<1>;
L_0x5555570b48c0 .functor OR 1, L_0x5555570b4700, L_0x5555570b4810, C4<0>, C4<0>;
v0x555556f06820_0 .net *"_ivl_0", 0 0, L_0x5555570b44f0;  1 drivers
v0x555556f06920_0 .net *"_ivl_10", 0 0, L_0x5555570b4810;  1 drivers
v0x555556f07c50_0 .net *"_ivl_4", 0 0, L_0x5555570b45d0;  1 drivers
v0x555556f07d10_0 .net *"_ivl_6", 0 0, L_0x5555570b4640;  1 drivers
v0x555556f03a00_0 .net *"_ivl_8", 0 0, L_0x5555570b4700;  1 drivers
v0x555556f04e30_0 .net "c_in", 0 0, L_0x5555570b4440;  1 drivers
v0x555556f04ef0_0 .net "c_out", 0 0, L_0x5555570b48c0;  1 drivers
v0x555556f00be0_0 .net "s", 0 0, L_0x5555570b4560;  1 drivers
v0x555556f00c80_0 .net "x", 0 0, L_0x5555570b41d0;  1 drivers
v0x555556f020c0_0 .net "y", 0 0, L_0x5555570b4a60;  1 drivers
S_0x555556efddc0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556e601e0;
 .timescale -12 -12;
P_0x555556c17050 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556efafa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556efddc0;
 .timescale -12 -12;
S_0x555556efc3d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556efafa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b4cd0 .functor XOR 1, L_0x5555570b51b0, L_0x5555570b4c10, C4<0>, C4<0>;
L_0x5555570b4d40 .functor XOR 1, L_0x5555570b4cd0, L_0x5555570b5440, C4<0>, C4<0>;
L_0x5555570b4db0 .functor AND 1, L_0x5555570b4c10, L_0x5555570b5440, C4<1>, C4<1>;
L_0x5555570b4e20 .functor AND 1, L_0x5555570b51b0, L_0x5555570b4c10, C4<1>, C4<1>;
L_0x5555570b4ee0 .functor OR 1, L_0x5555570b4db0, L_0x5555570b4e20, C4<0>, C4<0>;
L_0x5555570b4ff0 .functor AND 1, L_0x5555570b51b0, L_0x5555570b5440, C4<1>, C4<1>;
L_0x5555570b50a0 .functor OR 1, L_0x5555570b4ee0, L_0x5555570b4ff0, C4<0>, C4<0>;
v0x555556ef8180_0 .net *"_ivl_0", 0 0, L_0x5555570b4cd0;  1 drivers
v0x555556ef8260_0 .net *"_ivl_10", 0 0, L_0x5555570b4ff0;  1 drivers
v0x555556ef95b0_0 .net *"_ivl_4", 0 0, L_0x5555570b4db0;  1 drivers
v0x555556ef96a0_0 .net *"_ivl_6", 0 0, L_0x5555570b4e20;  1 drivers
v0x555556ef53b0_0 .net *"_ivl_8", 0 0, L_0x5555570b4ee0;  1 drivers
v0x555556ef6790_0 .net "c_in", 0 0, L_0x5555570b5440;  1 drivers
v0x555556ef6850_0 .net "c_out", 0 0, L_0x5555570b50a0;  1 drivers
v0x555556db3850_0 .net "s", 0 0, L_0x5555570b4d40;  1 drivers
v0x555556db3910_0 .net "x", 0 0, L_0x5555570b51b0;  1 drivers
v0x555556db6540_0 .net "y", 0 0, L_0x5555570b4c10;  1 drivers
S_0x555556de05f0 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c72e70 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556e52780_0 .net "answer", 8 0, L_0x5555570afe10;  alias, 1 drivers
v0x555556e52880_0 .net "carry", 8 0, L_0x5555570b03b0;  1 drivers
v0x555556e39860_0 .net "carry_out", 0 0, L_0x5555570b00a0;  1 drivers
v0x555556e39900_0 .net "input1", 8 0, L_0x5555570b08b0;  1 drivers
v0x555556e4e170_0 .net "input2", 8 0, L_0x5555570b0ae0;  1 drivers
L_0x5555570ab900 .part L_0x5555570b08b0, 0, 1;
L_0x5555570ab9a0 .part L_0x5555570b0ae0, 0, 1;
L_0x5555570ac010 .part L_0x5555570b08b0, 1, 1;
L_0x5555570ac140 .part L_0x5555570b0ae0, 1, 1;
L_0x5555570ac270 .part L_0x5555570b03b0, 0, 1;
L_0x5555570ac920 .part L_0x5555570b08b0, 2, 1;
L_0x5555570aca90 .part L_0x5555570b0ae0, 2, 1;
L_0x5555570acbc0 .part L_0x5555570b03b0, 1, 1;
L_0x5555570ad230 .part L_0x5555570b08b0, 3, 1;
L_0x5555570ad3f0 .part L_0x5555570b0ae0, 3, 1;
L_0x5555570ad610 .part L_0x5555570b03b0, 2, 1;
L_0x5555570adb30 .part L_0x5555570b08b0, 4, 1;
L_0x5555570adcd0 .part L_0x5555570b0ae0, 4, 1;
L_0x5555570ade00 .part L_0x5555570b03b0, 3, 1;
L_0x5555570ae3e0 .part L_0x5555570b08b0, 5, 1;
L_0x5555570ae510 .part L_0x5555570b0ae0, 5, 1;
L_0x5555570ae6d0 .part L_0x5555570b03b0, 4, 1;
L_0x5555570aece0 .part L_0x5555570b08b0, 6, 1;
L_0x5555570aeeb0 .part L_0x5555570b0ae0, 6, 1;
L_0x5555570aef50 .part L_0x5555570b03b0, 5, 1;
L_0x5555570aee10 .part L_0x5555570b08b0, 7, 1;
L_0x5555570af6a0 .part L_0x5555570b0ae0, 7, 1;
L_0x5555570af080 .part L_0x5555570b03b0, 6, 1;
L_0x5555570afce0 .part L_0x5555570b08b0, 8, 1;
L_0x5555570af740 .part L_0x5555570b0ae0, 8, 1;
L_0x5555570aff70 .part L_0x5555570b03b0, 7, 1;
LS_0x5555570afe10_0_0 .concat8 [ 1 1 1 1], L_0x5555570ab780, L_0x5555570abab0, L_0x5555570ac410, L_0x5555570acdb0;
LS_0x5555570afe10_0_4 .concat8 [ 1 1 1 1], L_0x5555570ad7b0, L_0x5555570adfc0, L_0x5555570ae870, L_0x5555570af1a0;
LS_0x5555570afe10_0_8 .concat8 [ 1 0 0 0], L_0x5555570af870;
L_0x5555570afe10 .concat8 [ 4 4 1 0], LS_0x5555570afe10_0_0, LS_0x5555570afe10_0_4, LS_0x5555570afe10_0_8;
LS_0x5555570b03b0_0_0 .concat8 [ 1 1 1 1], L_0x5555570ab7f0, L_0x5555570abf00, L_0x5555570ac810, L_0x5555570ad120;
LS_0x5555570b03b0_0_4 .concat8 [ 1 1 1 1], L_0x5555570ada20, L_0x5555570ae2d0, L_0x5555570aebd0, L_0x5555570af500;
LS_0x5555570b03b0_0_8 .concat8 [ 1 0 0 0], L_0x5555570afbd0;
L_0x5555570b03b0 .concat8 [ 4 4 1 0], LS_0x5555570b03b0_0_0, LS_0x5555570b03b0_0_4, LS_0x5555570b03b0_0_8;
L_0x5555570b00a0 .part L_0x5555570b03b0, 8, 1;
S_0x555556ddd7d0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556b853a0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556dd9580 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556ddd7d0;
 .timescale -12 -12;
S_0x555556dda9b0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556dd9580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570ab780 .functor XOR 1, L_0x5555570ab900, L_0x5555570ab9a0, C4<0>, C4<0>;
L_0x5555570ab7f0 .functor AND 1, L_0x5555570ab900, L_0x5555570ab9a0, C4<1>, C4<1>;
v0x555556ddc490_0 .net "c", 0 0, L_0x5555570ab7f0;  1 drivers
v0x555556dd6760_0 .net "s", 0 0, L_0x5555570ab780;  1 drivers
v0x555556dd6800_0 .net "x", 0 0, L_0x5555570ab900;  1 drivers
v0x555556dd7b90_0 .net "y", 0 0, L_0x5555570ab9a0;  1 drivers
S_0x555556dd3940 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556b45780 .param/l "i" 0 18 14, +C4<01>;
S_0x555556dd4d70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556dd3940;
 .timescale -12 -12;
S_0x555556dd0b20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556dd4d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570aba40 .functor XOR 1, L_0x5555570ac010, L_0x5555570ac140, C4<0>, C4<0>;
L_0x5555570abab0 .functor XOR 1, L_0x5555570aba40, L_0x5555570ac270, C4<0>, C4<0>;
L_0x5555570abb70 .functor AND 1, L_0x5555570ac140, L_0x5555570ac270, C4<1>, C4<1>;
L_0x5555570abc80 .functor AND 1, L_0x5555570ac010, L_0x5555570ac140, C4<1>, C4<1>;
L_0x5555570abd40 .functor OR 1, L_0x5555570abb70, L_0x5555570abc80, C4<0>, C4<0>;
L_0x5555570abe50 .functor AND 1, L_0x5555570ac010, L_0x5555570ac270, C4<1>, C4<1>;
L_0x5555570abf00 .functor OR 1, L_0x5555570abd40, L_0x5555570abe50, C4<0>, C4<0>;
v0x555556dd1f50_0 .net *"_ivl_0", 0 0, L_0x5555570aba40;  1 drivers
v0x555556dd2010_0 .net *"_ivl_10", 0 0, L_0x5555570abe50;  1 drivers
v0x555556dcdd00_0 .net *"_ivl_4", 0 0, L_0x5555570abb70;  1 drivers
v0x555556dcddf0_0 .net *"_ivl_6", 0 0, L_0x5555570abc80;  1 drivers
v0x555556dcf130_0 .net *"_ivl_8", 0 0, L_0x5555570abd40;  1 drivers
v0x555556dcaee0_0 .net "c_in", 0 0, L_0x5555570ac270;  1 drivers
v0x555556dcafa0_0 .net "c_out", 0 0, L_0x5555570abf00;  1 drivers
v0x555556dcc310_0 .net "s", 0 0, L_0x5555570abab0;  1 drivers
v0x555556dcc3b0_0 .net "x", 0 0, L_0x5555570ac010;  1 drivers
v0x555556dc80c0_0 .net "y", 0 0, L_0x5555570ac140;  1 drivers
S_0x555556dc94f0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556b1cd80 .param/l "i" 0 18 14, +C4<010>;
S_0x555556dc52a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556dc94f0;
 .timescale -12 -12;
S_0x555556dc66d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556dc52a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ac3a0 .functor XOR 1, L_0x5555570ac920, L_0x5555570aca90, C4<0>, C4<0>;
L_0x5555570ac410 .functor XOR 1, L_0x5555570ac3a0, L_0x5555570acbc0, C4<0>, C4<0>;
L_0x5555570ac480 .functor AND 1, L_0x5555570aca90, L_0x5555570acbc0, C4<1>, C4<1>;
L_0x5555570ac590 .functor AND 1, L_0x5555570ac920, L_0x5555570aca90, C4<1>, C4<1>;
L_0x5555570ac650 .functor OR 1, L_0x5555570ac480, L_0x5555570ac590, C4<0>, C4<0>;
L_0x5555570ac760 .functor AND 1, L_0x5555570ac920, L_0x5555570acbc0, C4<1>, C4<1>;
L_0x5555570ac810 .functor OR 1, L_0x5555570ac650, L_0x5555570ac760, C4<0>, C4<0>;
v0x555556dc2480_0 .net *"_ivl_0", 0 0, L_0x5555570ac3a0;  1 drivers
v0x555556dc2520_0 .net *"_ivl_10", 0 0, L_0x5555570ac760;  1 drivers
v0x555556dc38b0_0 .net *"_ivl_4", 0 0, L_0x5555570ac480;  1 drivers
v0x555556dc3980_0 .net *"_ivl_6", 0 0, L_0x5555570ac590;  1 drivers
v0x555556dbf660_0 .net *"_ivl_8", 0 0, L_0x5555570ac650;  1 drivers
v0x555556dbf740_0 .net "c_in", 0 0, L_0x5555570acbc0;  1 drivers
v0x555556dc0a90_0 .net "c_out", 0 0, L_0x5555570ac810;  1 drivers
v0x555556dc0b50_0 .net "s", 0 0, L_0x5555570ac410;  1 drivers
v0x555556dbc840_0 .net "x", 0 0, L_0x5555570ac920;  1 drivers
v0x555556dbdc70_0 .net "y", 0 0, L_0x5555570aca90;  1 drivers
S_0x555556db9a20 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556dd5980 .param/l "i" 0 18 14, +C4<011>;
S_0x555556dbae50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556db9a20;
 .timescale -12 -12;
S_0x555556db6c00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556dbae50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570acd40 .functor XOR 1, L_0x5555570ad230, L_0x5555570ad3f0, C4<0>, C4<0>;
L_0x5555570acdb0 .functor XOR 1, L_0x5555570acd40, L_0x5555570ad610, C4<0>, C4<0>;
L_0x5555570ace20 .functor AND 1, L_0x5555570ad3f0, L_0x5555570ad610, C4<1>, C4<1>;
L_0x5555570acee0 .functor AND 1, L_0x5555570ad230, L_0x5555570ad3f0, C4<1>, C4<1>;
L_0x5555570acfa0 .functor OR 1, L_0x5555570ace20, L_0x5555570acee0, C4<0>, C4<0>;
L_0x5555570ad0b0 .functor AND 1, L_0x5555570ad230, L_0x5555570ad610, C4<1>, C4<1>;
L_0x5555570ad120 .functor OR 1, L_0x5555570acfa0, L_0x5555570ad0b0, C4<0>, C4<0>;
v0x555556db8030_0 .net *"_ivl_0", 0 0, L_0x5555570acd40;  1 drivers
v0x555556db80f0_0 .net *"_ivl_10", 0 0, L_0x5555570ad0b0;  1 drivers
v0x555556d825d0_0 .net *"_ivl_4", 0 0, L_0x5555570ace20;  1 drivers
v0x555556d826c0_0 .net *"_ivl_6", 0 0, L_0x5555570acee0;  1 drivers
v0x555556d96df0_0 .net *"_ivl_8", 0 0, L_0x5555570acfa0;  1 drivers
v0x555556d98220_0 .net "c_in", 0 0, L_0x5555570ad610;  1 drivers
v0x555556d982e0_0 .net "c_out", 0 0, L_0x5555570ad120;  1 drivers
v0x555556d93fd0_0 .net "s", 0 0, L_0x5555570acdb0;  1 drivers
v0x555556d94070_0 .net "x", 0 0, L_0x5555570ad230;  1 drivers
v0x555556d954b0_0 .net "y", 0 0, L_0x5555570ad3f0;  1 drivers
S_0x555556d911b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556e34350 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556d925e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d911b0;
 .timescale -12 -12;
S_0x555556d8e390 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d925e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ad740 .functor XOR 1, L_0x5555570adb30, L_0x5555570adcd0, C4<0>, C4<0>;
L_0x5555570ad7b0 .functor XOR 1, L_0x5555570ad740, L_0x5555570ade00, C4<0>, C4<0>;
L_0x5555570ad820 .functor AND 1, L_0x5555570adcd0, L_0x5555570ade00, C4<1>, C4<1>;
L_0x5555570ad890 .functor AND 1, L_0x5555570adb30, L_0x5555570adcd0, C4<1>, C4<1>;
L_0x5555570ad900 .functor OR 1, L_0x5555570ad820, L_0x5555570ad890, C4<0>, C4<0>;
L_0x5555570ad970 .functor AND 1, L_0x5555570adb30, L_0x5555570ade00, C4<1>, C4<1>;
L_0x5555570ada20 .functor OR 1, L_0x5555570ad900, L_0x5555570ad970, C4<0>, C4<0>;
v0x555556d8f7c0_0 .net *"_ivl_0", 0 0, L_0x5555570ad740;  1 drivers
v0x555556d8f880_0 .net *"_ivl_10", 0 0, L_0x5555570ad970;  1 drivers
v0x555556d8b570_0 .net *"_ivl_4", 0 0, L_0x5555570ad820;  1 drivers
v0x555556d8b630_0 .net *"_ivl_6", 0 0, L_0x5555570ad890;  1 drivers
v0x555556d8c9a0_0 .net *"_ivl_8", 0 0, L_0x5555570ad900;  1 drivers
v0x555556d88750_0 .net "c_in", 0 0, L_0x5555570ade00;  1 drivers
v0x555556d88810_0 .net "c_out", 0 0, L_0x5555570ada20;  1 drivers
v0x555556d89b80_0 .net "s", 0 0, L_0x5555570ad7b0;  1 drivers
v0x555556d89c20_0 .net "x", 0 0, L_0x5555570adb30;  1 drivers
v0x555556d859e0_0 .net "y", 0 0, L_0x5555570adcd0;  1 drivers
S_0x555556d86d60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556cee0e0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556d82bb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d86d60;
 .timescale -12 -12;
S_0x555556d83f40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d82bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570adc60 .functor XOR 1, L_0x5555570ae3e0, L_0x5555570ae510, C4<0>, C4<0>;
L_0x5555570adfc0 .functor XOR 1, L_0x5555570adc60, L_0x5555570ae6d0, C4<0>, C4<0>;
L_0x5555570ae030 .functor AND 1, L_0x5555570ae510, L_0x5555570ae6d0, C4<1>, C4<1>;
L_0x5555570ae0a0 .functor AND 1, L_0x5555570ae3e0, L_0x5555570ae510, C4<1>, C4<1>;
L_0x5555570ae110 .functor OR 1, L_0x5555570ae030, L_0x5555570ae0a0, C4<0>, C4<0>;
L_0x5555570ae220 .functor AND 1, L_0x5555570ae3e0, L_0x5555570ae6d0, C4<1>, C4<1>;
L_0x5555570ae2d0 .functor OR 1, L_0x5555570ae110, L_0x5555570ae220, C4<0>, C4<0>;
v0x555556d9ade0_0 .net *"_ivl_0", 0 0, L_0x5555570adc60;  1 drivers
v0x555556d9aec0_0 .net *"_ivl_10", 0 0, L_0x5555570ae220;  1 drivers
v0x555556daf650_0 .net *"_ivl_4", 0 0, L_0x5555570ae030;  1 drivers
v0x555556daf710_0 .net *"_ivl_6", 0 0, L_0x5555570ae0a0;  1 drivers
v0x555556db0a80_0 .net *"_ivl_8", 0 0, L_0x5555570ae110;  1 drivers
v0x555556dac830_0 .net "c_in", 0 0, L_0x5555570ae6d0;  1 drivers
v0x555556dac8f0_0 .net "c_out", 0 0, L_0x5555570ae2d0;  1 drivers
v0x555556dadc60_0 .net "s", 0 0, L_0x5555570adfc0;  1 drivers
v0x555556dadd00_0 .net "x", 0 0, L_0x5555570ae3e0;  1 drivers
v0x555556da9ac0_0 .net "y", 0 0, L_0x5555570ae510;  1 drivers
S_0x555556daae40 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556c7bf60 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556da6bf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556daae40;
 .timescale -12 -12;
S_0x555556da8020 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556da6bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ae800 .functor XOR 1, L_0x5555570aece0, L_0x5555570aeeb0, C4<0>, C4<0>;
L_0x5555570ae870 .functor XOR 1, L_0x5555570ae800, L_0x5555570aef50, C4<0>, C4<0>;
L_0x5555570ae8e0 .functor AND 1, L_0x5555570aeeb0, L_0x5555570aef50, C4<1>, C4<1>;
L_0x5555570ae950 .functor AND 1, L_0x5555570aece0, L_0x5555570aeeb0, C4<1>, C4<1>;
L_0x5555570aea10 .functor OR 1, L_0x5555570ae8e0, L_0x5555570ae950, C4<0>, C4<0>;
L_0x5555570aeb20 .functor AND 1, L_0x5555570aece0, L_0x5555570aef50, C4<1>, C4<1>;
L_0x5555570aebd0 .functor OR 1, L_0x5555570aea10, L_0x5555570aeb20, C4<0>, C4<0>;
v0x555556da3dd0_0 .net *"_ivl_0", 0 0, L_0x5555570ae800;  1 drivers
v0x555556da3eb0_0 .net *"_ivl_10", 0 0, L_0x5555570aeb20;  1 drivers
v0x555556da5200_0 .net *"_ivl_4", 0 0, L_0x5555570ae8e0;  1 drivers
v0x555556da52f0_0 .net *"_ivl_6", 0 0, L_0x5555570ae950;  1 drivers
v0x555556da0fb0_0 .net *"_ivl_8", 0 0, L_0x5555570aea10;  1 drivers
v0x555556da23e0_0 .net "c_in", 0 0, L_0x5555570aef50;  1 drivers
v0x555556da24a0_0 .net "c_out", 0 0, L_0x5555570aebd0;  1 drivers
v0x555556d9e190_0 .net "s", 0 0, L_0x5555570ae870;  1 drivers
v0x555556d9e250_0 .net "x", 0 0, L_0x5555570aece0;  1 drivers
v0x555556d9f670_0 .net "y", 0 0, L_0x5555570aeeb0;  1 drivers
S_0x555556d9b3c0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556d1f750 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556d9c7a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d9b3c0;
 .timescale -12 -12;
S_0x555556d69b80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d9c7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570af130 .functor XOR 1, L_0x5555570aee10, L_0x5555570af6a0, C4<0>, C4<0>;
L_0x5555570af1a0 .functor XOR 1, L_0x5555570af130, L_0x5555570af080, C4<0>, C4<0>;
L_0x5555570af210 .functor AND 1, L_0x5555570af6a0, L_0x5555570af080, C4<1>, C4<1>;
L_0x5555570af280 .functor AND 1, L_0x5555570aee10, L_0x5555570af6a0, C4<1>, C4<1>;
L_0x5555570af340 .functor OR 1, L_0x5555570af210, L_0x5555570af280, C4<0>, C4<0>;
L_0x5555570af450 .functor AND 1, L_0x5555570aee10, L_0x5555570af080, C4<1>, C4<1>;
L_0x5555570af500 .functor OR 1, L_0x5555570af340, L_0x5555570af450, C4<0>, C4<0>;
v0x555556d7e5d0_0 .net *"_ivl_0", 0 0, L_0x5555570af130;  1 drivers
v0x555556d7e6d0_0 .net *"_ivl_10", 0 0, L_0x5555570af450;  1 drivers
v0x555556d7fa00_0 .net *"_ivl_4", 0 0, L_0x5555570af210;  1 drivers
v0x555556d7fac0_0 .net *"_ivl_6", 0 0, L_0x5555570af280;  1 drivers
v0x555556d7b7b0_0 .net *"_ivl_8", 0 0, L_0x5555570af340;  1 drivers
v0x555556d7cbe0_0 .net "c_in", 0 0, L_0x5555570af080;  1 drivers
v0x555556d7cca0_0 .net "c_out", 0 0, L_0x5555570af500;  1 drivers
v0x555556d78990_0 .net "s", 0 0, L_0x5555570af1a0;  1 drivers
v0x555556d78a30_0 .net "x", 0 0, L_0x5555570aee10;  1 drivers
v0x555556d79e70_0 .net "y", 0 0, L_0x5555570af6a0;  1 drivers
S_0x555556d75b70 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556de05f0;
 .timescale -12 -12;
P_0x555556e501b0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556d72d50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d75b70;
 .timescale -12 -12;
S_0x555556d74180 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d72d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570af800 .functor XOR 1, L_0x5555570afce0, L_0x5555570af740, C4<0>, C4<0>;
L_0x5555570af870 .functor XOR 1, L_0x5555570af800, L_0x5555570aff70, C4<0>, C4<0>;
L_0x5555570af8e0 .functor AND 1, L_0x5555570af740, L_0x5555570aff70, C4<1>, C4<1>;
L_0x5555570af950 .functor AND 1, L_0x5555570afce0, L_0x5555570af740, C4<1>, C4<1>;
L_0x5555570afa10 .functor OR 1, L_0x5555570af8e0, L_0x5555570af950, C4<0>, C4<0>;
L_0x5555570afb20 .functor AND 1, L_0x5555570afce0, L_0x5555570aff70, C4<1>, C4<1>;
L_0x5555570afbd0 .functor OR 1, L_0x5555570afa10, L_0x5555570afb20, C4<0>, C4<0>;
v0x555556d6ff30_0 .net *"_ivl_0", 0 0, L_0x5555570af800;  1 drivers
v0x555556d70010_0 .net *"_ivl_10", 0 0, L_0x5555570afb20;  1 drivers
v0x555556d71360_0 .net *"_ivl_4", 0 0, L_0x5555570af8e0;  1 drivers
v0x555556d71450_0 .net *"_ivl_6", 0 0, L_0x5555570af950;  1 drivers
v0x555556d6d110_0 .net *"_ivl_8", 0 0, L_0x5555570afa10;  1 drivers
v0x555556d6e540_0 .net "c_in", 0 0, L_0x5555570aff70;  1 drivers
v0x555556d6e600_0 .net "c_out", 0 0, L_0x5555570afbd0;  1 drivers
v0x555556d6a2f0_0 .net "s", 0 0, L_0x5555570af870;  1 drivers
v0x555556d6a3b0_0 .net "x", 0 0, L_0x5555570afce0;  1 drivers
v0x555556d6b7d0_0 .net "y", 0 0, L_0x5555570af740;  1 drivers
S_0x555556e4f5a0 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c364e0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556ce6460_0 .net "answer", 8 0, L_0x5555570ba9b0;  alias, 1 drivers
v0x555556ce6560_0 .net "carry", 8 0, L_0x5555570bb010;  1 drivers
v0x555556ce7890_0 .net "carry_out", 0 0, L_0x5555570bad50;  1 drivers
v0x555556ce7930_0 .net "input1", 8 0, L_0x5555570bb510;  1 drivers
v0x555556ce3640_0 .net "input2", 8 0, L_0x5555570bb710;  1 drivers
L_0x5555570b6390 .part L_0x5555570bb510, 0, 1;
L_0x5555570b6430 .part L_0x5555570bb710, 0, 1;
L_0x5555570b6a60 .part L_0x5555570bb510, 1, 1;
L_0x5555570b6b00 .part L_0x5555570bb710, 1, 1;
L_0x5555570b6c30 .part L_0x5555570bb010, 0, 1;
L_0x5555570b72a0 .part L_0x5555570bb510, 2, 1;
L_0x5555570b7410 .part L_0x5555570bb710, 2, 1;
L_0x5555570b7540 .part L_0x5555570bb010, 1, 1;
L_0x5555570b7bb0 .part L_0x5555570bb510, 3, 1;
L_0x5555570b7d70 .part L_0x5555570bb710, 3, 1;
L_0x5555570b7f90 .part L_0x5555570bb010, 2, 1;
L_0x5555570b84b0 .part L_0x5555570bb510, 4, 1;
L_0x5555570b8650 .part L_0x5555570bb710, 4, 1;
L_0x5555570b8780 .part L_0x5555570bb010, 3, 1;
L_0x5555570b8d60 .part L_0x5555570bb510, 5, 1;
L_0x5555570b8e90 .part L_0x5555570bb710, 5, 1;
L_0x5555570b9050 .part L_0x5555570bb010, 4, 1;
L_0x5555570b9660 .part L_0x5555570bb510, 6, 1;
L_0x5555570b9830 .part L_0x5555570bb710, 6, 1;
L_0x5555570b98d0 .part L_0x5555570bb010, 5, 1;
L_0x5555570b9790 .part L_0x5555570bb510, 7, 1;
L_0x5555570ba130 .part L_0x5555570bb710, 7, 1;
L_0x5555570b9a00 .part L_0x5555570bb010, 6, 1;
L_0x5555570ba880 .part L_0x5555570bb510, 8, 1;
L_0x5555570ba2e0 .part L_0x5555570bb710, 8, 1;
L_0x5555570bab10 .part L_0x5555570bb010, 7, 1;
LS_0x5555570ba9b0_0_0 .concat8 [ 1 1 1 1], L_0x5555570b6260, L_0x5555570b6540, L_0x5555570b6dd0, L_0x5555570b7730;
LS_0x5555570ba9b0_0_4 .concat8 [ 1 1 1 1], L_0x5555570b8130, L_0x5555570b8940, L_0x5555570b91f0, L_0x5555570b9b20;
LS_0x5555570ba9b0_0_8 .concat8 [ 1 0 0 0], L_0x5555570ba410;
L_0x5555570ba9b0 .concat8 [ 4 4 1 0], LS_0x5555570ba9b0_0_0, LS_0x5555570ba9b0_0_4, LS_0x5555570ba9b0_0_8;
LS_0x5555570bb010_0_0 .concat8 [ 1 1 1 1], L_0x5555570b62d0, L_0x5555570b6950, L_0x5555570b7190, L_0x5555570b7aa0;
LS_0x5555570bb010_0_4 .concat8 [ 1 1 1 1], L_0x5555570b83a0, L_0x5555570b8c50, L_0x5555570b9550, L_0x5555570b9e80;
LS_0x5555570bb010_0_8 .concat8 [ 1 0 0 0], L_0x5555570ba770;
L_0x5555570bb010 .concat8 [ 4 4 1 0], LS_0x5555570bb010_0_0, LS_0x5555570bb010_0_4, LS_0x5555570bb010_0_8;
L_0x5555570bad50 .part L_0x5555570bb010, 8, 1;
S_0x555556e4c780 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556ecbec0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556e48530 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556e4c780;
 .timescale -12 -12;
S_0x555556e49960 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556e48530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570b6260 .functor XOR 1, L_0x5555570b6390, L_0x5555570b6430, C4<0>, C4<0>;
L_0x5555570b62d0 .functor AND 1, L_0x5555570b6390, L_0x5555570b6430, C4<1>, C4<1>;
v0x555556e4b440_0 .net "c", 0 0, L_0x5555570b62d0;  1 drivers
v0x555556e45710_0 .net "s", 0 0, L_0x5555570b6260;  1 drivers
v0x555556e457b0_0 .net "x", 0 0, L_0x5555570b6390;  1 drivers
v0x555556e46b40_0 .net "y", 0 0, L_0x5555570b6430;  1 drivers
S_0x555556e428f0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556ee4470 .param/l "i" 0 18 14, +C4<01>;
S_0x555556e43d20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e428f0;
 .timescale -12 -12;
S_0x555556e3fad0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e43d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b64d0 .functor XOR 1, L_0x5555570b6a60, L_0x5555570b6b00, C4<0>, C4<0>;
L_0x5555570b6540 .functor XOR 1, L_0x5555570b64d0, L_0x5555570b6c30, C4<0>, C4<0>;
L_0x5555570b6600 .functor AND 1, L_0x5555570b6b00, L_0x5555570b6c30, C4<1>, C4<1>;
L_0x5555570b6710 .functor AND 1, L_0x5555570b6a60, L_0x5555570b6b00, C4<1>, C4<1>;
L_0x5555570b67d0 .functor OR 1, L_0x5555570b6600, L_0x5555570b6710, C4<0>, C4<0>;
L_0x5555570b68e0 .functor AND 1, L_0x5555570b6a60, L_0x5555570b6c30, C4<1>, C4<1>;
L_0x5555570b6950 .functor OR 1, L_0x5555570b67d0, L_0x5555570b68e0, C4<0>, C4<0>;
v0x555556e40f00_0 .net *"_ivl_0", 0 0, L_0x5555570b64d0;  1 drivers
v0x555556e40fa0_0 .net *"_ivl_10", 0 0, L_0x5555570b68e0;  1 drivers
v0x555556e3ccb0_0 .net *"_ivl_4", 0 0, L_0x5555570b6600;  1 drivers
v0x555556e3cd80_0 .net *"_ivl_6", 0 0, L_0x5555570b6710;  1 drivers
v0x555556e3e0e0_0 .net *"_ivl_8", 0 0, L_0x5555570b67d0;  1 drivers
v0x555556e39ee0_0 .net "c_in", 0 0, L_0x5555570b6c30;  1 drivers
v0x555556e39fa0_0 .net "c_out", 0 0, L_0x5555570b6950;  1 drivers
v0x555556e3b2c0_0 .net "s", 0 0, L_0x5555570b6540;  1 drivers
v0x555556e3b360_0 .net "x", 0 0, L_0x5555570b6a60;  1 drivers
v0x555556e20820_0 .net "y", 0 0, L_0x5555570b6b00;  1 drivers
S_0x555556e35130 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556d7af00 .param/l "i" 0 18 14, +C4<010>;
S_0x555556e36560 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e35130;
 .timescale -12 -12;
S_0x555556e32310 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e36560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b6d60 .functor XOR 1, L_0x5555570b72a0, L_0x5555570b7410, C4<0>, C4<0>;
L_0x5555570b6dd0 .functor XOR 1, L_0x5555570b6d60, L_0x5555570b7540, C4<0>, C4<0>;
L_0x5555570b6e40 .functor AND 1, L_0x5555570b7410, L_0x5555570b7540, C4<1>, C4<1>;
L_0x5555570b6f50 .functor AND 1, L_0x5555570b72a0, L_0x5555570b7410, C4<1>, C4<1>;
L_0x5555570b7010 .functor OR 1, L_0x5555570b6e40, L_0x5555570b6f50, C4<0>, C4<0>;
L_0x5555570b7120 .functor AND 1, L_0x5555570b72a0, L_0x5555570b7540, C4<1>, C4<1>;
L_0x5555570b7190 .functor OR 1, L_0x5555570b7010, L_0x5555570b7120, C4<0>, C4<0>;
v0x555556e33740_0 .net *"_ivl_0", 0 0, L_0x5555570b6d60;  1 drivers
v0x555556e337e0_0 .net *"_ivl_10", 0 0, L_0x5555570b7120;  1 drivers
v0x555556e2f4f0_0 .net *"_ivl_4", 0 0, L_0x5555570b6e40;  1 drivers
v0x555556e2f5c0_0 .net *"_ivl_6", 0 0, L_0x5555570b6f50;  1 drivers
v0x555556e30920_0 .net *"_ivl_8", 0 0, L_0x5555570b7010;  1 drivers
v0x555556e30a00_0 .net "c_in", 0 0, L_0x5555570b7540;  1 drivers
v0x555556e2c6d0_0 .net "c_out", 0 0, L_0x5555570b7190;  1 drivers
v0x555556e2c790_0 .net "s", 0 0, L_0x5555570b6dd0;  1 drivers
v0x555556e2db00_0 .net "x", 0 0, L_0x5555570b72a0;  1 drivers
v0x555556e2dba0_0 .net "y", 0 0, L_0x5555570b7410;  1 drivers
S_0x555556e298b0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556d35f00 .param/l "i" 0 18 14, +C4<011>;
S_0x555556e2ace0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e298b0;
 .timescale -12 -12;
S_0x555556e26a90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e2ace0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b76c0 .functor XOR 1, L_0x5555570b7bb0, L_0x5555570b7d70, C4<0>, C4<0>;
L_0x5555570b7730 .functor XOR 1, L_0x5555570b76c0, L_0x5555570b7f90, C4<0>, C4<0>;
L_0x5555570b77a0 .functor AND 1, L_0x5555570b7d70, L_0x5555570b7f90, C4<1>, C4<1>;
L_0x5555570b7860 .functor AND 1, L_0x5555570b7bb0, L_0x5555570b7d70, C4<1>, C4<1>;
L_0x5555570b7920 .functor OR 1, L_0x5555570b77a0, L_0x5555570b7860, C4<0>, C4<0>;
L_0x5555570b7a30 .functor AND 1, L_0x5555570b7bb0, L_0x5555570b7f90, C4<1>, C4<1>;
L_0x5555570b7aa0 .functor OR 1, L_0x5555570b7920, L_0x5555570b7a30, C4<0>, C4<0>;
v0x555556e27ec0_0 .net *"_ivl_0", 0 0, L_0x5555570b76c0;  1 drivers
v0x555556e27fc0_0 .net *"_ivl_10", 0 0, L_0x5555570b7a30;  1 drivers
v0x555556e23c70_0 .net *"_ivl_4", 0 0, L_0x5555570b77a0;  1 drivers
v0x555556e23d60_0 .net *"_ivl_6", 0 0, L_0x5555570b7860;  1 drivers
v0x555556e250a0_0 .net *"_ivl_8", 0 0, L_0x5555570b7920;  1 drivers
v0x555556e20ea0_0 .net "c_in", 0 0, L_0x5555570b7f90;  1 drivers
v0x555556e20f60_0 .net "c_out", 0 0, L_0x5555570b7aa0;  1 drivers
v0x555556e22280_0 .net "s", 0 0, L_0x5555570b7730;  1 drivers
v0x555556e22340_0 .net "x", 0 0, L_0x5555570b7bb0;  1 drivers
v0x555556dee650_0 .net "y", 0 0, L_0x5555570b7d70;  1 drivers
S_0x555556e02ff0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556c1ab50 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556e04420 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e02ff0;
 .timescale -12 -12;
S_0x555556e001d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e04420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b80c0 .functor XOR 1, L_0x5555570b84b0, L_0x5555570b8650, C4<0>, C4<0>;
L_0x5555570b8130 .functor XOR 1, L_0x5555570b80c0, L_0x5555570b8780, C4<0>, C4<0>;
L_0x5555570b81a0 .functor AND 1, L_0x5555570b8650, L_0x5555570b8780, C4<1>, C4<1>;
L_0x5555570b8210 .functor AND 1, L_0x5555570b84b0, L_0x5555570b8650, C4<1>, C4<1>;
L_0x5555570b8280 .functor OR 1, L_0x5555570b81a0, L_0x5555570b8210, C4<0>, C4<0>;
L_0x5555570b82f0 .functor AND 1, L_0x5555570b84b0, L_0x5555570b8780, C4<1>, C4<1>;
L_0x5555570b83a0 .functor OR 1, L_0x5555570b8280, L_0x5555570b82f0, C4<0>, C4<0>;
v0x555556e01600_0 .net *"_ivl_0", 0 0, L_0x5555570b80c0;  1 drivers
v0x555556e016e0_0 .net *"_ivl_10", 0 0, L_0x5555570b82f0;  1 drivers
v0x555556dfd3b0_0 .net *"_ivl_4", 0 0, L_0x5555570b81a0;  1 drivers
v0x555556dfd470_0 .net *"_ivl_6", 0 0, L_0x5555570b8210;  1 drivers
v0x555556dfe7e0_0 .net *"_ivl_8", 0 0, L_0x5555570b8280;  1 drivers
v0x555556dfe8c0_0 .net "c_in", 0 0, L_0x5555570b8780;  1 drivers
v0x555556dfa590_0 .net "c_out", 0 0, L_0x5555570b83a0;  1 drivers
v0x555556dfa650_0 .net "s", 0 0, L_0x5555570b8130;  1 drivers
v0x555556dfb9c0_0 .net "x", 0 0, L_0x5555570b84b0;  1 drivers
v0x555556df7770_0 .net "y", 0 0, L_0x5555570b8650;  1 drivers
S_0x555556df8ba0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556f3cc80 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556df4950 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556df8ba0;
 .timescale -12 -12;
S_0x555556df5d80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556df4950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b85e0 .functor XOR 1, L_0x5555570b8d60, L_0x5555570b8e90, C4<0>, C4<0>;
L_0x5555570b8940 .functor XOR 1, L_0x5555570b85e0, L_0x5555570b9050, C4<0>, C4<0>;
L_0x5555570b89b0 .functor AND 1, L_0x5555570b8e90, L_0x5555570b9050, C4<1>, C4<1>;
L_0x5555570b8a20 .functor AND 1, L_0x5555570b8d60, L_0x5555570b8e90, C4<1>, C4<1>;
L_0x5555570b8a90 .functor OR 1, L_0x5555570b89b0, L_0x5555570b8a20, C4<0>, C4<0>;
L_0x5555570b8ba0 .functor AND 1, L_0x5555570b8d60, L_0x5555570b9050, C4<1>, C4<1>;
L_0x5555570b8c50 .functor OR 1, L_0x5555570b8a90, L_0x5555570b8ba0, C4<0>, C4<0>;
v0x555556df1b30_0 .net *"_ivl_0", 0 0, L_0x5555570b85e0;  1 drivers
v0x555556df1bf0_0 .net *"_ivl_10", 0 0, L_0x5555570b8ba0;  1 drivers
v0x555556df2f60_0 .net *"_ivl_4", 0 0, L_0x5555570b89b0;  1 drivers
v0x555556df3050_0 .net *"_ivl_6", 0 0, L_0x5555570b8a20;  1 drivers
v0x555556deed10_0 .net *"_ivl_8", 0 0, L_0x5555570b8a90;  1 drivers
v0x555556df0140_0 .net "c_in", 0 0, L_0x5555570b9050;  1 drivers
v0x555556df0200_0 .net "c_out", 0 0, L_0x5555570b8c50;  1 drivers
v0x555556e07780_0 .net "s", 0 0, L_0x5555570b8940;  1 drivers
v0x555556e07840_0 .net "x", 0 0, L_0x5555570b8d60;  1 drivers
v0x555556e1c140_0 .net "y", 0 0, L_0x5555570b8e90;  1 drivers
S_0x555556e1d4c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556edf230 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556e19270 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e1d4c0;
 .timescale -12 -12;
S_0x555556e1a6a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e19270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b9180 .functor XOR 1, L_0x5555570b9660, L_0x5555570b9830, C4<0>, C4<0>;
L_0x5555570b91f0 .functor XOR 1, L_0x5555570b9180, L_0x5555570b98d0, C4<0>, C4<0>;
L_0x5555570b9260 .functor AND 1, L_0x5555570b9830, L_0x5555570b98d0, C4<1>, C4<1>;
L_0x5555570b92d0 .functor AND 1, L_0x5555570b9660, L_0x5555570b9830, C4<1>, C4<1>;
L_0x5555570b9390 .functor OR 1, L_0x5555570b9260, L_0x5555570b92d0, C4<0>, C4<0>;
L_0x5555570b94a0 .functor AND 1, L_0x5555570b9660, L_0x5555570b98d0, C4<1>, C4<1>;
L_0x5555570b9550 .functor OR 1, L_0x5555570b9390, L_0x5555570b94a0, C4<0>, C4<0>;
v0x555556e16450_0 .net *"_ivl_0", 0 0, L_0x5555570b9180;  1 drivers
v0x555556e16550_0 .net *"_ivl_10", 0 0, L_0x5555570b94a0;  1 drivers
v0x555556e17880_0 .net *"_ivl_4", 0 0, L_0x5555570b9260;  1 drivers
v0x555556e17940_0 .net *"_ivl_6", 0 0, L_0x5555570b92d0;  1 drivers
v0x555556e13630_0 .net *"_ivl_8", 0 0, L_0x5555570b9390;  1 drivers
v0x555556e14a60_0 .net "c_in", 0 0, L_0x5555570b98d0;  1 drivers
v0x555556e14b20_0 .net "c_out", 0 0, L_0x5555570b9550;  1 drivers
v0x555556e10810_0 .net "s", 0 0, L_0x5555570b91f0;  1 drivers
v0x555556e108b0_0 .net "x", 0 0, L_0x5555570b9660;  1 drivers
v0x555556e11cf0_0 .net "y", 0 0, L_0x5555570b9830;  1 drivers
S_0x555556e0d9f0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556d8cad0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556e0ee20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556e0d9f0;
 .timescale -12 -12;
S_0x555556e0abd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556e0ee20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570b9ab0 .functor XOR 1, L_0x5555570b9790, L_0x5555570ba130, C4<0>, C4<0>;
L_0x5555570b9b20 .functor XOR 1, L_0x5555570b9ab0, L_0x5555570b9a00, C4<0>, C4<0>;
L_0x5555570b9b90 .functor AND 1, L_0x5555570ba130, L_0x5555570b9a00, C4<1>, C4<1>;
L_0x5555570b9c00 .functor AND 1, L_0x5555570b9790, L_0x5555570ba130, C4<1>, C4<1>;
L_0x5555570b9cc0 .functor OR 1, L_0x5555570b9b90, L_0x5555570b9c00, C4<0>, C4<0>;
L_0x5555570b9dd0 .functor AND 1, L_0x5555570b9790, L_0x5555570b9a00, C4<1>, C4<1>;
L_0x5555570b9e80 .functor OR 1, L_0x5555570b9cc0, L_0x5555570b9dd0, C4<0>, C4<0>;
v0x555556e0c000_0 .net *"_ivl_0", 0 0, L_0x5555570b9ab0;  1 drivers
v0x555556e0c0e0_0 .net *"_ivl_10", 0 0, L_0x5555570b9dd0;  1 drivers
v0x555556e07e00_0 .net *"_ivl_4", 0 0, L_0x5555570b9b90;  1 drivers
v0x555556e07ef0_0 .net *"_ivl_6", 0 0, L_0x5555570b9c00;  1 drivers
v0x555556e091e0_0 .net *"_ivl_8", 0 0, L_0x5555570b9cc0;  1 drivers
v0x555556cc6370_0 .net "c_in", 0 0, L_0x5555570b9a00;  1 drivers
v0x555556cc6430_0 .net "c_out", 0 0, L_0x5555570b9e80;  1 drivers
v0x555556cc8fb0_0 .net "s", 0 0, L_0x5555570b9b20;  1 drivers
v0x555556cc9070_0 .net "x", 0 0, L_0x5555570b9790;  1 drivers
v0x555556cf4bb0_0 .net "y", 0 0, L_0x5555570ba130;  1 drivers
S_0x555556cf5f30 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556e4f5a0;
 .timescale -12 -12;
P_0x555556c55710 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556cf3110 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cf5f30;
 .timescale -12 -12;
S_0x555556ceeec0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cf3110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ba3a0 .functor XOR 1, L_0x5555570ba880, L_0x5555570ba2e0, C4<0>, C4<0>;
L_0x5555570ba410 .functor XOR 1, L_0x5555570ba3a0, L_0x5555570bab10, C4<0>, C4<0>;
L_0x5555570ba480 .functor AND 1, L_0x5555570ba2e0, L_0x5555570bab10, C4<1>, C4<1>;
L_0x5555570ba4f0 .functor AND 1, L_0x5555570ba880, L_0x5555570ba2e0, C4<1>, C4<1>;
L_0x5555570ba5b0 .functor OR 1, L_0x5555570ba480, L_0x5555570ba4f0, C4<0>, C4<0>;
L_0x5555570ba6c0 .functor AND 1, L_0x5555570ba880, L_0x5555570bab10, C4<1>, C4<1>;
L_0x5555570ba770 .functor OR 1, L_0x5555570ba5b0, L_0x5555570ba6c0, C4<0>, C4<0>;
v0x555556cf1db0_0 .net *"_ivl_0", 0 0, L_0x5555570ba3a0;  1 drivers
v0x555556cf02f0_0 .net *"_ivl_10", 0 0, L_0x5555570ba6c0;  1 drivers
v0x555556cf03d0_0 .net *"_ivl_4", 0 0, L_0x5555570ba480;  1 drivers
v0x555556cec0a0_0 .net *"_ivl_6", 0 0, L_0x5555570ba4f0;  1 drivers
v0x555556cec160_0 .net *"_ivl_8", 0 0, L_0x5555570ba5b0;  1 drivers
v0x555556ced4d0_0 .net "c_in", 0 0, L_0x5555570bab10;  1 drivers
v0x555556ced570_0 .net "c_out", 0 0, L_0x5555570ba770;  1 drivers
v0x555556ce9280_0 .net "s", 0 0, L_0x5555570ba410;  1 drivers
v0x555556ce9340_0 .net "x", 0 0, L_0x5555570ba880;  1 drivers
v0x555556cea760_0 .net "y", 0 0, L_0x5555570ba2e0;  1 drivers
S_0x555556ce4a70 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556774790 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556d56840_0 .net "answer", 8 0, L_0x5555570bff60;  alias, 1 drivers
v0x555556d56920_0 .net "carry", 8 0, L_0x5555570c05c0;  1 drivers
v0x555556d525f0_0 .net "carry_out", 0 0, L_0x5555570c0300;  1 drivers
v0x555556d52690_0 .net "input1", 8 0, L_0x5555570c0ac0;  1 drivers
v0x555556d53a20_0 .net "input2", 8 0, L_0x5555570c0ce0;  1 drivers
L_0x5555570bb910 .part L_0x5555570c0ac0, 0, 1;
L_0x5555570bb9b0 .part L_0x5555570c0ce0, 0, 1;
L_0x5555570bbfe0 .part L_0x5555570c0ac0, 1, 1;
L_0x5555570bc110 .part L_0x5555570c0ce0, 1, 1;
L_0x5555570bc240 .part L_0x5555570c05c0, 0, 1;
L_0x5555570bc7c0 .part L_0x5555570c0ac0, 2, 1;
L_0x5555570bc8f0 .part L_0x5555570c0ce0, 2, 1;
L_0x5555570bca20 .part L_0x5555570c05c0, 1, 1;
L_0x5555570bd0e0 .part L_0x5555570c0ac0, 3, 1;
L_0x5555570bd2a0 .part L_0x5555570c0ce0, 3, 1;
L_0x5555570bd4c0 .part L_0x5555570c05c0, 2, 1;
L_0x5555570bd9e0 .part L_0x5555570c0ac0, 4, 1;
L_0x5555570bdb80 .part L_0x5555570c0ce0, 4, 1;
L_0x5555570bdcb0 .part L_0x5555570c05c0, 3, 1;
L_0x5555570be310 .part L_0x5555570c0ac0, 5, 1;
L_0x5555570be440 .part L_0x5555570c0ce0, 5, 1;
L_0x5555570be600 .part L_0x5555570c05c0, 4, 1;
L_0x5555570bec10 .part L_0x5555570c0ac0, 6, 1;
L_0x5555570bede0 .part L_0x5555570c0ce0, 6, 1;
L_0x5555570bee80 .part L_0x5555570c05c0, 5, 1;
L_0x5555570bed40 .part L_0x5555570c0ac0, 7, 1;
L_0x5555570bf6e0 .part L_0x5555570c0ce0, 7, 1;
L_0x5555570befb0 .part L_0x5555570c05c0, 6, 1;
L_0x5555570bfe30 .part L_0x5555570c0ac0, 8, 1;
L_0x5555570bf890 .part L_0x5555570c0ce0, 8, 1;
L_0x5555570c00c0 .part L_0x5555570c05c0, 7, 1;
LS_0x5555570bff60_0_0 .concat8 [ 1 1 1 1], L_0x5555570bb5b0, L_0x5555570bbac0, L_0x5555570bc3e0, L_0x5555570bcc10;
LS_0x5555570bff60_0_4 .concat8 [ 1 1 1 1], L_0x5555570bd660, L_0x5555570bdef0, L_0x5555570be7a0, L_0x5555570bf0d0;
LS_0x5555570bff60_0_8 .concat8 [ 1 0 0 0], L_0x5555570bf9c0;
L_0x5555570bff60 .concat8 [ 4 4 1 0], LS_0x5555570bff60_0_0, LS_0x5555570bff60_0_4, LS_0x5555570bff60_0_8;
LS_0x5555570c05c0_0_0 .concat8 [ 1 1 1 1], L_0x5555570bb800, L_0x5555570bbed0, L_0x5555570bc6b0, L_0x5555570bcfd0;
LS_0x5555570c05c0_0_4 .concat8 [ 1 1 1 1], L_0x5555570bd8d0, L_0x5555570be200, L_0x5555570beb00, L_0x5555570bf430;
LS_0x5555570c05c0_0_8 .concat8 [ 1 0 0 0], L_0x5555570bfd20;
L_0x5555570c05c0 .concat8 [ 4 4 1 0], LS_0x5555570c05c0_0_0, LS_0x5555570c05c0_0_4, LS_0x5555570c05c0_0_8;
L_0x5555570c0300 .part L_0x5555570c05c0, 8, 1;
S_0x555556ce1c50 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x555556775a80 .param/l "i" 0 18 14, +C4<00>;
S_0x555556cdda00 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556ce1c50;
 .timescale -12 -12;
S_0x555556cdee30 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556cdda00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570bb5b0 .functor XOR 1, L_0x5555570bb910, L_0x5555570bb9b0, C4<0>, C4<0>;
L_0x5555570bb800 .functor AND 1, L_0x5555570bb910, L_0x5555570bb9b0, C4<1>, C4<1>;
v0x555556ce08b0_0 .net "c", 0 0, L_0x5555570bb800;  1 drivers
v0x555556cdabe0_0 .net "s", 0 0, L_0x5555570bb5b0;  1 drivers
v0x555556cdaca0_0 .net "x", 0 0, L_0x5555570bb910;  1 drivers
v0x555556cdc010_0 .net "y", 0 0, L_0x5555570bb9b0;  1 drivers
S_0x555556cd7dc0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x5555567ed730 .param/l "i" 0 18 14, +C4<01>;
S_0x555556cd91f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cd7dc0;
 .timescale -12 -12;
S_0x555556cd4fa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cd91f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bba50 .functor XOR 1, L_0x5555570bbfe0, L_0x5555570bc110, C4<0>, C4<0>;
L_0x5555570bbac0 .functor XOR 1, L_0x5555570bba50, L_0x5555570bc240, C4<0>, C4<0>;
L_0x5555570bbb80 .functor AND 1, L_0x5555570bc110, L_0x5555570bc240, C4<1>, C4<1>;
L_0x5555570bbc90 .functor AND 1, L_0x5555570bbfe0, L_0x5555570bc110, C4<1>, C4<1>;
L_0x5555570bbd50 .functor OR 1, L_0x5555570bbb80, L_0x5555570bbc90, C4<0>, C4<0>;
L_0x5555570bbe60 .functor AND 1, L_0x5555570bbfe0, L_0x5555570bc240, C4<1>, C4<1>;
L_0x5555570bbed0 .functor OR 1, L_0x5555570bbd50, L_0x5555570bbe60, C4<0>, C4<0>;
v0x555556cd63d0_0 .net *"_ivl_0", 0 0, L_0x5555570bba50;  1 drivers
v0x555556cd64d0_0 .net *"_ivl_10", 0 0, L_0x5555570bbe60;  1 drivers
v0x555556cd2180_0 .net *"_ivl_4", 0 0, L_0x5555570bbb80;  1 drivers
v0x555556cd2260_0 .net *"_ivl_6", 0 0, L_0x5555570bbc90;  1 drivers
v0x555556cd35b0_0 .net *"_ivl_8", 0 0, L_0x5555570bbd50;  1 drivers
v0x555556ccf360_0 .net "c_in", 0 0, L_0x5555570bc240;  1 drivers
v0x555556ccf420_0 .net "c_out", 0 0, L_0x5555570bbed0;  1 drivers
v0x555556cd0790_0 .net "s", 0 0, L_0x5555570bbac0;  1 drivers
v0x555556cd0830_0 .net "x", 0 0, L_0x5555570bbfe0;  1 drivers
v0x555556ccc540_0 .net "y", 0 0, L_0x5555570bc110;  1 drivers
S_0x555556ccd970 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x5555567e8430 .param/l "i" 0 18 14, +C4<010>;
S_0x555556cc9720 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ccd970;
 .timescale -12 -12;
S_0x555556ccab50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cc9720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bc370 .functor XOR 1, L_0x5555570bc7c0, L_0x5555570bc8f0, C4<0>, C4<0>;
L_0x5555570bc3e0 .functor XOR 1, L_0x5555570bc370, L_0x5555570bca20, C4<0>, C4<0>;
L_0x5555570bc450 .functor AND 1, L_0x5555570bc8f0, L_0x5555570bca20, C4<1>, C4<1>;
L_0x5555570bc4c0 .functor AND 1, L_0x5555570bc7c0, L_0x5555570bc8f0, C4<1>, C4<1>;
L_0x5555570bc530 .functor OR 1, L_0x5555570bc450, L_0x5555570bc4c0, C4<0>, C4<0>;
L_0x5555570bc640 .functor AND 1, L_0x5555570bc7c0, L_0x5555570bca20, C4<1>, C4<1>;
L_0x5555570bc6b0 .functor OR 1, L_0x5555570bc530, L_0x5555570bc640, C4<0>, C4<0>;
v0x555556c950f0_0 .net *"_ivl_0", 0 0, L_0x5555570bc370;  1 drivers
v0x555556c951f0_0 .net *"_ivl_10", 0 0, L_0x5555570bc640;  1 drivers
v0x555556ca9910_0 .net *"_ivl_4", 0 0, L_0x5555570bc450;  1 drivers
v0x555556caad40_0 .net *"_ivl_6", 0 0, L_0x5555570bc4c0;  1 drivers
v0x555556caae20_0 .net *"_ivl_8", 0 0, L_0x5555570bc530;  1 drivers
v0x555556ca6af0_0 .net "c_in", 0 0, L_0x5555570bca20;  1 drivers
v0x555556ca6bb0_0 .net "c_out", 0 0, L_0x5555570bc6b0;  1 drivers
v0x555556ca7f20_0 .net "s", 0 0, L_0x5555570bc3e0;  1 drivers
v0x555556ca7fc0_0 .net "x", 0 0, L_0x5555570bc7c0;  1 drivers
v0x555556ca3cd0_0 .net "y", 0 0, L_0x5555570bc8f0;  1 drivers
S_0x555556ca5100 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x5555567e4be0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556ca0eb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ca5100;
 .timescale -12 -12;
S_0x555556ca22e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ca0eb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bcba0 .functor XOR 1, L_0x5555570bd0e0, L_0x5555570bd2a0, C4<0>, C4<0>;
L_0x5555570bcc10 .functor XOR 1, L_0x5555570bcba0, L_0x5555570bd4c0, C4<0>, C4<0>;
L_0x5555570bcc80 .functor AND 1, L_0x5555570bd2a0, L_0x5555570bd4c0, C4<1>, C4<1>;
L_0x5555570bcd90 .functor AND 1, L_0x5555570bd0e0, L_0x5555570bd2a0, C4<1>, C4<1>;
L_0x5555570bce50 .functor OR 1, L_0x5555570bcc80, L_0x5555570bcd90, C4<0>, C4<0>;
L_0x5555570bcf60 .functor AND 1, L_0x5555570bd0e0, L_0x5555570bd4c0, C4<1>, C4<1>;
L_0x5555570bcfd0 .functor OR 1, L_0x5555570bce50, L_0x5555570bcf60, C4<0>, C4<0>;
v0x555556c9e090_0 .net *"_ivl_0", 0 0, L_0x5555570bcba0;  1 drivers
v0x555556c9e190_0 .net *"_ivl_10", 0 0, L_0x5555570bcf60;  1 drivers
v0x555556c9f4c0_0 .net *"_ivl_4", 0 0, L_0x5555570bcc80;  1 drivers
v0x555556c9f5a0_0 .net *"_ivl_6", 0 0, L_0x5555570bcd90;  1 drivers
v0x555556c9b270_0 .net *"_ivl_8", 0 0, L_0x5555570bce50;  1 drivers
v0x555556c9c6a0_0 .net "c_in", 0 0, L_0x5555570bd4c0;  1 drivers
v0x555556c9c760_0 .net "c_out", 0 0, L_0x5555570bcfd0;  1 drivers
v0x555556c98450_0 .net "s", 0 0, L_0x5555570bcc10;  1 drivers
v0x555556c984f0_0 .net "x", 0 0, L_0x5555570bd0e0;  1 drivers
v0x555556c99880_0 .net "y", 0 0, L_0x5555570bd2a0;  1 drivers
S_0x555556c956d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x5555567e14b0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556c96a60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c956d0;
 .timescale -12 -12;
S_0x555556cad900 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c96a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bd5f0 .functor XOR 1, L_0x5555570bd9e0, L_0x5555570bdb80, C4<0>, C4<0>;
L_0x5555570bd660 .functor XOR 1, L_0x5555570bd5f0, L_0x5555570bdcb0, C4<0>, C4<0>;
L_0x5555570bd6d0 .functor AND 1, L_0x5555570bdb80, L_0x5555570bdcb0, C4<1>, C4<1>;
L_0x5555570bd740 .functor AND 1, L_0x5555570bd9e0, L_0x5555570bdb80, C4<1>, C4<1>;
L_0x5555570bd7b0 .functor OR 1, L_0x5555570bd6d0, L_0x5555570bd740, C4<0>, C4<0>;
L_0x5555570bd820 .functor AND 1, L_0x5555570bd9e0, L_0x5555570bdcb0, C4<1>, C4<1>;
L_0x5555570bd8d0 .functor OR 1, L_0x5555570bd7b0, L_0x5555570bd820, C4<0>, C4<0>;
v0x555556cc2170_0 .net *"_ivl_0", 0 0, L_0x5555570bd5f0;  1 drivers
v0x555556cc2270_0 .net *"_ivl_10", 0 0, L_0x5555570bd820;  1 drivers
v0x555556cc35a0_0 .net *"_ivl_4", 0 0, L_0x5555570bd6d0;  1 drivers
v0x555556cc3680_0 .net *"_ivl_6", 0 0, L_0x5555570bd740;  1 drivers
v0x555556cbf350_0 .net *"_ivl_8", 0 0, L_0x5555570bd7b0;  1 drivers
v0x555556cc0780_0 .net "c_in", 0 0, L_0x5555570bdcb0;  1 drivers
v0x555556cc0840_0 .net "c_out", 0 0, L_0x5555570bd8d0;  1 drivers
v0x555556cbc530_0 .net "s", 0 0, L_0x5555570bd660;  1 drivers
v0x555556cbc5d0_0 .net "x", 0 0, L_0x5555570bd9e0;  1 drivers
v0x555556cbda10_0 .net "y", 0 0, L_0x5555570bdb80;  1 drivers
S_0x555556cb9710 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x555556cbf480 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556cbab40 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cb9710;
 .timescale -12 -12;
S_0x555556cb68f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556cbab40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bdb10 .functor XOR 1, L_0x5555570be310, L_0x5555570be440, C4<0>, C4<0>;
L_0x5555570bdef0 .functor XOR 1, L_0x5555570bdb10, L_0x5555570be600, C4<0>, C4<0>;
L_0x5555570bdf60 .functor AND 1, L_0x5555570be440, L_0x5555570be600, C4<1>, C4<1>;
L_0x5555570bdfd0 .functor AND 1, L_0x5555570be310, L_0x5555570be440, C4<1>, C4<1>;
L_0x5555570be040 .functor OR 1, L_0x5555570bdf60, L_0x5555570bdfd0, C4<0>, C4<0>;
L_0x5555570be150 .functor AND 1, L_0x5555570be310, L_0x5555570be600, C4<1>, C4<1>;
L_0x5555570be200 .functor OR 1, L_0x5555570be040, L_0x5555570be150, C4<0>, C4<0>;
v0x555556cb7d20_0 .net *"_ivl_0", 0 0, L_0x5555570bdb10;  1 drivers
v0x555556cb7e20_0 .net *"_ivl_10", 0 0, L_0x5555570be150;  1 drivers
v0x555556cb3ad0_0 .net *"_ivl_4", 0 0, L_0x5555570bdf60;  1 drivers
v0x555556cb3b90_0 .net *"_ivl_6", 0 0, L_0x5555570bdfd0;  1 drivers
v0x555556cb4f00_0 .net *"_ivl_8", 0 0, L_0x5555570be040;  1 drivers
v0x555556cb0cb0_0 .net "c_in", 0 0, L_0x5555570be600;  1 drivers
v0x555556cb0d70_0 .net "c_out", 0 0, L_0x5555570be200;  1 drivers
v0x555556cb20e0_0 .net "s", 0 0, L_0x5555570bdef0;  1 drivers
v0x555556cb2180_0 .net "x", 0 0, L_0x5555570be310;  1 drivers
v0x555556cadf90_0 .net "y", 0 0, L_0x5555570be440;  1 drivers
S_0x555556caf2c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x5555567d55a0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556c90fd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556caf2c0;
 .timescale -12 -12;
S_0x555556c92400 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c90fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570be730 .functor XOR 1, L_0x5555570bec10, L_0x5555570bede0, C4<0>, C4<0>;
L_0x5555570be7a0 .functor XOR 1, L_0x5555570be730, L_0x5555570bee80, C4<0>, C4<0>;
L_0x5555570be810 .functor AND 1, L_0x5555570bede0, L_0x5555570bee80, C4<1>, C4<1>;
L_0x5555570be880 .functor AND 1, L_0x5555570bec10, L_0x5555570bede0, C4<1>, C4<1>;
L_0x5555570be940 .functor OR 1, L_0x5555570be810, L_0x5555570be880, C4<0>, C4<0>;
L_0x5555570bea50 .functor AND 1, L_0x5555570bec10, L_0x5555570bee80, C4<1>, C4<1>;
L_0x5555570beb00 .functor OR 1, L_0x5555570be940, L_0x5555570bea50, C4<0>, C4<0>;
v0x555556c8e1b0_0 .net *"_ivl_0", 0 0, L_0x5555570be730;  1 drivers
v0x555556c8e2b0_0 .net *"_ivl_10", 0 0, L_0x5555570bea50;  1 drivers
v0x555556c8f5e0_0 .net *"_ivl_4", 0 0, L_0x5555570be810;  1 drivers
v0x555556c8f6c0_0 .net *"_ivl_6", 0 0, L_0x5555570be880;  1 drivers
v0x555556c8b390_0 .net *"_ivl_8", 0 0, L_0x5555570be940;  1 drivers
v0x555556c8c7c0_0 .net "c_in", 0 0, L_0x5555570bee80;  1 drivers
v0x555556c8c880_0 .net "c_out", 0 0, L_0x5555570beb00;  1 drivers
v0x555556c88570_0 .net "s", 0 0, L_0x5555570be7a0;  1 drivers
v0x555556c88610_0 .net "x", 0 0, L_0x5555570bec10;  1 drivers
v0x555556c89a50_0 .net "y", 0 0, L_0x5555570bede0;  1 drivers
S_0x555556c85750 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x555556c8b4c0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556c86b80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c85750;
 .timescale -12 -12;
S_0x555556c82930 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c86b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bf060 .functor XOR 1, L_0x5555570bed40, L_0x5555570bf6e0, C4<0>, C4<0>;
L_0x5555570bf0d0 .functor XOR 1, L_0x5555570bf060, L_0x5555570befb0, C4<0>, C4<0>;
L_0x5555570bf140 .functor AND 1, L_0x5555570bf6e0, L_0x5555570befb0, C4<1>, C4<1>;
L_0x5555570bf1b0 .functor AND 1, L_0x5555570bed40, L_0x5555570bf6e0, C4<1>, C4<1>;
L_0x5555570bf270 .functor OR 1, L_0x5555570bf140, L_0x5555570bf1b0, C4<0>, C4<0>;
L_0x5555570bf380 .functor AND 1, L_0x5555570bed40, L_0x5555570befb0, C4<1>, C4<1>;
L_0x5555570bf430 .functor OR 1, L_0x5555570bf270, L_0x5555570bf380, C4<0>, C4<0>;
v0x555556c83d60_0 .net *"_ivl_0", 0 0, L_0x5555570bf060;  1 drivers
v0x555556c83e60_0 .net *"_ivl_10", 0 0, L_0x5555570bf380;  1 drivers
v0x555556c7fb10_0 .net *"_ivl_4", 0 0, L_0x5555570bf140;  1 drivers
v0x555556c7fbf0_0 .net *"_ivl_6", 0 0, L_0x5555570bf1b0;  1 drivers
v0x555556c80f40_0 .net *"_ivl_8", 0 0, L_0x5555570bf270;  1 drivers
v0x555556c7ccf0_0 .net "c_in", 0 0, L_0x5555570befb0;  1 drivers
v0x555556c7cdb0_0 .net "c_out", 0 0, L_0x5555570bf430;  1 drivers
v0x555556c7e120_0 .net "s", 0 0, L_0x5555570bf0d0;  1 drivers
v0x555556c7e1c0_0 .net "x", 0 0, L_0x5555570bed40;  1 drivers
v0x555556d65350_0 .net "y", 0 0, L_0x5555570bf6e0;  1 drivers
S_0x555556d4c380 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556ce4a70;
 .timescale -12 -12;
P_0x555556771980 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556d620c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d4c380;
 .timescale -12 -12;
S_0x555556d5de70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d620c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570bf950 .functor XOR 1, L_0x5555570bfe30, L_0x5555570bf890, C4<0>, C4<0>;
L_0x5555570bf9c0 .functor XOR 1, L_0x5555570bf950, L_0x5555570c00c0, C4<0>, C4<0>;
L_0x5555570bfa30 .functor AND 1, L_0x5555570bf890, L_0x5555570c00c0, C4<1>, C4<1>;
L_0x5555570bfaa0 .functor AND 1, L_0x5555570bfe30, L_0x5555570bf890, C4<1>, C4<1>;
L_0x5555570bfb60 .functor OR 1, L_0x5555570bfa30, L_0x5555570bfaa0, C4<0>, C4<0>;
L_0x5555570bfc70 .functor AND 1, L_0x5555570bfe30, L_0x5555570c00c0, C4<1>, C4<1>;
L_0x5555570bfd20 .functor OR 1, L_0x5555570bfb60, L_0x5555570bfc70, C4<0>, C4<0>;
v0x555556d5f2a0_0 .net *"_ivl_0", 0 0, L_0x5555570bf950;  1 drivers
v0x555556d5f3a0_0 .net *"_ivl_10", 0 0, L_0x5555570bfc70;  1 drivers
v0x555556d5b050_0 .net *"_ivl_4", 0 0, L_0x5555570bfa30;  1 drivers
v0x555556d5b130_0 .net *"_ivl_6", 0 0, L_0x5555570bfaa0;  1 drivers
v0x555556d5c480_0 .net *"_ivl_8", 0 0, L_0x5555570bfb60;  1 drivers
v0x555556d58230_0 .net "c_in", 0 0, L_0x5555570c00c0;  1 drivers
v0x555556d582f0_0 .net "c_out", 0 0, L_0x5555570bfd20;  1 drivers
v0x555556d59660_0 .net "s", 0 0, L_0x5555570bf9c0;  1 drivers
v0x555556d59700_0 .net "x", 0 0, L_0x5555570bfe30;  1 drivers
v0x555556d554c0_0 .net "y", 0 0, L_0x5555570bf890;  1 drivers
S_0x555556d4f7d0 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555567d0860 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555570c0f80 .functor NOT 8, L_0x5555570c1650, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556d50cb0_0 .net *"_ivl_0", 7 0, L_0x5555570c0f80;  1 drivers
L_0x7f28706efeb8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556d4ca00_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706efeb8;  1 drivers
v0x555556d4cae0_0 .net "neg", 7 0, L_0x5555570c1110;  alias, 1 drivers
v0x555556d4dde0_0 .net "pos", 7 0, L_0x5555570c1650;  alias, 1 drivers
L_0x5555570c1110 .arith/sum 8, L_0x5555570c0f80, L_0x7f28706efeb8;
S_0x555556d33340 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x55555676e6e0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555570c0e70 .functor NOT 8, L_0x5555570c1550, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556d47c50_0 .net *"_ivl_0", 7 0, L_0x5555570c0e70;  1 drivers
L_0x7f28706efe70 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556d47d50_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706efe70;  1 drivers
v0x555556d49080_0 .net "neg", 7 0, L_0x5555570c0ee0;  alias, 1 drivers
v0x555556d49160_0 .net "pos", 7 0, L_0x5555570c1550;  alias, 1 drivers
L_0x5555570c0ee0 .arith/sum 8, L_0x5555570c0e70, L_0x7f28706efe70;
S_0x555556d44e30 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x555556e64430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556d46260 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x555556d462a0 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x555556d462e0 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x555556d46320 .param/l "IDLE" 1 19 133, C4<00>;
L_0x55555709fa60 .functor OR 1, L_0x55555709f880, L_0x55555709f970, C4<0>, C4<0>;
v0x5555566cac10_0 .net *"_ivl_1", 0 0, L_0x555557094f70;  1 drivers
v0x5555566cacf0_0 .net *"_ivl_13", 0 0, L_0x55555709f880;  1 drivers
v0x5555566cadd0_0 .net *"_ivl_15", 0 0, L_0x55555709f970;  1 drivers
v0x5555566cae90_0 .net *"_ivl_23", 0 0, L_0x5555570ab0d0;  1 drivers
v0x5555566c9e00_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x5555566c9ef0_0 .var "data_valid", 0 0;
v0x5555566c9fb0_0 .net "i_c", 7 0, L_0x5555570c16f0;  alias, 1 drivers
v0x5555566ca090_0 .net "i_c_minus_s", 8 0, L_0x5555570c1930;  alias, 1 drivers
v0x5555566ca170_0 .net "i_c_plus_s", 8 0, L_0x5555570c1800;  alias, 1 drivers
v0x555556744ea0_0 .net "i_x", 7 0, L_0x5555570ab5b0;  1 drivers
v0x555556744f80_0 .net "i_y", 7 0, L_0x5555570ab650;  1 drivers
v0x555556745060_0 .var "o_Im_out", 7 0;
v0x555556745140_0 .var "o_Re_out", 7 0;
v0x555556745220_0 .var "reg_z", 16 0;
v0x5555567571e0_0 .var "sel", 1 0;
v0x5555567572a0_0 .net "start", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x555556757340_0 .var "start_mult", 0 0;
v0x5555567574f0_0 .var "state", 1 0;
v0x555556757590_0 .net "w_8Bit_mux", 7 0, v0x5555566a2c50_0;  1 drivers
v0x555556780a00_0 .net "w_9Bit_mux", 8 0, v0x5555566a2f70_0;  1 drivers
v0x555556780b10_0 .net "w_add_answer", 8 0, L_0x555557094460;  1 drivers
v0x555556780bd0_0 .net "w_i_out", 8 0, L_0x55555709ebe0;  1 drivers
v0x555556780c70_0 .net "w_mult", 16 0, v0x5555566bb1c0_0;  1 drivers
v0x555556780d10_0 .net "w_mult_dv", 0 0, v0x5555566b7bc0_0;  1 drivers
v0x555556780de0_0 .net "w_neg_y", 8 0, L_0x5555570aaf20;  1 drivers
v0x55555678b400_0 .net "w_neg_z", 16 0, L_0x5555570ab370;  1 drivers
v0x55555678b4a0_0 .net "w_r_out", 8 0, L_0x555557099930;  1 drivers
v0x55555678b570_0 .net "w_z", 16 0, v0x555556745220_0;  1 drivers
L_0x555557094f70 .part L_0x5555570ab5b0, 7, 1;
L_0x555557095010 .concat [ 8 1 0 0], L_0x5555570ab5b0, L_0x555557094f70;
L_0x55555709a440 .part v0x5555566bb1c0_0, 7, 9;
L_0x55555709a530 .part v0x555556745220_0, 7, 9;
L_0x55555709f6f0 .part v0x5555566bb1c0_0, 7, 9;
L_0x55555709f790 .part L_0x5555570ab370, 7, 9;
L_0x55555709f880 .part v0x5555567571e0_0, 1, 1;
L_0x55555709f970 .part v0x5555567571e0_0, 0, 1;
L_0x55555709fb70 .concat [ 8 8 0 0], L_0x5555570c16f0, L_0x5555570ab650;
L_0x55555709fc60 .concat [ 9 9 9 0], L_0x555557094460, L_0x5555570c1930, L_0x5555570c1800;
L_0x5555570ab0d0 .part L_0x5555570ab650, 7, 1;
L_0x5555570ab1c0 .concat [ 8 1 0 0], L_0x5555570ab650, L_0x5555570ab0d0;
S_0x555556d43440 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555676fa40 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556ba3440_0 .net "answer", 8 0, L_0x555557094460;  alias, 1 drivers
v0x555556ba3520_0 .net "carry", 8 0, L_0x555557094b10;  1 drivers
v0x555556bb7c60_0 .net "carry_out", 0 0, L_0x555557094800;  1 drivers
v0x555556bb7d00_0 .net "input1", 8 0, L_0x555557095010;  1 drivers
v0x555556bb9090_0 .net "input2", 8 0, L_0x5555570aaf20;  alias, 1 drivers
L_0x55555708fd80 .part L_0x555557095010, 0, 1;
L_0x55555708fe20 .part L_0x5555570aaf20, 0, 1;
L_0x555557090490 .part L_0x555557095010, 1, 1;
L_0x5555570905c0 .part L_0x5555570aaf20, 1, 1;
L_0x555557090780 .part L_0x555557094b10, 0, 1;
L_0x555557090d90 .part L_0x555557095010, 2, 1;
L_0x555557090f00 .part L_0x5555570aaf20, 2, 1;
L_0x555557091030 .part L_0x555557094b10, 1, 1;
L_0x5555570916a0 .part L_0x555557095010, 3, 1;
L_0x555557091860 .part L_0x5555570aaf20, 3, 1;
L_0x5555570919f0 .part L_0x555557094b10, 2, 1;
L_0x555557091f60 .part L_0x555557095010, 4, 1;
L_0x555557092100 .part L_0x5555570aaf20, 4, 1;
L_0x555557092230 .part L_0x555557094b10, 3, 1;
L_0x555557092810 .part L_0x555557095010, 5, 1;
L_0x555557092940 .part L_0x5555570aaf20, 5, 1;
L_0x555557092c10 .part L_0x555557094b10, 4, 1;
L_0x555557093190 .part L_0x555557095010, 6, 1;
L_0x555557093360 .part L_0x5555570aaf20, 6, 1;
L_0x555557093400 .part L_0x555557094b10, 5, 1;
L_0x5555570932c0 .part L_0x555557095010, 7, 1;
L_0x555557093c60 .part L_0x5555570aaf20, 7, 1;
L_0x555557093530 .part L_0x555557094b10, 6, 1;
L_0x555557094330 .part L_0x555557095010, 8, 1;
L_0x555557093d00 .part L_0x5555570aaf20, 8, 1;
L_0x5555570945c0 .part L_0x555557094b10, 7, 1;
LS_0x555557094460_0_0 .concat8 [ 1 1 1 1], L_0x55555708f6d0, L_0x55555708ff30, L_0x555557090920, L_0x555557091220;
LS_0x555557094460_0_4 .concat8 [ 1 1 1 1], L_0x555557091b90, L_0x5555570923f0, L_0x555557092d20, L_0x555557093650;
LS_0x555557094460_0_8 .concat8 [ 1 0 0 0], L_0x555557093ec0;
L_0x555557094460 .concat8 [ 4 4 1 0], LS_0x555557094460_0_0, LS_0x555557094460_0_4, LS_0x555557094460_0_8;
LS_0x555557094b10_0_0 .concat8 [ 1 1 1 1], L_0x55555708fcc0, L_0x555557090380, L_0x555557090c80, L_0x555557091590;
LS_0x555557094b10_0_4 .concat8 [ 1 1 1 1], L_0x555557091e50, L_0x555557092700, L_0x555557093080, L_0x5555570939b0;
LS_0x555557094b10_0_8 .concat8 [ 1 0 0 0], L_0x555557094220;
L_0x555557094b10 .concat8 [ 4 4 1 0], LS_0x555557094b10_0_0, LS_0x555557094b10_0_4, LS_0x555557094b10_0_8;
L_0x555557094800 .part L_0x555557094b10, 8, 1;
S_0x555556d3f1f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567c6a90 .param/l "i" 0 18 14, +C4<00>;
S_0x555556d40620 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556d3f1f0;
 .timescale -12 -12;
S_0x555556d3c3d0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556d40620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555708f6d0 .functor XOR 1, L_0x55555708fd80, L_0x55555708fe20, C4<0>, C4<0>;
L_0x55555708fcc0 .functor AND 1, L_0x55555708fd80, L_0x55555708fe20, C4<1>, C4<1>;
v0x555556d42110_0 .net "c", 0 0, L_0x55555708fcc0;  1 drivers
v0x555556d3d800_0 .net "s", 0 0, L_0x55555708f6d0;  1 drivers
v0x555556d3d8e0_0 .net "x", 0 0, L_0x55555708fd80;  1 drivers
v0x555556d395b0_0 .net "y", 0 0, L_0x55555708fe20;  1 drivers
S_0x555556d3a9e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567c78f0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556d36790 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d3a9e0;
 .timescale -12 -12;
S_0x555556d37bc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d36790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555708fec0 .functor XOR 1, L_0x555557090490, L_0x5555570905c0, C4<0>, C4<0>;
L_0x55555708ff30 .functor XOR 1, L_0x55555708fec0, L_0x555557090780, C4<0>, C4<0>;
L_0x55555708fff0 .functor AND 1, L_0x5555570905c0, L_0x555557090780, C4<1>, C4<1>;
L_0x555557090100 .functor AND 1, L_0x555557090490, L_0x5555570905c0, C4<1>, C4<1>;
L_0x5555570901c0 .functor OR 1, L_0x55555708fff0, L_0x555557090100, C4<0>, C4<0>;
L_0x5555570902d0 .functor AND 1, L_0x555557090490, L_0x555557090780, C4<1>, C4<1>;
L_0x555557090380 .functor OR 1, L_0x5555570901c0, L_0x5555570902d0, C4<0>, C4<0>;
v0x555556d339c0_0 .net *"_ivl_0", 0 0, L_0x55555708fec0;  1 drivers
v0x555556d33ac0_0 .net *"_ivl_10", 0 0, L_0x5555570902d0;  1 drivers
v0x555556d34da0_0 .net *"_ivl_4", 0 0, L_0x55555708fff0;  1 drivers
v0x555556d34e80_0 .net *"_ivl_6", 0 0, L_0x555557090100;  1 drivers
v0x555556d010c0_0 .net *"_ivl_8", 0 0, L_0x5555570901c0;  1 drivers
v0x555556d15b10_0 .net "c_in", 0 0, L_0x555557090780;  1 drivers
v0x555556d15bd0_0 .net "c_out", 0 0, L_0x555557090380;  1 drivers
v0x555556d16f40_0 .net "s", 0 0, L_0x55555708ff30;  1 drivers
v0x555556d16fe0_0 .net "x", 0 0, L_0x555557090490;  1 drivers
v0x555556d12cf0_0 .net "y", 0 0, L_0x5555570905c0;  1 drivers
S_0x555556d14120 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567bb6d0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556d0fed0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d14120;
 .timescale -12 -12;
S_0x555556d11300 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d0fed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570908b0 .functor XOR 1, L_0x555557090d90, L_0x555557090f00, C4<0>, C4<0>;
L_0x555557090920 .functor XOR 1, L_0x5555570908b0, L_0x555557091030, C4<0>, C4<0>;
L_0x555557090990 .functor AND 1, L_0x555557090f00, L_0x555557091030, C4<1>, C4<1>;
L_0x555557090a00 .functor AND 1, L_0x555557090d90, L_0x555557090f00, C4<1>, C4<1>;
L_0x555557090ac0 .functor OR 1, L_0x555557090990, L_0x555557090a00, C4<0>, C4<0>;
L_0x555557090bd0 .functor AND 1, L_0x555557090d90, L_0x555557091030, C4<1>, C4<1>;
L_0x555557090c80 .functor OR 1, L_0x555557090ac0, L_0x555557090bd0, C4<0>, C4<0>;
v0x555556d0d0b0_0 .net *"_ivl_0", 0 0, L_0x5555570908b0;  1 drivers
v0x555556d0d1b0_0 .net *"_ivl_10", 0 0, L_0x555557090bd0;  1 drivers
v0x555556d0e4e0_0 .net *"_ivl_4", 0 0, L_0x555557090990;  1 drivers
v0x555556d0a290_0 .net *"_ivl_6", 0 0, L_0x555557090a00;  1 drivers
v0x555556d0a370_0 .net *"_ivl_8", 0 0, L_0x555557090ac0;  1 drivers
v0x555556d0b6c0_0 .net "c_in", 0 0, L_0x555557091030;  1 drivers
v0x555556d0b780_0 .net "c_out", 0 0, L_0x555557090c80;  1 drivers
v0x555556d07470_0 .net "s", 0 0, L_0x555557090920;  1 drivers
v0x555556d07510_0 .net "x", 0 0, L_0x555557090d90;  1 drivers
v0x555556d088a0_0 .net "y", 0 0, L_0x555557090f00;  1 drivers
S_0x555556d04650 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567b9ff0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556d05a80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d04650;
 .timescale -12 -12;
S_0x555556d01830 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d05a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570911b0 .functor XOR 1, L_0x5555570916a0, L_0x555557091860, C4<0>, C4<0>;
L_0x555557091220 .functor XOR 1, L_0x5555570911b0, L_0x5555570919f0, C4<0>, C4<0>;
L_0x555557091290 .functor AND 1, L_0x555557091860, L_0x5555570919f0, C4<1>, C4<1>;
L_0x555557091350 .functor AND 1, L_0x5555570916a0, L_0x555557091860, C4<1>, C4<1>;
L_0x555557091410 .functor OR 1, L_0x555557091290, L_0x555557091350, C4<0>, C4<0>;
L_0x555557091520 .functor AND 1, L_0x5555570916a0, L_0x5555570919f0, C4<1>, C4<1>;
L_0x555557091590 .functor OR 1, L_0x555557091410, L_0x555557091520, C4<0>, C4<0>;
v0x555556d02c60_0 .net *"_ivl_0", 0 0, L_0x5555570911b0;  1 drivers
v0x555556d02d60_0 .net *"_ivl_10", 0 0, L_0x555557091520;  1 drivers
v0x555556d1a2a0_0 .net *"_ivl_4", 0 0, L_0x555557091290;  1 drivers
v0x555556d1a380_0 .net *"_ivl_6", 0 0, L_0x555557091350;  1 drivers
v0x555556d2ebb0_0 .net *"_ivl_8", 0 0, L_0x555557091410;  1 drivers
v0x555556d2ffe0_0 .net "c_in", 0 0, L_0x5555570919f0;  1 drivers
v0x555556d300a0_0 .net "c_out", 0 0, L_0x555557091590;  1 drivers
v0x555556d2bd90_0 .net "s", 0 0, L_0x555557091220;  1 drivers
v0x555556d2be30_0 .net "x", 0 0, L_0x5555570916a0;  1 drivers
v0x555556d2d1c0_0 .net "y", 0 0, L_0x555557091860;  1 drivers
S_0x555556d28f70 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567bad90 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556d2a3a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d28f70;
 .timescale -12 -12;
S_0x555556d26150 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d2a3a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557091b20 .functor XOR 1, L_0x555557091f60, L_0x555557092100, C4<0>, C4<0>;
L_0x555557091b90 .functor XOR 1, L_0x555557091b20, L_0x555557092230, C4<0>, C4<0>;
L_0x555557091c00 .functor AND 1, L_0x555557092100, L_0x555557092230, C4<1>, C4<1>;
L_0x555557091c70 .functor AND 1, L_0x555557091f60, L_0x555557092100, C4<1>, C4<1>;
L_0x555557091ce0 .functor OR 1, L_0x555557091c00, L_0x555557091c70, C4<0>, C4<0>;
L_0x555557091da0 .functor AND 1, L_0x555557091f60, L_0x555557092230, C4<1>, C4<1>;
L_0x555557091e50 .functor OR 1, L_0x555557091ce0, L_0x555557091da0, C4<0>, C4<0>;
v0x555556d27580_0 .net *"_ivl_0", 0 0, L_0x555557091b20;  1 drivers
v0x555556d27680_0 .net *"_ivl_10", 0 0, L_0x555557091da0;  1 drivers
v0x555556d23330_0 .net *"_ivl_4", 0 0, L_0x555557091c00;  1 drivers
v0x555556d23410_0 .net *"_ivl_6", 0 0, L_0x555557091c70;  1 drivers
v0x555556d24760_0 .net *"_ivl_8", 0 0, L_0x555557091ce0;  1 drivers
v0x555556d20510_0 .net "c_in", 0 0, L_0x555557092230;  1 drivers
v0x555556d205d0_0 .net "c_out", 0 0, L_0x555557091e50;  1 drivers
v0x555556d21940_0 .net "s", 0 0, L_0x555557091b90;  1 drivers
v0x555556d219e0_0 .net "x", 0 0, L_0x555557091f60;  1 drivers
v0x555556d1d7a0_0 .net "y", 0 0, L_0x555557092100;  1 drivers
S_0x555556d1eb20 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x555556d24890 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556d1a920 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d1eb20;
 .timescale -12 -12;
S_0x555556d1bd00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556d1a920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557092090 .functor XOR 1, L_0x555557092810, L_0x555557092940, C4<0>, C4<0>;
L_0x5555570923f0 .functor XOR 1, L_0x555557092090, L_0x555557092c10, C4<0>, C4<0>;
L_0x555557092460 .functor AND 1, L_0x555557092940, L_0x555557092c10, C4<1>, C4<1>;
L_0x5555570924d0 .functor AND 1, L_0x555557092810, L_0x555557092940, C4<1>, C4<1>;
L_0x555557092540 .functor OR 1, L_0x555557092460, L_0x5555570924d0, C4<0>, C4<0>;
L_0x555557092650 .functor AND 1, L_0x555557092810, L_0x555557092c10, C4<1>, C4<1>;
L_0x555557092700 .functor OR 1, L_0x555557092540, L_0x555557092650, C4<0>, C4<0>;
v0x555556bd46c0_0 .net *"_ivl_0", 0 0, L_0x555557092090;  1 drivers
v0x555556bd47c0_0 .net *"_ivl_10", 0 0, L_0x555557092650;  1 drivers
v0x555556bd7300_0 .net *"_ivl_4", 0 0, L_0x555557092460;  1 drivers
v0x555556bd73c0_0 .net *"_ivl_6", 0 0, L_0x5555570924d0;  1 drivers
v0x555556c02e50_0 .net *"_ivl_8", 0 0, L_0x555557092540;  1 drivers
v0x555556c04280_0 .net "c_in", 0 0, L_0x555557092c10;  1 drivers
v0x555556c04340_0 .net "c_out", 0 0, L_0x555557092700;  1 drivers
v0x555556c00030_0 .net "s", 0 0, L_0x5555570923f0;  1 drivers
v0x555556c000d0_0 .net "x", 0 0, L_0x555557092810;  1 drivers
v0x555556c01510_0 .net "y", 0 0, L_0x555557092940;  1 drivers
S_0x555556bfd210 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567b41d0 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556bfe640 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bfd210;
 .timescale -12 -12;
S_0x555556bfa3f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bfe640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557092cb0 .functor XOR 1, L_0x555557093190, L_0x555557093360, C4<0>, C4<0>;
L_0x555557092d20 .functor XOR 1, L_0x555557092cb0, L_0x555557093400, C4<0>, C4<0>;
L_0x555557092d90 .functor AND 1, L_0x555557093360, L_0x555557093400, C4<1>, C4<1>;
L_0x555557092e00 .functor AND 1, L_0x555557093190, L_0x555557093360, C4<1>, C4<1>;
L_0x555557092ec0 .functor OR 1, L_0x555557092d90, L_0x555557092e00, C4<0>, C4<0>;
L_0x555557092fd0 .functor AND 1, L_0x555557093190, L_0x555557093400, C4<1>, C4<1>;
L_0x555557093080 .functor OR 1, L_0x555557092ec0, L_0x555557092fd0, C4<0>, C4<0>;
v0x555556bfb820_0 .net *"_ivl_0", 0 0, L_0x555557092cb0;  1 drivers
v0x555556bfb920_0 .net *"_ivl_10", 0 0, L_0x555557092fd0;  1 drivers
v0x555556bf75d0_0 .net *"_ivl_4", 0 0, L_0x555557092d90;  1 drivers
v0x555556bf76b0_0 .net *"_ivl_6", 0 0, L_0x555557092e00;  1 drivers
v0x555556bf8a00_0 .net *"_ivl_8", 0 0, L_0x555557092ec0;  1 drivers
v0x555556bf47b0_0 .net "c_in", 0 0, L_0x555557093400;  1 drivers
v0x555556bf4870_0 .net "c_out", 0 0, L_0x555557093080;  1 drivers
v0x555556bf5be0_0 .net "s", 0 0, L_0x555557092d20;  1 drivers
v0x555556bf5c80_0 .net "x", 0 0, L_0x555557093190;  1 drivers
v0x555556bf1a40_0 .net "y", 0 0, L_0x555557093360;  1 drivers
S_0x555556bf2dc0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x555556bf8b30 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556beeb70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bf2dc0;
 .timescale -12 -12;
S_0x555556beffa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556beeb70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570935e0 .functor XOR 1, L_0x5555570932c0, L_0x555557093c60, C4<0>, C4<0>;
L_0x555557093650 .functor XOR 1, L_0x5555570935e0, L_0x555557093530, C4<0>, C4<0>;
L_0x5555570936c0 .functor AND 1, L_0x555557093c60, L_0x555557093530, C4<1>, C4<1>;
L_0x555557093730 .functor AND 1, L_0x5555570932c0, L_0x555557093c60, C4<1>, C4<1>;
L_0x5555570937f0 .functor OR 1, L_0x5555570936c0, L_0x555557093730, C4<0>, C4<0>;
L_0x555557093900 .functor AND 1, L_0x5555570932c0, L_0x555557093530, C4<1>, C4<1>;
L_0x5555570939b0 .functor OR 1, L_0x5555570937f0, L_0x555557093900, C4<0>, C4<0>;
v0x555556bebd50_0 .net *"_ivl_0", 0 0, L_0x5555570935e0;  1 drivers
v0x555556bebe50_0 .net *"_ivl_10", 0 0, L_0x555557093900;  1 drivers
v0x555556bed180_0 .net *"_ivl_4", 0 0, L_0x5555570936c0;  1 drivers
v0x555556bed260_0 .net *"_ivl_6", 0 0, L_0x555557093730;  1 drivers
v0x555556be8f30_0 .net *"_ivl_8", 0 0, L_0x5555570937f0;  1 drivers
v0x555556bea360_0 .net "c_in", 0 0, L_0x555557093530;  1 drivers
v0x555556bea420_0 .net "c_out", 0 0, L_0x5555570939b0;  1 drivers
v0x555556be6110_0 .net "s", 0 0, L_0x555557093650;  1 drivers
v0x555556be61b0_0 .net "x", 0 0, L_0x5555570932c0;  1 drivers
v0x555556be75f0_0 .net "y", 0 0, L_0x555557093c60;  1 drivers
S_0x555556be32f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556d43440;
 .timescale -12 -12;
P_0x5555567bda20 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556be04d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556be32f0;
 .timescale -12 -12;
S_0x555556be1900 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556be04d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557093e50 .functor XOR 1, L_0x555557094330, L_0x555557093d00, C4<0>, C4<0>;
L_0x555557093ec0 .functor XOR 1, L_0x555557093e50, L_0x5555570945c0, C4<0>, C4<0>;
L_0x555557093f30 .functor AND 1, L_0x555557093d00, L_0x5555570945c0, C4<1>, C4<1>;
L_0x555557093fa0 .functor AND 1, L_0x555557094330, L_0x555557093d00, C4<1>, C4<1>;
L_0x555557094060 .functor OR 1, L_0x555557093f30, L_0x555557093fa0, C4<0>, C4<0>;
L_0x555557094170 .functor AND 1, L_0x555557094330, L_0x5555570945c0, C4<1>, C4<1>;
L_0x555557094220 .functor OR 1, L_0x555557094060, L_0x555557094170, C4<0>, C4<0>;
v0x555556bdd6b0_0 .net *"_ivl_0", 0 0, L_0x555557093e50;  1 drivers
v0x555556bdd7b0_0 .net *"_ivl_10", 0 0, L_0x555557094170;  1 drivers
v0x555556bdeae0_0 .net *"_ivl_4", 0 0, L_0x555557093f30;  1 drivers
v0x555556bdebc0_0 .net *"_ivl_6", 0 0, L_0x555557093fa0;  1 drivers
v0x555556bda890_0 .net *"_ivl_8", 0 0, L_0x555557094060;  1 drivers
v0x555556bdbcc0_0 .net "c_in", 0 0, L_0x5555570945c0;  1 drivers
v0x555556bdbd80_0 .net "c_out", 0 0, L_0x555557094220;  1 drivers
v0x555556bd7a70_0 .net "s", 0 0, L_0x555557093ec0;  1 drivers
v0x555556bd7b10_0 .net "x", 0 0, L_0x555557094330;  1 drivers
v0x555556bd8f50_0 .net "y", 0 0, L_0x555557093d00;  1 drivers
S_0x555556bb4e40 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555567a9ac0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556c45f10_0 .net "answer", 8 0, L_0x55555709ebe0;  alias, 1 drivers
v0x555556c45ff0_0 .net "carry", 8 0, L_0x55555709f290;  1 drivers
v0x555556c41d10_0 .net "carry_out", 0 0, L_0x55555709ef80;  1 drivers
v0x555556c41db0_0 .net "input1", 8 0, L_0x55555709f6f0;  1 drivers
v0x555556c430f0_0 .net "input2", 8 0, L_0x55555709f790;  1 drivers
L_0x55555709a7a0 .part L_0x55555709f6f0, 0, 1;
L_0x55555709a840 .part L_0x55555709f790, 0, 1;
L_0x55555709ae70 .part L_0x55555709f6f0, 1, 1;
L_0x55555709af10 .part L_0x55555709f790, 1, 1;
L_0x55555709b040 .part L_0x55555709f290, 0, 1;
L_0x55555709b580 .part L_0x55555709f6f0, 2, 1;
L_0x55555709b6b0 .part L_0x55555709f790, 2, 1;
L_0x55555709b7e0 .part L_0x55555709f290, 1, 1;
L_0x55555709bea0 .part L_0x55555709f6f0, 3, 1;
L_0x55555709c060 .part L_0x55555709f790, 3, 1;
L_0x55555709c280 .part L_0x55555709f290, 2, 1;
L_0x55555709c760 .part L_0x55555709f6f0, 4, 1;
L_0x55555709c900 .part L_0x55555709f790, 4, 1;
L_0x55555709ca30 .part L_0x55555709f290, 3, 1;
L_0x55555709d050 .part L_0x55555709f6f0, 5, 1;
L_0x55555709d180 .part L_0x55555709f790, 5, 1;
L_0x55555709d340 .part L_0x55555709f290, 4, 1;
L_0x55555709d910 .part L_0x55555709f6f0, 6, 1;
L_0x55555709dae0 .part L_0x55555709f790, 6, 1;
L_0x55555709db80 .part L_0x55555709f290, 5, 1;
L_0x55555709da40 .part L_0x55555709f6f0, 7, 1;
L_0x55555709e3a0 .part L_0x55555709f790, 7, 1;
L_0x55555709dcb0 .part L_0x55555709f290, 6, 1;
L_0x55555709eab0 .part L_0x55555709f6f0, 8, 1;
L_0x55555709e550 .part L_0x55555709f790, 8, 1;
L_0x55555709ed40 .part L_0x55555709f290, 7, 1;
LS_0x55555709ebe0_0_0 .concat8 [ 1 1 1 1], L_0x55555709a620, L_0x55555709a950, L_0x55555708c390, L_0x55555709b9d0;
LS_0x55555709ebe0_0_4 .concat8 [ 1 1 1 1], L_0x55555709c420, L_0x55555709cc70, L_0x55555709d4e0, L_0x55555709ddd0;
LS_0x55555709ebe0_0_8 .concat8 [ 1 0 0 0], L_0x55555709e680;
L_0x55555709ebe0 .concat8 [ 4 4 1 0], LS_0x55555709ebe0_0_0, LS_0x55555709ebe0_0_4, LS_0x55555709ebe0_0_8;
LS_0x55555709f290_0_0 .concat8 [ 1 1 1 1], L_0x55555709a690, L_0x55555709ad60, L_0x55555709b470, L_0x55555709bd90;
LS_0x55555709f290_0_4 .concat8 [ 1 1 1 1], L_0x55555709c650, L_0x55555709cf40, L_0x55555709d800, L_0x55555709e0f0;
LS_0x55555709f290_0_8 .concat8 [ 1 0 0 0], L_0x55555709e9a0;
L_0x55555709f290 .concat8 [ 4 4 1 0], LS_0x55555709f290_0_0, LS_0x55555709f290_0_4, LS_0x55555709f290_0_8;
L_0x55555709ef80 .part L_0x55555709f290, 8, 1;
S_0x555556bb2020 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x5555567a29c0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556bb3450 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556bb2020;
 .timescale -12 -12;
S_0x555556baf200 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556bb3450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555709a620 .functor XOR 1, L_0x55555709a7a0, L_0x55555709a840, C4<0>, C4<0>;
L_0x55555709a690 .functor AND 1, L_0x55555709a7a0, L_0x55555709a840, C4<1>, C4<1>;
v0x555556bb6370_0 .net "c", 0 0, L_0x55555709a690;  1 drivers
v0x555556bb0630_0 .net "s", 0 0, L_0x55555709a620;  1 drivers
v0x555556bb0710_0 .net "x", 0 0, L_0x55555709a7a0;  1 drivers
v0x555556bac3e0_0 .net "y", 0 0, L_0x55555709a840;  1 drivers
S_0x555556bad810 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x5555567a8540 .param/l "i" 0 18 14, +C4<01>;
S_0x555556ba95c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bad810;
 .timescale -12 -12;
S_0x555556baa9f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ba95c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709a8e0 .functor XOR 1, L_0x55555709ae70, L_0x55555709af10, C4<0>, C4<0>;
L_0x55555709a950 .functor XOR 1, L_0x55555709a8e0, L_0x55555709b040, C4<0>, C4<0>;
L_0x55555709aa10 .functor AND 1, L_0x55555709af10, L_0x55555709b040, C4<1>, C4<1>;
L_0x55555709ab20 .functor AND 1, L_0x55555709ae70, L_0x55555709af10, C4<1>, C4<1>;
L_0x55555709abe0 .functor OR 1, L_0x55555709aa10, L_0x55555709ab20, C4<0>, C4<0>;
L_0x55555709acf0 .functor AND 1, L_0x55555709ae70, L_0x55555709b040, C4<1>, C4<1>;
L_0x55555709ad60 .functor OR 1, L_0x55555709abe0, L_0x55555709acf0, C4<0>, C4<0>;
v0x555556ba67a0_0 .net *"_ivl_0", 0 0, L_0x55555709a8e0;  1 drivers
v0x555556ba68a0_0 .net *"_ivl_10", 0 0, L_0x55555709acf0;  1 drivers
v0x555556ba7bd0_0 .net *"_ivl_4", 0 0, L_0x55555709aa10;  1 drivers
v0x555556ba7cb0_0 .net *"_ivl_6", 0 0, L_0x55555709ab20;  1 drivers
v0x555556ba3a20_0 .net *"_ivl_8", 0 0, L_0x55555709abe0;  1 drivers
v0x555556ba4db0_0 .net "c_in", 0 0, L_0x55555709b040;  1 drivers
v0x555556ba4e70_0 .net "c_out", 0 0, L_0x55555709ad60;  1 drivers
v0x555556bbbc50_0 .net "s", 0 0, L_0x55555709a950;  1 drivers
v0x555556bbbcf0_0 .net "x", 0 0, L_0x55555709ae70;  1 drivers
v0x555556bd04c0_0 .net "y", 0 0, L_0x55555709af10;  1 drivers
S_0x555556bd18f0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x5555567a4fe0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556bcd6a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bd18f0;
 .timescale -12 -12;
S_0x555556bcead0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bcd6a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555707c380 .functor XOR 1, L_0x55555709b580, L_0x55555709b6b0, C4<0>, C4<0>;
L_0x55555708c390 .functor XOR 1, L_0x55555707c380, L_0x55555709b7e0, C4<0>, C4<0>;
L_0x55555709b170 .functor AND 1, L_0x55555709b6b0, L_0x55555709b7e0, C4<1>, C4<1>;
L_0x55555709b230 .functor AND 1, L_0x55555709b580, L_0x55555709b6b0, C4<1>, C4<1>;
L_0x55555709b2f0 .functor OR 1, L_0x55555709b170, L_0x55555709b230, C4<0>, C4<0>;
L_0x55555709b400 .functor AND 1, L_0x55555709b580, L_0x55555709b7e0, C4<1>, C4<1>;
L_0x55555709b470 .functor OR 1, L_0x55555709b2f0, L_0x55555709b400, C4<0>, C4<0>;
v0x555556bca880_0 .net *"_ivl_0", 0 0, L_0x55555707c380;  1 drivers
v0x555556bca980_0 .net *"_ivl_10", 0 0, L_0x55555709b400;  1 drivers
v0x555556bcbcb0_0 .net *"_ivl_4", 0 0, L_0x55555709b170;  1 drivers
v0x555556bcbd90_0 .net *"_ivl_6", 0 0, L_0x55555709b230;  1 drivers
v0x555556bc7a60_0 .net *"_ivl_8", 0 0, L_0x55555709b2f0;  1 drivers
v0x555556bc8e90_0 .net "c_in", 0 0, L_0x55555709b7e0;  1 drivers
v0x555556bc8f50_0 .net "c_out", 0 0, L_0x55555709b470;  1 drivers
v0x555556bc4c40_0 .net "s", 0 0, L_0x55555708c390;  1 drivers
v0x555556bc4ce0_0 .net "x", 0 0, L_0x55555709b580;  1 drivers
v0x555556bc6070_0 .net "y", 0 0, L_0x55555709b6b0;  1 drivers
S_0x555556bc1e20 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x5555567a44b0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556bc3250 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556bc1e20;
 .timescale -12 -12;
S_0x555556bbf000 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556bc3250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709b960 .functor XOR 1, L_0x55555709bea0, L_0x55555709c060, C4<0>, C4<0>;
L_0x55555709b9d0 .functor XOR 1, L_0x55555709b960, L_0x55555709c280, C4<0>, C4<0>;
L_0x55555709ba40 .functor AND 1, L_0x55555709c060, L_0x55555709c280, C4<1>, C4<1>;
L_0x55555709bb50 .functor AND 1, L_0x55555709bea0, L_0x55555709c060, C4<1>, C4<1>;
L_0x55555709bc10 .functor OR 1, L_0x55555709ba40, L_0x55555709bb50, C4<0>, C4<0>;
L_0x55555709bd20 .functor AND 1, L_0x55555709bea0, L_0x55555709c280, C4<1>, C4<1>;
L_0x55555709bd90 .functor OR 1, L_0x55555709bc10, L_0x55555709bd20, C4<0>, C4<0>;
v0x555556bc0430_0 .net *"_ivl_0", 0 0, L_0x55555709b960;  1 drivers
v0x555556bc0530_0 .net *"_ivl_10", 0 0, L_0x55555709bd20;  1 drivers
v0x555556bbc230_0 .net *"_ivl_4", 0 0, L_0x55555709ba40;  1 drivers
v0x555556bbc310_0 .net *"_ivl_6", 0 0, L_0x55555709bb50;  1 drivers
v0x555556bbd610_0 .net *"_ivl_8", 0 0, L_0x55555709bc10;  1 drivers
v0x555556b8aa80_0 .net "c_in", 0 0, L_0x55555709c280;  1 drivers
v0x555556b8ab40_0 .net "c_out", 0 0, L_0x55555709bd90;  1 drivers
v0x555556b9f4d0_0 .net "s", 0 0, L_0x55555709b9d0;  1 drivers
v0x555556b9f570_0 .net "x", 0 0, L_0x55555709bea0;  1 drivers
v0x555556ba0900_0 .net "y", 0 0, L_0x55555709c060;  1 drivers
S_0x555556b9c6b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x55555679c920 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556b9dae0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b9c6b0;
 .timescale -12 -12;
S_0x555556b99890 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b9dae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709c3b0 .functor XOR 1, L_0x55555709c760, L_0x55555709c900, C4<0>, C4<0>;
L_0x55555709c420 .functor XOR 1, L_0x55555709c3b0, L_0x55555709ca30, C4<0>, C4<0>;
L_0x55555709c490 .functor AND 1, L_0x55555709c900, L_0x55555709ca30, C4<1>, C4<1>;
L_0x55555709c500 .functor AND 1, L_0x55555709c760, L_0x55555709c900, C4<1>, C4<1>;
L_0x55555709c570 .functor OR 1, L_0x55555709c490, L_0x55555709c500, C4<0>, C4<0>;
L_0x55555709c5e0 .functor AND 1, L_0x55555709c760, L_0x55555709ca30, C4<1>, C4<1>;
L_0x55555709c650 .functor OR 1, L_0x55555709c570, L_0x55555709c5e0, C4<0>, C4<0>;
v0x555556b9acc0_0 .net *"_ivl_0", 0 0, L_0x55555709c3b0;  1 drivers
v0x555556b9adc0_0 .net *"_ivl_10", 0 0, L_0x55555709c5e0;  1 drivers
v0x555556b96a70_0 .net *"_ivl_4", 0 0, L_0x55555709c490;  1 drivers
v0x555556b96b50_0 .net *"_ivl_6", 0 0, L_0x55555709c500;  1 drivers
v0x555556b97ea0_0 .net *"_ivl_8", 0 0, L_0x55555709c570;  1 drivers
v0x555556b93c50_0 .net "c_in", 0 0, L_0x55555709ca30;  1 drivers
v0x555556b93d10_0 .net "c_out", 0 0, L_0x55555709c650;  1 drivers
v0x555556b95080_0 .net "s", 0 0, L_0x55555709c420;  1 drivers
v0x555556b95120_0 .net "x", 0 0, L_0x55555709c760;  1 drivers
v0x555556b90ee0_0 .net "y", 0 0, L_0x55555709c900;  1 drivers
S_0x555556b92260 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x555556b97fd0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556b8e010 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b92260;
 .timescale -12 -12;
S_0x555556b8f440 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b8e010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709c890 .functor XOR 1, L_0x55555709d050, L_0x55555709d180, C4<0>, C4<0>;
L_0x55555709cc70 .functor XOR 1, L_0x55555709c890, L_0x55555709d340, C4<0>, C4<0>;
L_0x55555709cce0 .functor AND 1, L_0x55555709d180, L_0x55555709d340, C4<1>, C4<1>;
L_0x55555709cd50 .functor AND 1, L_0x55555709d050, L_0x55555709d180, C4<1>, C4<1>;
L_0x55555709cdc0 .functor OR 1, L_0x55555709cce0, L_0x55555709cd50, C4<0>, C4<0>;
L_0x55555709ced0 .functor AND 1, L_0x55555709d050, L_0x55555709d340, C4<1>, C4<1>;
L_0x55555709cf40 .functor OR 1, L_0x55555709cdc0, L_0x55555709ced0, C4<0>, C4<0>;
v0x555556b8b1f0_0 .net *"_ivl_0", 0 0, L_0x55555709c890;  1 drivers
v0x555556b8b2f0_0 .net *"_ivl_10", 0 0, L_0x55555709ced0;  1 drivers
v0x555556b8c620_0 .net *"_ivl_4", 0 0, L_0x55555709cce0;  1 drivers
v0x555556b8c700_0 .net *"_ivl_6", 0 0, L_0x55555709cd50;  1 drivers
v0x555556c735f0_0 .net *"_ivl_8", 0 0, L_0x55555709cdc0;  1 drivers
v0x555556c5a6d0_0 .net "c_in", 0 0, L_0x55555709d340;  1 drivers
v0x555556c5a790_0 .net "c_out", 0 0, L_0x55555709cf40;  1 drivers
v0x555556c6efe0_0 .net "s", 0 0, L_0x55555709cc70;  1 drivers
v0x555556c6f080_0 .net "x", 0 0, L_0x55555709d050;  1 drivers
v0x555556c704c0_0 .net "y", 0 0, L_0x55555709d180;  1 drivers
S_0x555556c6c1c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x555556c73720 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556c6d5f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c6c1c0;
 .timescale -12 -12;
S_0x555556c693a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c6d5f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709d470 .functor XOR 1, L_0x55555709d910, L_0x55555709dae0, C4<0>, C4<0>;
L_0x55555709d4e0 .functor XOR 1, L_0x55555709d470, L_0x55555709db80, C4<0>, C4<0>;
L_0x55555709d550 .functor AND 1, L_0x55555709dae0, L_0x55555709db80, C4<1>, C4<1>;
L_0x55555709d5c0 .functor AND 1, L_0x55555709d910, L_0x55555709dae0, C4<1>, C4<1>;
L_0x55555709d680 .functor OR 1, L_0x55555709d550, L_0x55555709d5c0, C4<0>, C4<0>;
L_0x55555709d790 .functor AND 1, L_0x55555709d910, L_0x55555709db80, C4<1>, C4<1>;
L_0x55555709d800 .functor OR 1, L_0x55555709d680, L_0x55555709d790, C4<0>, C4<0>;
v0x555556c6a7d0_0 .net *"_ivl_0", 0 0, L_0x55555709d470;  1 drivers
v0x555556c6a8d0_0 .net *"_ivl_10", 0 0, L_0x55555709d790;  1 drivers
v0x555556c66580_0 .net *"_ivl_4", 0 0, L_0x55555709d550;  1 drivers
v0x555556c66660_0 .net *"_ivl_6", 0 0, L_0x55555709d5c0;  1 drivers
v0x555556c679b0_0 .net *"_ivl_8", 0 0, L_0x55555709d680;  1 drivers
v0x555556c63760_0 .net "c_in", 0 0, L_0x55555709db80;  1 drivers
v0x555556c63820_0 .net "c_out", 0 0, L_0x55555709d800;  1 drivers
v0x555556c64b90_0 .net "s", 0 0, L_0x55555709d4e0;  1 drivers
v0x555556c64c30_0 .net "x", 0 0, L_0x55555709d910;  1 drivers
v0x555556c609f0_0 .net "y", 0 0, L_0x55555709dae0;  1 drivers
S_0x555556c61d70 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x555556c67ae0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556c5db20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c61d70;
 .timescale -12 -12;
S_0x555556c5ef50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c5db20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709dd60 .functor XOR 1, L_0x55555709da40, L_0x55555709e3a0, C4<0>, C4<0>;
L_0x55555709ddd0 .functor XOR 1, L_0x55555709dd60, L_0x55555709dcb0, C4<0>, C4<0>;
L_0x55555709de40 .functor AND 1, L_0x55555709e3a0, L_0x55555709dcb0, C4<1>, C4<1>;
L_0x55555709deb0 .functor AND 1, L_0x55555709da40, L_0x55555709e3a0, C4<1>, C4<1>;
L_0x55555709df70 .functor OR 1, L_0x55555709de40, L_0x55555709deb0, C4<0>, C4<0>;
L_0x55555709e080 .functor AND 1, L_0x55555709da40, L_0x55555709dcb0, C4<1>, C4<1>;
L_0x55555709e0f0 .functor OR 1, L_0x55555709df70, L_0x55555709e080, C4<0>, C4<0>;
v0x555556c5ad50_0 .net *"_ivl_0", 0 0, L_0x55555709dd60;  1 drivers
v0x555556c5ae50_0 .net *"_ivl_10", 0 0, L_0x55555709e080;  1 drivers
v0x555556c5c130_0 .net *"_ivl_4", 0 0, L_0x55555709de40;  1 drivers
v0x555556c5c210_0 .net *"_ivl_6", 0 0, L_0x55555709deb0;  1 drivers
v0x555556c41690_0 .net *"_ivl_8", 0 0, L_0x55555709df70;  1 drivers
v0x555556c55fa0_0 .net "c_in", 0 0, L_0x55555709dcb0;  1 drivers
v0x555556c56060_0 .net "c_out", 0 0, L_0x55555709e0f0;  1 drivers
v0x555556c573d0_0 .net "s", 0 0, L_0x55555709ddd0;  1 drivers
v0x555556c57470_0 .net "x", 0 0, L_0x55555709da40;  1 drivers
v0x555556c53230_0 .net "y", 0 0, L_0x55555709e3a0;  1 drivers
S_0x555556c545b0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556bb4e40;
 .timescale -12 -12;
P_0x55555679b2f0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556c51790 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c545b0;
 .timescale -12 -12;
S_0x555556c4d540 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c51790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709e610 .functor XOR 1, L_0x55555709eab0, L_0x55555709e550, C4<0>, C4<0>;
L_0x55555709e680 .functor XOR 1, L_0x55555709e610, L_0x55555709ed40, C4<0>, C4<0>;
L_0x55555709e6f0 .functor AND 1, L_0x55555709e550, L_0x55555709ed40, C4<1>, C4<1>;
L_0x55555709e760 .functor AND 1, L_0x55555709eab0, L_0x55555709e550, C4<1>, C4<1>;
L_0x55555709e820 .functor OR 1, L_0x55555709e6f0, L_0x55555709e760, C4<0>, C4<0>;
L_0x55555709e930 .functor AND 1, L_0x55555709eab0, L_0x55555709ed40, C4<1>, C4<1>;
L_0x55555709e9a0 .functor OR 1, L_0x55555709e820, L_0x55555709e930, C4<0>, C4<0>;
v0x555556c4e970_0 .net *"_ivl_0", 0 0, L_0x55555709e610;  1 drivers
v0x555556c4ea70_0 .net *"_ivl_10", 0 0, L_0x55555709e930;  1 drivers
v0x555556c4a720_0 .net *"_ivl_4", 0 0, L_0x55555709e6f0;  1 drivers
v0x555556c4a800_0 .net *"_ivl_6", 0 0, L_0x55555709e760;  1 drivers
v0x555556c4bb50_0 .net *"_ivl_8", 0 0, L_0x55555709e820;  1 drivers
v0x555556c47900_0 .net "c_in", 0 0, L_0x55555709ed40;  1 drivers
v0x555556c479c0_0 .net "c_out", 0 0, L_0x55555709e9a0;  1 drivers
v0x555556c48d30_0 .net "s", 0 0, L_0x55555709e680;  1 drivers
v0x555556c48dd0_0 .net "x", 0 0, L_0x55555709eab0;  1 drivers
v0x555556c44b90_0 .net "y", 0 0, L_0x55555709e550;  1 drivers
S_0x555556c0f410 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556c43230 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556d6f8c0_0 .net "answer", 8 0, L_0x555557099930;  alias, 1 drivers
v0x555556d6f9c0_0 .net "carry", 8 0, L_0x555557099fe0;  1 drivers
v0x555556daecb0_0 .net "carry_out", 0 0, L_0x555557099cd0;  1 drivers
v0x555556daed50_0 .net "input1", 8 0, L_0x55555709a440;  1 drivers
v0x555556cdd060_0 .net "input2", 8 0, L_0x55555709a530;  1 drivers
L_0x5555570952d0 .part L_0x55555709a440, 0, 1;
L_0x555557095370 .part L_0x55555709a530, 0, 1;
L_0x5555570959a0 .part L_0x55555709a440, 1, 1;
L_0x555557095a40 .part L_0x55555709a530, 1, 1;
L_0x555557095b70 .part L_0x555557099fe0, 0, 1;
L_0x555557096220 .part L_0x55555709a440, 2, 1;
L_0x555557096390 .part L_0x55555709a530, 2, 1;
L_0x5555570964c0 .part L_0x555557099fe0, 1, 1;
L_0x555557096b30 .part L_0x55555709a440, 3, 1;
L_0x555557096cf0 .part L_0x55555709a530, 3, 1;
L_0x555557096f10 .part L_0x555557099fe0, 2, 1;
L_0x555557097430 .part L_0x55555709a440, 4, 1;
L_0x5555570975d0 .part L_0x55555709a530, 4, 1;
L_0x555557097700 .part L_0x555557099fe0, 3, 1;
L_0x555557097ce0 .part L_0x55555709a440, 5, 1;
L_0x555557097e10 .part L_0x55555709a530, 5, 1;
L_0x555557097fd0 .part L_0x555557099fe0, 4, 1;
L_0x5555570985e0 .part L_0x55555709a440, 6, 1;
L_0x5555570987b0 .part L_0x55555709a530, 6, 1;
L_0x555557098850 .part L_0x555557099fe0, 5, 1;
L_0x555557098710 .part L_0x55555709a440, 7, 1;
L_0x5555570990b0 .part L_0x55555709a530, 7, 1;
L_0x555557098980 .part L_0x555557099fe0, 6, 1;
L_0x555557099800 .part L_0x55555709a440, 8, 1;
L_0x555557099260 .part L_0x55555709a530, 8, 1;
L_0x555557099a90 .part L_0x555557099fe0, 7, 1;
LS_0x555557099930_0_0 .concat8 [ 1 1 1 1], L_0x555557095150, L_0x555557095480, L_0x555557095d10, L_0x5555570966b0;
LS_0x555557099930_0_4 .concat8 [ 1 1 1 1], L_0x5555570970b0, L_0x5555570978c0, L_0x555557098170, L_0x555557098aa0;
LS_0x555557099930_0_8 .concat8 [ 1 0 0 0], L_0x555557099390;
L_0x555557099930 .concat8 [ 4 4 1 0], LS_0x555557099930_0_0, LS_0x555557099930_0_4, LS_0x555557099930_0_8;
LS_0x555557099fe0_0_0 .concat8 [ 1 1 1 1], L_0x5555570951c0, L_0x555557095890, L_0x555557096110, L_0x555557096a20;
LS_0x555557099fe0_0_4 .concat8 [ 1 1 1 1], L_0x555557097320, L_0x555557097bd0, L_0x5555570984d0, L_0x555557098e00;
LS_0x555557099fe0_0_8 .concat8 [ 1 0 0 0], L_0x5555570996f0;
L_0x555557099fe0 .concat8 [ 4 4 1 0], LS_0x555557099fe0_0_0, LS_0x555557099fe0_0_4, LS_0x555557099fe0_0_8;
L_0x555557099cd0 .part L_0x555557099fe0, 8, 1;
S_0x555556c25290 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x55555678eb20 .param/l "i" 0 18 14, +C4<00>;
S_0x555556c21040 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556c25290;
 .timescale -12 -12;
S_0x555556c22470 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556c21040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557095150 .functor XOR 1, L_0x5555570952d0, L_0x555557095370, C4<0>, C4<0>;
L_0x5555570951c0 .functor AND 1, L_0x5555570952d0, L_0x555557095370, C4<1>, C4<1>;
v0x555556c23f60_0 .net "c", 0 0, L_0x5555570951c0;  1 drivers
v0x555556c1e220_0 .net "s", 0 0, L_0x555557095150;  1 drivers
v0x555556c1e300_0 .net "x", 0 0, L_0x5555570952d0;  1 drivers
v0x555556c1f650_0 .net "y", 0 0, L_0x555557095370;  1 drivers
S_0x555556c1b400 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x55555678f260 .param/l "i" 0 18 14, +C4<01>;
S_0x555556c1c830 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c1b400;
 .timescale -12 -12;
S_0x555556c185e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c1c830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557095410 .functor XOR 1, L_0x5555570959a0, L_0x555557095a40, C4<0>, C4<0>;
L_0x555557095480 .functor XOR 1, L_0x555557095410, L_0x555557095b70, C4<0>, C4<0>;
L_0x555557095540 .functor AND 1, L_0x555557095a40, L_0x555557095b70, C4<1>, C4<1>;
L_0x555557095650 .functor AND 1, L_0x5555570959a0, L_0x555557095a40, C4<1>, C4<1>;
L_0x555557095710 .functor OR 1, L_0x555557095540, L_0x555557095650, C4<0>, C4<0>;
L_0x555557095820 .functor AND 1, L_0x5555570959a0, L_0x555557095b70, C4<1>, C4<1>;
L_0x555557095890 .functor OR 1, L_0x555557095710, L_0x555557095820, C4<0>, C4<0>;
v0x555556c19a10_0 .net *"_ivl_0", 0 0, L_0x555557095410;  1 drivers
v0x555556c19b10_0 .net *"_ivl_10", 0 0, L_0x555557095820;  1 drivers
v0x555556c157c0_0 .net *"_ivl_4", 0 0, L_0x555557095540;  1 drivers
v0x555556c158a0_0 .net *"_ivl_6", 0 0, L_0x555557095650;  1 drivers
v0x555556c16bf0_0 .net *"_ivl_8", 0 0, L_0x555557095710;  1 drivers
v0x555556c129a0_0 .net "c_in", 0 0, L_0x555557095b70;  1 drivers
v0x555556c12a60_0 .net "c_out", 0 0, L_0x555557095890;  1 drivers
v0x555556c13dd0_0 .net "s", 0 0, L_0x555557095480;  1 drivers
v0x555556c13e70_0 .net "x", 0 0, L_0x5555570959a0;  1 drivers
v0x555556c0fb80_0 .net "y", 0 0, L_0x555557095a40;  1 drivers
S_0x555556c10fb0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x555556781530 .param/l "i" 0 18 14, +C4<010>;
S_0x555556c285f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c10fb0;
 .timescale -12 -12;
S_0x555556c3cf00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c285f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557095ca0 .functor XOR 1, L_0x555557096220, L_0x555557096390, C4<0>, C4<0>;
L_0x555557095d10 .functor XOR 1, L_0x555557095ca0, L_0x5555570964c0, C4<0>, C4<0>;
L_0x555557095d80 .functor AND 1, L_0x555557096390, L_0x5555570964c0, C4<1>, C4<1>;
L_0x555557095e90 .functor AND 1, L_0x555557096220, L_0x555557096390, C4<1>, C4<1>;
L_0x555557095f50 .functor OR 1, L_0x555557095d80, L_0x555557095e90, C4<0>, C4<0>;
L_0x555557096060 .functor AND 1, L_0x555557096220, L_0x5555570964c0, C4<1>, C4<1>;
L_0x555557096110 .functor OR 1, L_0x555557095f50, L_0x555557096060, C4<0>, C4<0>;
v0x555556c3e330_0 .net *"_ivl_0", 0 0, L_0x555557095ca0;  1 drivers
v0x555556c3e430_0 .net *"_ivl_10", 0 0, L_0x555557096060;  1 drivers
v0x555556c3a0e0_0 .net *"_ivl_4", 0 0, L_0x555557095d80;  1 drivers
v0x555556c3b510_0 .net *"_ivl_6", 0 0, L_0x555557095e90;  1 drivers
v0x555556c3b5f0_0 .net *"_ivl_8", 0 0, L_0x555557095f50;  1 drivers
v0x555556c372c0_0 .net "c_in", 0 0, L_0x5555570964c0;  1 drivers
v0x555556c37380_0 .net "c_out", 0 0, L_0x555557096110;  1 drivers
v0x555556c386f0_0 .net "s", 0 0, L_0x555557095d10;  1 drivers
v0x555556c38790_0 .net "x", 0 0, L_0x555557096220;  1 drivers
v0x555556c344a0_0 .net "y", 0 0, L_0x555557096390;  1 drivers
S_0x555556c358d0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x555556782700 .param/l "i" 0 18 14, +C4<011>;
S_0x555556c31680 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556c358d0;
 .timescale -12 -12;
S_0x555556c32ab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c31680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557096640 .functor XOR 1, L_0x555557096b30, L_0x555557096cf0, C4<0>, C4<0>;
L_0x5555570966b0 .functor XOR 1, L_0x555557096640, L_0x555557096f10, C4<0>, C4<0>;
L_0x555557096720 .functor AND 1, L_0x555557096cf0, L_0x555557096f10, C4<1>, C4<1>;
L_0x5555570967e0 .functor AND 1, L_0x555557096b30, L_0x555557096cf0, C4<1>, C4<1>;
L_0x5555570968a0 .functor OR 1, L_0x555557096720, L_0x5555570967e0, C4<0>, C4<0>;
L_0x5555570969b0 .functor AND 1, L_0x555557096b30, L_0x555557096f10, C4<1>, C4<1>;
L_0x555557096a20 .functor OR 1, L_0x5555570968a0, L_0x5555570969b0, C4<0>, C4<0>;
v0x555556c2e860_0 .net *"_ivl_0", 0 0, L_0x555557096640;  1 drivers
v0x555556c2e960_0 .net *"_ivl_10", 0 0, L_0x5555570969b0;  1 drivers
v0x555556c2fc90_0 .net *"_ivl_4", 0 0, L_0x555557096720;  1 drivers
v0x555556c2fd70_0 .net *"_ivl_6", 0 0, L_0x5555570967e0;  1 drivers
v0x555556c2ba40_0 .net *"_ivl_8", 0 0, L_0x5555570968a0;  1 drivers
v0x555556c2ce70_0 .net "c_in", 0 0, L_0x555557096f10;  1 drivers
v0x555556c2cf30_0 .net "c_out", 0 0, L_0x555557096a20;  1 drivers
v0x555556c28c70_0 .net "s", 0 0, L_0x5555570966b0;  1 drivers
v0x555556c28d10_0 .net "x", 0 0, L_0x555557096b30;  1 drivers
v0x555556c2a050_0 .net "y", 0 0, L_0x555557096cf0;  1 drivers
S_0x555556f4d580 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x555556781090 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556f4b520 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f4d580;
 .timescale -12 -12;
S_0x555556f4f8d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f4b520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557097040 .functor XOR 1, L_0x555557097430, L_0x5555570975d0, C4<0>, C4<0>;
L_0x5555570970b0 .functor XOR 1, L_0x555557097040, L_0x555557097700, C4<0>, C4<0>;
L_0x555557097120 .functor AND 1, L_0x5555570975d0, L_0x555557097700, C4<1>, C4<1>;
L_0x555557097190 .functor AND 1, L_0x555557097430, L_0x5555570975d0, C4<1>, C4<1>;
L_0x555557097200 .functor OR 1, L_0x555557097120, L_0x555557097190, C4<0>, C4<0>;
L_0x555557097270 .functor AND 1, L_0x555557097430, L_0x555557097700, C4<1>, C4<1>;
L_0x555557097320 .functor OR 1, L_0x555557097200, L_0x555557097270, C4<0>, C4<0>;
v0x555556f4f6c0_0 .net *"_ivl_0", 0 0, L_0x555557097040;  1 drivers
v0x555556f4f7c0_0 .net *"_ivl_10", 0 0, L_0x555557097270;  1 drivers
v0x555556b84c80_0 .net *"_ivl_4", 0 0, L_0x555557097120;  1 drivers
v0x555556b84d60_0 .net *"_ivl_6", 0 0, L_0x555557097190;  1 drivers
v0x555556b6cdb0_0 .net *"_ivl_8", 0 0, L_0x555557097200;  1 drivers
v0x555556b5aaf0_0 .net "c_in", 0 0, L_0x555557097700;  1 drivers
v0x555556b5abb0_0 .net "c_out", 0 0, L_0x555557097320;  1 drivers
v0x555556b48ae0_0 .net "s", 0 0, L_0x5555570970b0;  1 drivers
v0x555556b48b80_0 .net "x", 0 0, L_0x555557097430;  1 drivers
v0x555556b2f2c0_0 .net "y", 0 0, L_0x5555570975d0;  1 drivers
S_0x555556b2e4b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x555556b6cee0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556b2d750 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b2e4b0;
 .timescale -12 -12;
S_0x555556b2abc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b2d750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557097560 .functor XOR 1, L_0x555557097ce0, L_0x555557097e10, C4<0>, C4<0>;
L_0x5555570978c0 .functor XOR 1, L_0x555557097560, L_0x555557097fd0, C4<0>, C4<0>;
L_0x555557097930 .functor AND 1, L_0x555557097e10, L_0x555557097fd0, C4<1>, C4<1>;
L_0x5555570979a0 .functor AND 1, L_0x555557097ce0, L_0x555557097e10, C4<1>, C4<1>;
L_0x555557097a10 .functor OR 1, L_0x555557097930, L_0x5555570979a0, C4<0>, C4<0>;
L_0x555557097b20 .functor AND 1, L_0x555557097ce0, L_0x555557097fd0, C4<1>, C4<1>;
L_0x555557097bd0 .functor OR 1, L_0x555557097a10, L_0x555557097b20, C4<0>, C4<0>;
v0x555556b42f40_0 .net *"_ivl_0", 0 0, L_0x555557097560;  1 drivers
v0x555556b43040_0 .net *"_ivl_10", 0 0, L_0x555557097b20;  1 drivers
v0x555556b3e8e0_0 .net *"_ivl_4", 0 0, L_0x555557097930;  1 drivers
v0x555556b3e9a0_0 .net *"_ivl_6", 0 0, L_0x5555570979a0;  1 drivers
v0x555556b2c9f0_0 .net *"_ivl_8", 0 0, L_0x555557097a10;  1 drivers
v0x555556b3d5f0_0 .net "c_in", 0 0, L_0x555557097fd0;  1 drivers
v0x555556b3d6b0_0 .net "c_out", 0 0, L_0x555557097bd0;  1 drivers
v0x555556b38440_0 .net "s", 0 0, L_0x5555570978c0;  1 drivers
v0x555556b384e0_0 .net "x", 0 0, L_0x555557097ce0;  1 drivers
v0x555556b27e20_0 .net "y", 0 0, L_0x555557097e10;  1 drivers
S_0x555556b2a460 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x55555675a820 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556b29710 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b2a460;
 .timescale -12 -12;
S_0x555556b28a40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b29710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557098100 .functor XOR 1, L_0x5555570985e0, L_0x5555570987b0, C4<0>, C4<0>;
L_0x555557098170 .functor XOR 1, L_0x555557098100, L_0x555557098850, C4<0>, C4<0>;
L_0x5555570981e0 .functor AND 1, L_0x5555570987b0, L_0x555557098850, C4<1>, C4<1>;
L_0x555557098250 .functor AND 1, L_0x5555570985e0, L_0x5555570987b0, C4<1>, C4<1>;
L_0x555557098310 .functor OR 1, L_0x5555570981e0, L_0x555557098250, C4<0>, C4<0>;
L_0x555557098420 .functor AND 1, L_0x5555570985e0, L_0x555557098850, C4<1>, C4<1>;
L_0x5555570984d0 .functor OR 1, L_0x555557098310, L_0x555557098420, C4<0>, C4<0>;
v0x555556b03ec0_0 .net *"_ivl_0", 0 0, L_0x555557098100;  1 drivers
v0x555556b03fc0_0 .net *"_ivl_10", 0 0, L_0x555557098420;  1 drivers
v0x555556afc460_0 .net *"_ivl_4", 0 0, L_0x5555570981e0;  1 drivers
v0x555556afc540_0 .net *"_ivl_6", 0 0, L_0x555557098250;  1 drivers
v0x555556b0c4d0_0 .net *"_ivl_8", 0 0, L_0x555557098310;  1 drivers
v0x555556b083f0_0 .net "c_in", 0 0, L_0x555557098850;  1 drivers
v0x555556b084b0_0 .net "c_out", 0 0, L_0x5555570984d0;  1 drivers
v0x555556ae8fa0_0 .net "s", 0 0, L_0x555557098170;  1 drivers
v0x555556ae9040_0 .net "x", 0 0, L_0x5555570985e0;  1 drivers
v0x555556ae7040_0 .net "y", 0 0, L_0x5555570987b0;  1 drivers
S_0x555556ae64e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x555556b0c600 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556ae57c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ae64e0;
 .timescale -12 -12;
S_0x555556ae4b20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ae57c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557098a30 .functor XOR 1, L_0x555557098710, L_0x5555570990b0, C4<0>, C4<0>;
L_0x555557098aa0 .functor XOR 1, L_0x555557098a30, L_0x555557098980, C4<0>, C4<0>;
L_0x555557098b10 .functor AND 1, L_0x5555570990b0, L_0x555557098980, C4<1>, C4<1>;
L_0x555557098b80 .functor AND 1, L_0x555557098710, L_0x5555570990b0, C4<1>, C4<1>;
L_0x555557098c40 .functor OR 1, L_0x555557098b10, L_0x555557098b80, C4<0>, C4<0>;
L_0x555557098d50 .functor AND 1, L_0x555557098710, L_0x555557098980, C4<1>, C4<1>;
L_0x555557098e00 .functor OR 1, L_0x555557098c40, L_0x555557098d50, C4<0>, C4<0>;
v0x555556ade150_0 .net *"_ivl_0", 0 0, L_0x555557098a30;  1 drivers
v0x555556ade250_0 .net *"_ivl_10", 0 0, L_0x555557098d50;  1 drivers
v0x555556ae3fc0_0 .net *"_ivl_4", 0 0, L_0x555557098b10;  1 drivers
v0x555556ae40a0_0 .net *"_ivl_6", 0 0, L_0x555557098b80;  1 drivers
v0x555556e90d10_0 .net *"_ivl_8", 0 0, L_0x555557098c40;  1 drivers
v0x555556da3760_0 .net "c_in", 0 0, L_0x555557098980;  1 drivers
v0x555556da3820_0 .net "c_out", 0 0, L_0x555557098e00;  1 drivers
v0x555556cb6280_0 .net "s", 0 0, L_0x555557098aa0;  1 drivers
v0x555556cb6340_0 .net "x", 0 0, L_0x555557098710;  1 drivers
v0x555556bc4680_0 .net "y", 0 0, L_0x5555570990b0;  1 drivers
S_0x555556d67060 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556c0f410;
 .timescale -12 -12;
P_0x555556783a10 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556f65750 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556d67060;
 .timescale -12 -12;
S_0x555556eb7af0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f65750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557099320 .functor XOR 1, L_0x555557099800, L_0x555557099260, C4<0>, C4<0>;
L_0x555557099390 .functor XOR 1, L_0x555557099320, L_0x555557099a90, C4<0>, C4<0>;
L_0x555557099400 .functor AND 1, L_0x555557099260, L_0x555557099a90, C4<1>, C4<1>;
L_0x555557099470 .functor AND 1, L_0x555557099800, L_0x555557099260, C4<1>, C4<1>;
L_0x555557099530 .functor OR 1, L_0x555557099400, L_0x555557099470, C4<0>, C4<0>;
L_0x555557099640 .functor AND 1, L_0x555557099800, L_0x555557099a90, C4<1>, C4<1>;
L_0x5555570996f0 .functor OR 1, L_0x555557099530, L_0x555557099640, C4<0>, C4<0>;
v0x555556b1e520_0 .net *"_ivl_0", 0 0, L_0x555557099320;  1 drivers
v0x555556e83a00_0 .net *"_ivl_10", 0 0, L_0x555557099640;  1 drivers
v0x555556e83b00_0 .net *"_ivl_4", 0 0, L_0x555557099400;  1 drivers
v0x555556e5fb70_0 .net *"_ivl_6", 0 0, L_0x555557099470;  1 drivers
v0x555556e5fc50_0 .net *"_ivl_8", 0 0, L_0x555557099530;  1 drivers
v0x555556e9c260_0 .net "c_in", 0 0, L_0x555557099a90;  1 drivers
v0x555556e9c300_0 .net "c_out", 0 0, L_0x5555570996f0;  1 drivers
v0x555556dca540_0 .net "s", 0 0, L_0x555557099390;  1 drivers
v0x555556dca600_0 .net "x", 0 0, L_0x555557099800;  1 drivers
v0x555556d96500_0 .net "y", 0 0, L_0x555557099260;  1 drivers
S_0x555556ca8f70 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 2 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556de9e40 .param/l "END" 1 20 34, C4<10>;
P_0x555556de9e80 .param/l "INIT" 1 20 32, C4<00>;
P_0x555556de9ec0 .param/l "M" 0 20 4, +C4<00000000000000000000000000001001>;
P_0x555556de9f00 .param/l "MULT" 1 20 33, C4<01>;
P_0x555556de9f40 .param/l "N" 0 20 3, +C4<00000000000000000000000000001000>;
v0x5555566b7a20_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x5555566b7ae0_0 .var "count", 4 0;
v0x5555566b7bc0_0 .var "data_valid", 0 0;
v0x5555566baf20_0 .net "in_0", 7 0, v0x5555566a2c50_0;  alias, 1 drivers
v0x5555566bb000_0 .net "in_1", 8 0, v0x5555566a2f70_0;  alias, 1 drivers
v0x5555566bb0e0_0 .var "input_0_exp", 16 0;
v0x5555566bb1c0_0 .var "out", 16 0;
v0x5555566bb2a0_0 .var "p", 16 0;
v0x5555566603e0_0 .net "start", 0 0, v0x555556757340_0;  1 drivers
v0x5555566604a0_0 .var "state", 1 0;
v0x555556660580_0 .var "t", 16 0;
v0x555556660660_0 .net "w_o", 16 0, L_0x5555570a9f00;  1 drivers
v0x555556660720_0 .net "w_p", 16 0, v0x5555566bb2a0_0;  1 drivers
v0x5555566607c0_0 .net "w_t", 16 0, v0x555556660580_0;  1 drivers
S_0x555556beb3b0 .scope module, "Bit_adder" "N_bit_adder" 20 26, 18 1 0, S_0x555556ca8f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556759ca0 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x5555566be7c0_0 .net "answer", 16 0, L_0x5555570a9f00;  alias, 1 drivers
v0x5555566be8c0_0 .net "carry", 16 0, L_0x5555570aa4f0;  1 drivers
v0x5555566be9a0_0 .net "carry_out", 0 0, L_0x5555570aad30;  1 drivers
v0x5555566b77e0_0 .net "input1", 16 0, v0x5555566bb2a0_0;  alias, 1 drivers
v0x5555566b78c0_0 .net "input2", 16 0, v0x555556660580_0;  alias, 1 drivers
L_0x55555709ff30 .part v0x5555566bb2a0_0, 0, 1;
L_0x5555570a0020 .part v0x555556660580_0, 0, 1;
L_0x5555570a06a0 .part v0x5555566bb2a0_0, 1, 1;
L_0x5555570a0740 .part v0x555556660580_0, 1, 1;
L_0x5555570a0870 .part L_0x5555570aa4f0, 0, 1;
L_0x5555570a0e80 .part v0x5555566bb2a0_0, 2, 1;
L_0x5555570a1080 .part v0x555556660580_0, 2, 1;
L_0x5555570a1240 .part L_0x5555570aa4f0, 1, 1;
L_0x5555570a1810 .part v0x5555566bb2a0_0, 3, 1;
L_0x5555570a1940 .part v0x555556660580_0, 3, 1;
L_0x5555570a1ad0 .part L_0x5555570aa4f0, 2, 1;
L_0x5555570a2090 .part v0x5555566bb2a0_0, 4, 1;
L_0x5555570a2230 .part v0x555556660580_0, 4, 1;
L_0x5555570a2360 .part L_0x5555570aa4f0, 3, 1;
L_0x5555570a2940 .part v0x5555566bb2a0_0, 5, 1;
L_0x5555570a2a70 .part v0x555556660580_0, 5, 1;
L_0x5555570a2c30 .part L_0x5555570aa4f0, 4, 1;
L_0x5555570a3240 .part v0x5555566bb2a0_0, 6, 1;
L_0x5555570a3520 .part v0x555556660580_0, 6, 1;
L_0x5555570a36d0 .part L_0x5555570aa4f0, 5, 1;
L_0x5555570a3480 .part v0x5555566bb2a0_0, 7, 1;
L_0x5555570a3d00 .part v0x555556660580_0, 7, 1;
L_0x5555570a3770 .part L_0x5555570aa4f0, 6, 1;
L_0x5555570a4460 .part v0x5555566bb2a0_0, 8, 1;
L_0x5555570a3e30 .part v0x555556660580_0, 8, 1;
L_0x5555570a46f0 .part L_0x5555570aa4f0, 7, 1;
L_0x5555570a4e30 .part v0x5555566bb2a0_0, 9, 1;
L_0x5555570a4ed0 .part v0x555556660580_0, 9, 1;
L_0x5555570a4930 .part L_0x5555570aa4f0, 8, 1;
L_0x5555570a5670 .part v0x5555566bb2a0_0, 10, 1;
L_0x5555570a58a0 .part v0x555556660580_0, 10, 1;
L_0x5555570a59d0 .part L_0x5555570aa4f0, 9, 1;
L_0x5555570a60f0 .part v0x5555566bb2a0_0, 11, 1;
L_0x5555570a6220 .part v0x555556660580_0, 11, 1;
L_0x5555570a6470 .part L_0x5555570aa4f0, 10, 1;
L_0x5555570a6a80 .part v0x5555566bb2a0_0, 12, 1;
L_0x5555570a6350 .part v0x555556660580_0, 12, 1;
L_0x5555570a6d70 .part L_0x5555570aa4f0, 11, 1;
L_0x5555570a7450 .part v0x5555566bb2a0_0, 13, 1;
L_0x5555570a7580 .part v0x555556660580_0, 13, 1;
L_0x5555570a6ea0 .part L_0x5555570aa4f0, 12, 1;
L_0x5555570a7ce0 .part v0x5555566bb2a0_0, 14, 1;
L_0x5555570a8180 .part v0x555556660580_0, 14, 1;
L_0x5555570a84c0 .part L_0x5555570aa4f0, 13, 1;
L_0x5555570a8c40 .part v0x5555566bb2a0_0, 15, 1;
L_0x5555570a8d70 .part v0x555556660580_0, 15, 1;
L_0x5555570a9020 .part L_0x5555570aa4f0, 14, 1;
L_0x5555570a9630 .part v0x5555566bb2a0_0, 16, 1;
L_0x5555570a98f0 .part v0x555556660580_0, 16, 1;
L_0x5555570a9a20 .part L_0x5555570aa4f0, 15, 1;
LS_0x5555570a9f00_0_0 .concat8 [ 1 1 1 1], L_0x55555709fe00, L_0x5555570a0180, L_0x5555570a0a10, L_0x5555570a1430;
LS_0x5555570a9f00_0_4 .concat8 [ 1 1 1 1], L_0x5555570a1c70, L_0x5555570a2520, L_0x5555570a2dd0, L_0x5555570a3890;
LS_0x5555570a9f00_0_8 .concat8 [ 1 1 1 1], L_0x5555570a3ff0, L_0x5555570a4a10, L_0x5555570a51f0, L_0x5555570a5c80;
LS_0x5555570a9f00_0_12 .concat8 [ 1 1 1 1], L_0x5555570a6610, L_0x5555570a6fe0, L_0x5555570a7870, L_0x5555570a87d0;
LS_0x5555570a9f00_0_16 .concat8 [ 1 0 0 0], L_0x5555570a91c0;
LS_0x5555570a9f00_1_0 .concat8 [ 4 4 4 4], LS_0x5555570a9f00_0_0, LS_0x5555570a9f00_0_4, LS_0x5555570a9f00_0_8, LS_0x5555570a9f00_0_12;
LS_0x5555570a9f00_1_4 .concat8 [ 1 0 0 0], LS_0x5555570a9f00_0_16;
L_0x5555570a9f00 .concat8 [ 16 1 0 0], LS_0x5555570a9f00_1_0, LS_0x5555570a9f00_1_4;
LS_0x5555570aa4f0_0_0 .concat8 [ 1 1 1 1], L_0x55555709fe70, L_0x5555570a0590, L_0x5555570a0d70, L_0x5555570a1700;
LS_0x5555570aa4f0_0_4 .concat8 [ 1 1 1 1], L_0x5555570a1f80, L_0x5555570a2830, L_0x5555570a3130, L_0x5555570a3bf0;
LS_0x5555570aa4f0_0_8 .concat8 [ 1 1 1 1], L_0x5555570a4350, L_0x5555570a4d20, L_0x5555570a5560, L_0x5555570a5fe0;
LS_0x5555570aa4f0_0_12 .concat8 [ 1 1 1 1], L_0x5555570a6970, L_0x5555570a7340, L_0x5555570a7bd0, L_0x5555570a8b30;
LS_0x5555570aa4f0_0_16 .concat8 [ 1 0 0 0], L_0x5555570a9520;
LS_0x5555570aa4f0_1_0 .concat8 [ 4 4 4 4], LS_0x5555570aa4f0_0_0, LS_0x5555570aa4f0_0_4, LS_0x5555570aa4f0_0_8, LS_0x5555570aa4f0_0_12;
LS_0x5555570aa4f0_1_4 .concat8 [ 1 0 0 0], LS_0x5555570aa4f0_0_16;
L_0x5555570aa4f0 .concat8 [ 16 1 0 0], LS_0x5555570aa4f0_1_0, LS_0x5555570aa4f0_1_4;
L_0x5555570aad30 .part L_0x5555570aa4f0, 16, 1;
S_0x555556bb72c0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x55555675b560 .param/l "i" 0 18 14, +C4<00>;
S_0x555556b96400 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556bb72c0;
 .timescale -12 -12;
S_0x555556bcfb20 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556b96400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555709fe00 .functor XOR 1, L_0x55555709ff30, L_0x5555570a0020, C4<0>, C4<0>;
L_0x55555709fe70 .functor AND 1, L_0x55555709ff30, L_0x5555570a0020, C4<1>, C4<1>;
v0x555556cc1870_0 .net "c", 0 0, L_0x55555709fe70;  1 drivers
v0x555556a91080_0 .net "s", 0 0, L_0x55555709fe00;  1 drivers
v0x555556a91140_0 .net "x", 0 0, L_0x55555709ff30;  1 drivers
v0x555556ed6e40_0 .net "y", 0 0, L_0x5555570a0020;  1 drivers
S_0x555556ed5d00 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556745430 .param/l "i" 0 18 14, +C4<01>;
S_0x555556f3f3b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ed5d00;
 .timescale -12 -12;
S_0x555556a53760 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f3f3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a0110 .functor XOR 1, L_0x5555570a06a0, L_0x5555570a0740, C4<0>, C4<0>;
L_0x5555570a0180 .functor XOR 1, L_0x5555570a0110, L_0x5555570a0870, C4<0>, C4<0>;
L_0x5555570a0240 .functor AND 1, L_0x5555570a0740, L_0x5555570a0870, C4<1>, C4<1>;
L_0x5555570a0350 .functor AND 1, L_0x5555570a06a0, L_0x5555570a0740, C4<1>, C4<1>;
L_0x5555570a0410 .functor OR 1, L_0x5555570a0240, L_0x5555570a0350, C4<0>, C4<0>;
L_0x5555570a0520 .functor AND 1, L_0x5555570a06a0, L_0x5555570a0870, C4<1>, C4<1>;
L_0x5555570a0590 .functor OR 1, L_0x5555570a0410, L_0x5555570a0520, C4<0>, C4<0>;
v0x555556de9890_0 .net *"_ivl_0", 0 0, L_0x5555570a0110;  1 drivers
v0x555556de9990_0 .net *"_ivl_10", 0 0, L_0x5555570a0520;  1 drivers
v0x555556de8750_0 .net *"_ivl_4", 0 0, L_0x5555570a0240;  1 drivers
v0x555556de8830_0 .net *"_ivl_6", 0 0, L_0x5555570a0350;  1 drivers
v0x555556e51e00_0 .net *"_ivl_8", 0 0, L_0x5555570a0410;  1 drivers
v0x555556e51f30_0 .net "c_in", 0 0, L_0x5555570a0870;  1 drivers
v0x555556a15e40_0 .net "c_out", 0 0, L_0x5555570a0590;  1 drivers
v0x555556a15f00_0 .net "s", 0 0, L_0x5555570a0180;  1 drivers
v0x555556cfc3b0_0 .net "x", 0 0, L_0x5555570a06a0;  1 drivers
v0x555556cfc470_0 .net "y", 0 0, L_0x5555570a0740;  1 drivers
S_0x555556cfb270 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556a15fc0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556c78250 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cfb270;
 .timescale -12 -12;
S_0x555556d64920 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c78250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a09a0 .functor XOR 1, L_0x5555570a0e80, L_0x5555570a1080, C4<0>, C4<0>;
L_0x5555570a0a10 .functor XOR 1, L_0x5555570a09a0, L_0x5555570a1240, C4<0>, C4<0>;
L_0x5555570a0a80 .functor AND 1, L_0x5555570a1080, L_0x5555570a1240, C4<1>, C4<1>;
L_0x5555570a0af0 .functor AND 1, L_0x5555570a0e80, L_0x5555570a1080, C4<1>, C4<1>;
L_0x5555570a0bb0 .functor OR 1, L_0x5555570a0a80, L_0x5555570a0af0, C4<0>, C4<0>;
L_0x5555570a0cc0 .functor AND 1, L_0x5555570a0e80, L_0x5555570a1240, C4<1>, C4<1>;
L_0x5555570a0d70 .functor OR 1, L_0x5555570a0bb0, L_0x5555570a0cc0, C4<0>, C4<0>;
v0x5555569d8520_0 .net *"_ivl_0", 0 0, L_0x5555570a09a0;  1 drivers
v0x5555569d8620_0 .net *"_ivl_10", 0 0, L_0x5555570a0cc0;  1 drivers
v0x555556c0a700_0 .net *"_ivl_4", 0 0, L_0x5555570a0a80;  1 drivers
v0x555556c0a7e0_0 .net *"_ivl_6", 0 0, L_0x5555570a0af0;  1 drivers
v0x555556c095c0_0 .net *"_ivl_8", 0 0, L_0x5555570a0bb0;  1 drivers
v0x555556c096f0_0 .net "c_in", 0 0, L_0x5555570a1240;  1 drivers
v0x555556c72c70_0 .net "c_out", 0 0, L_0x5555570a0d70;  1 drivers
v0x555556c72d10_0 .net "s", 0 0, L_0x5555570a0a10;  1 drivers
v0x555556b31600_0 .net "x", 0 0, L_0x5555570a0e80;  1 drivers
v0x555556b316c0_0 .net "y", 0 0, L_0x5555570a1080;  1 drivers
S_0x555556b30650 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556c72dd0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556b001d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556b30650;
 .timescale -12 -12;
S_0x555556f65c60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556b001d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a13c0 .functor XOR 1, L_0x5555570a1810, L_0x5555570a1940, C4<0>, C4<0>;
L_0x5555570a1430 .functor XOR 1, L_0x5555570a13c0, L_0x5555570a1ad0, C4<0>, C4<0>;
L_0x5555570a14a0 .functor AND 1, L_0x5555570a1940, L_0x5555570a1ad0, C4<1>, C4<1>;
L_0x5555570a1510 .functor AND 1, L_0x5555570a1810, L_0x5555570a1940, C4<1>, C4<1>;
L_0x5555570a1580 .functor OR 1, L_0x5555570a14a0, L_0x5555570a1510, C4<0>, C4<0>;
L_0x5555570a1690 .functor AND 1, L_0x5555570a1810, L_0x5555570a1ad0, C4<1>, C4<1>;
L_0x5555570a1700 .functor OR 1, L_0x5555570a1580, L_0x5555570a1690, C4<0>, C4<0>;
v0x555556eb7e20_0 .net *"_ivl_0", 0 0, L_0x5555570a13c0;  1 drivers
v0x555556eb7f20_0 .net *"_ivl_10", 0 0, L_0x5555570a1690;  1 drivers
v0x555556dca870_0 .net *"_ivl_4", 0 0, L_0x5555570a14a0;  1 drivers
v0x555556dca930_0 .net *"_ivl_6", 0 0, L_0x5555570a1510;  1 drivers
v0x555556cdd390_0 .net *"_ivl_8", 0 0, L_0x5555570a1580;  1 drivers
v0x555556cdd4c0_0 .net "c_in", 0 0, L_0x5555570a1ad0;  1 drivers
v0x555556beb6e0_0 .net "c_out", 0 0, L_0x5555570a1700;  1 drivers
v0x555556beb780_0 .net "s", 0 0, L_0x5555570a1430;  1 drivers
v0x555556de43a0_0 .net "x", 0 0, L_0x5555570a1810;  1 drivers
v0x555556de44f0_0 .net "y", 0 0, L_0x5555570a1940;  1 drivers
S_0x555556cf6ec0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556cf70c0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556c05210 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556cf6ec0;
 .timescale -12 -12;
S_0x555556c05b50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556c05210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a1c00 .functor XOR 1, L_0x5555570a2090, L_0x5555570a2230, C4<0>, C4<0>;
L_0x5555570a1c70 .functor XOR 1, L_0x5555570a1c00, L_0x5555570a2360, C4<0>, C4<0>;
L_0x5555570a1ce0 .functor AND 1, L_0x5555570a2230, L_0x5555570a2360, C4<1>, C4<1>;
L_0x5555570a1d50 .functor AND 1, L_0x5555570a2090, L_0x5555570a2230, C4<1>, C4<1>;
L_0x5555570a1dc0 .functor OR 1, L_0x5555570a1ce0, L_0x5555570a1d50, C4<0>, C4<0>;
L_0x5555570a1ed0 .functor AND 1, L_0x5555570a2090, L_0x5555570a2360, C4<1>, C4<1>;
L_0x5555570a1f80 .functor OR 1, L_0x5555570a1dc0, L_0x5555570a1ed0, C4<0>, C4<0>;
v0x555556c05d50_0 .net *"_ivl_0", 0 0, L_0x5555570a1c00;  1 drivers
v0x555556c053f0_0 .net *"_ivl_10", 0 0, L_0x5555570a1ed0;  1 drivers
v0x555556cf7800_0 .net *"_ivl_4", 0 0, L_0x5555570a1ce0;  1 drivers
v0x555556cf78a0_0 .net *"_ivl_6", 0 0, L_0x5555570a1d50;  1 drivers
v0x555556cf7980_0 .net *"_ivl_8", 0 0, L_0x5555570a1dc0;  1 drivers
v0x555556cf7ab0_0 .net "c_in", 0 0, L_0x5555570a2360;  1 drivers
v0x555556de4ce0_0 .net "c_out", 0 0, L_0x5555570a1f80;  1 drivers
v0x555556de4d80_0 .net "s", 0 0, L_0x5555570a1c70;  1 drivers
v0x555556de4e40_0 .net "x", 0 0, L_0x5555570a2090;  1 drivers
v0x555556de4f90_0 .net "y", 0 0, L_0x5555570a2230;  1 drivers
S_0x555556ed2290 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556ed2440 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556f438e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ed2290;
 .timescale -12 -12;
S_0x5555567ef450 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f438e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a21c0 .functor XOR 1, L_0x5555570a2940, L_0x5555570a2a70, C4<0>, C4<0>;
L_0x5555570a2520 .functor XOR 1, L_0x5555570a21c0, L_0x5555570a2c30, C4<0>, C4<0>;
L_0x5555570a2590 .functor AND 1, L_0x5555570a2a70, L_0x5555570a2c30, C4<1>, C4<1>;
L_0x5555570a2600 .functor AND 1, L_0x5555570a2940, L_0x5555570a2a70, C4<1>, C4<1>;
L_0x5555570a2670 .functor OR 1, L_0x5555570a2590, L_0x5555570a2600, C4<0>, C4<0>;
L_0x5555570a2780 .functor AND 1, L_0x5555570a2940, L_0x5555570a2c30, C4<1>, C4<1>;
L_0x5555570a2830 .functor OR 1, L_0x5555570a2670, L_0x5555570a2780, C4<0>, C4<0>;
v0x5555567ef650_0 .net *"_ivl_0", 0 0, L_0x5555570a21c0;  1 drivers
v0x5555567ef750_0 .net *"_ivl_10", 0 0, L_0x5555570a2780;  1 drivers
v0x5555567ef830_0 .net *"_ivl_4", 0 0, L_0x5555570a2590;  1 drivers
v0x555556ed2520_0 .net *"_ivl_6", 0 0, L_0x5555570a2600;  1 drivers
v0x555556f43ac0_0 .net *"_ivl_8", 0 0, L_0x5555570a2670;  1 drivers
v0x5555567f9940_0 .net "c_in", 0 0, L_0x5555570a2c30;  1 drivers
v0x5555567f9a00_0 .net "c_out", 0 0, L_0x5555570a2830;  1 drivers
v0x5555567f9ac0_0 .net "s", 0 0, L_0x5555570a2520;  1 drivers
v0x5555567f9b80_0 .net "x", 0 0, L_0x5555570a2940;  1 drivers
v0x5555567f9cd0_0 .net "y", 0 0, L_0x5555570a2a70;  1 drivers
S_0x5555567f54d0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556f43bf0 .param/l "i" 0 18 14, +C4<0110>;
S_0x5555567f56f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555567f54d0;
 .timescale -12 -12;
S_0x55555663ecf0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555567f56f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a2d60 .functor XOR 1, L_0x5555570a3240, L_0x5555570a3520, C4<0>, C4<0>;
L_0x5555570a2dd0 .functor XOR 1, L_0x5555570a2d60, L_0x5555570a36d0, C4<0>, C4<0>;
L_0x5555570a2e40 .functor AND 1, L_0x5555570a3520, L_0x5555570a36d0, C4<1>, C4<1>;
L_0x5555570a2eb0 .functor AND 1, L_0x5555570a3240, L_0x5555570a3520, C4<1>, C4<1>;
L_0x5555570a2f70 .functor OR 1, L_0x5555570a2e40, L_0x5555570a2eb0, C4<0>, C4<0>;
L_0x5555570a3080 .functor AND 1, L_0x5555570a3240, L_0x5555570a36d0, C4<1>, C4<1>;
L_0x5555570a3130 .functor OR 1, L_0x5555570a2f70, L_0x5555570a3080, C4<0>, C4<0>;
v0x55555663eef0_0 .net *"_ivl_0", 0 0, L_0x5555570a2d60;  1 drivers
v0x55555663eff0_0 .net *"_ivl_10", 0 0, L_0x5555570a3080;  1 drivers
v0x55555663f0d0_0 .net *"_ivl_4", 0 0, L_0x5555570a2e40;  1 drivers
v0x5555567f58d0_0 .net *"_ivl_6", 0 0, L_0x5555570a2eb0;  1 drivers
v0x5555566401e0_0 .net *"_ivl_8", 0 0, L_0x5555570a2f70;  1 drivers
v0x555556640310_0 .net "c_in", 0 0, L_0x5555570a36d0;  1 drivers
v0x5555566403d0_0 .net "c_out", 0 0, L_0x5555570a3130;  1 drivers
v0x555556640490_0 .net "s", 0 0, L_0x5555570a2dd0;  1 drivers
v0x555556640550_0 .net "x", 0 0, L_0x5555570a3240;  1 drivers
v0x555556641420_0 .net "y", 0 0, L_0x5555570a3520;  1 drivers
S_0x555556641580 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556641730 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555664ab80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556641580;
 .timescale -12 -12;
S_0x55555664ad60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555664ab80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a3820 .functor XOR 1, L_0x5555570a3480, L_0x5555570a3d00, C4<0>, C4<0>;
L_0x5555570a3890 .functor XOR 1, L_0x5555570a3820, L_0x5555570a3770, C4<0>, C4<0>;
L_0x5555570a3900 .functor AND 1, L_0x5555570a3d00, L_0x5555570a3770, C4<1>, C4<1>;
L_0x5555570a3970 .functor AND 1, L_0x5555570a3480, L_0x5555570a3d00, C4<1>, C4<1>;
L_0x5555570a3a30 .functor OR 1, L_0x5555570a3900, L_0x5555570a3970, C4<0>, C4<0>;
L_0x5555570a3b40 .functor AND 1, L_0x5555570a3480, L_0x5555570a3770, C4<1>, C4<1>;
L_0x5555570a3bf0 .functor OR 1, L_0x5555570a3a30, L_0x5555570a3b40, C4<0>, C4<0>;
v0x55555664af60_0 .net *"_ivl_0", 0 0, L_0x5555570a3820;  1 drivers
v0x555556641810_0 .net *"_ivl_10", 0 0, L_0x5555570a3b40;  1 drivers
v0x55555664e680_0 .net *"_ivl_4", 0 0, L_0x5555570a3900;  1 drivers
v0x55555664e740_0 .net *"_ivl_6", 0 0, L_0x5555570a3970;  1 drivers
v0x55555664e820_0 .net *"_ivl_8", 0 0, L_0x5555570a3a30;  1 drivers
v0x55555664e950_0 .net "c_in", 0 0, L_0x5555570a3770;  1 drivers
v0x55555664ea10_0 .net "c_out", 0 0, L_0x5555570a3bf0;  1 drivers
v0x555556648ca0_0 .net "s", 0 0, L_0x5555570a3890;  1 drivers
v0x555556648d60_0 .net "x", 0 0, L_0x5555570a3480;  1 drivers
v0x555556648eb0_0 .net "y", 0 0, L_0x5555570a3d00;  1 drivers
S_0x55555664c7f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556cf7070 .param/l "i" 0 18 14, +C4<01000>;
S_0x55555664cac0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555664c7f0;
 .timescale -12 -12;
S_0x5555566502f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555664cac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a3f80 .functor XOR 1, L_0x5555570a4460, L_0x5555570a3e30, C4<0>, C4<0>;
L_0x5555570a3ff0 .functor XOR 1, L_0x5555570a3f80, L_0x5555570a46f0, C4<0>, C4<0>;
L_0x5555570a4060 .functor AND 1, L_0x5555570a3e30, L_0x5555570a46f0, C4<1>, C4<1>;
L_0x5555570a40d0 .functor AND 1, L_0x5555570a4460, L_0x5555570a3e30, C4<1>, C4<1>;
L_0x5555570a4190 .functor OR 1, L_0x5555570a4060, L_0x5555570a40d0, C4<0>, C4<0>;
L_0x5555570a42a0 .functor AND 1, L_0x5555570a4460, L_0x5555570a46f0, C4<1>, C4<1>;
L_0x5555570a4350 .functor OR 1, L_0x5555570a4190, L_0x5555570a42a0, C4<0>, C4<0>;
v0x5555566504d0_0 .net *"_ivl_0", 0 0, L_0x5555570a3f80;  1 drivers
v0x5555566505d0_0 .net *"_ivl_10", 0 0, L_0x5555570a42a0;  1 drivers
v0x5555566506b0_0 .net *"_ivl_4", 0 0, L_0x5555570a4060;  1 drivers
v0x555556649010_0 .net *"_ivl_6", 0 0, L_0x5555570a40d0;  1 drivers
v0x5555566490d0_0 .net *"_ivl_8", 0 0, L_0x5555570a4190;  1 drivers
v0x5555566515c0_0 .net "c_in", 0 0, L_0x5555570a46f0;  1 drivers
v0x555556651660_0 .net "c_out", 0 0, L_0x5555570a4350;  1 drivers
v0x555556651720_0 .net "s", 0 0, L_0x5555570a3ff0;  1 drivers
v0x5555566517e0_0 .net "x", 0 0, L_0x5555570a4460;  1 drivers
v0x555556651930_0 .net "y", 0 0, L_0x5555570a3e30;  1 drivers
S_0x55555665acd0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x55555665ae80 .param/l "i" 0 18 14, +C4<01001>;
S_0x55555665af60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555665acd0;
 .timescale -12 -12;
S_0x55555665e7d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555665af60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a4590 .functor XOR 1, L_0x5555570a4e30, L_0x5555570a4ed0, C4<0>, C4<0>;
L_0x5555570a4a10 .functor XOR 1, L_0x5555570a4590, L_0x5555570a4930, C4<0>, C4<0>;
L_0x5555570a4a80 .functor AND 1, L_0x5555570a4ed0, L_0x5555570a4930, C4<1>, C4<1>;
L_0x5555570a4af0 .functor AND 1, L_0x5555570a4e30, L_0x5555570a4ed0, C4<1>, C4<1>;
L_0x5555570a4b60 .functor OR 1, L_0x5555570a4a80, L_0x5555570a4af0, C4<0>, C4<0>;
L_0x5555570a4c70 .functor AND 1, L_0x5555570a4e30, L_0x5555570a4930, C4<1>, C4<1>;
L_0x5555570a4d20 .functor OR 1, L_0x5555570a4b60, L_0x5555570a4c70, C4<0>, C4<0>;
v0x55555665e9d0_0 .net *"_ivl_0", 0 0, L_0x5555570a4590;  1 drivers
v0x55555665ead0_0 .net *"_ivl_10", 0 0, L_0x5555570a4c70;  1 drivers
v0x55555665ebb0_0 .net *"_ivl_4", 0 0, L_0x5555570a4a80;  1 drivers
v0x555556658e40_0 .net *"_ivl_6", 0 0, L_0x5555570a4af0;  1 drivers
v0x555556658f20_0 .net *"_ivl_8", 0 0, L_0x5555570a4b60;  1 drivers
v0x555556659050_0 .net "c_in", 0 0, L_0x5555570a4930;  1 drivers
v0x555556659110_0 .net "c_out", 0 0, L_0x5555570a4d20;  1 drivers
v0x5555566591d0_0 .net "s", 0 0, L_0x5555570a4a10;  1 drivers
v0x55555665c940_0 .net "x", 0 0, L_0x5555570a4e30;  1 drivers
v0x55555665ca90_0 .net "y", 0 0, L_0x5555570a4ed0;  1 drivers
S_0x55555665cbf0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x55555665b140 .param/l "i" 0 18 14, +C4<01010>;
S_0x555556654430 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555665cbf0;
 .timescale -12 -12;
S_0x555556654610 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556654430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a5180 .functor XOR 1, L_0x5555570a5670, L_0x5555570a58a0, C4<0>, C4<0>;
L_0x5555570a51f0 .functor XOR 1, L_0x5555570a5180, L_0x5555570a59d0, C4<0>, C4<0>;
L_0x5555570a5260 .functor AND 1, L_0x5555570a58a0, L_0x5555570a59d0, C4<1>, C4<1>;
L_0x5555570a5320 .functor AND 1, L_0x5555570a5670, L_0x5555570a58a0, C4<1>, C4<1>;
L_0x5555570a53e0 .functor OR 1, L_0x5555570a5260, L_0x5555570a5320, C4<0>, C4<0>;
L_0x5555570a54f0 .functor AND 1, L_0x5555570a5670, L_0x5555570a59d0, C4<1>, C4<1>;
L_0x5555570a5560 .functor OR 1, L_0x5555570a53e0, L_0x5555570a54f0, C4<0>, C4<0>;
v0x555556654810_0 .net *"_ivl_0", 0 0, L_0x5555570a5180;  1 drivers
v0x555556657530_0 .net *"_ivl_10", 0 0, L_0x5555570a54f0;  1 drivers
v0x555556657610_0 .net *"_ivl_4", 0 0, L_0x5555570a5260;  1 drivers
v0x555556657700_0 .net *"_ivl_6", 0 0, L_0x5555570a5320;  1 drivers
v0x5555566577e0_0 .net *"_ivl_8", 0 0, L_0x5555570a53e0;  1 drivers
v0x555556657910_0 .net "c_in", 0 0, L_0x5555570a59d0;  1 drivers
v0x555556652c20_0 .net "c_out", 0 0, L_0x5555570a5560;  1 drivers
v0x555556652ce0_0 .net "s", 0 0, L_0x5555570a51f0;  1 drivers
v0x555556652da0_0 .net "x", 0 0, L_0x5555570a5670;  1 drivers
v0x555556652ef0_0 .net "y", 0 0, L_0x5555570a58a0;  1 drivers
S_0x555556655d40 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556655ef0 .param/l "i" 0 18 14, +C4<01011>;
S_0x555556655fd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556655d40;
 .timescale -12 -12;
S_0x555556644290 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556655fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a5c10 .functor XOR 1, L_0x5555570a60f0, L_0x5555570a6220, C4<0>, C4<0>;
L_0x5555570a5c80 .functor XOR 1, L_0x5555570a5c10, L_0x5555570a6470, C4<0>, C4<0>;
L_0x5555570a5cf0 .functor AND 1, L_0x5555570a6220, L_0x5555570a6470, C4<1>, C4<1>;
L_0x5555570a5d60 .functor AND 1, L_0x5555570a60f0, L_0x5555570a6220, C4<1>, C4<1>;
L_0x5555570a5e20 .functor OR 1, L_0x5555570a5cf0, L_0x5555570a5d60, C4<0>, C4<0>;
L_0x5555570a5f30 .functor AND 1, L_0x5555570a60f0, L_0x5555570a6470, C4<1>, C4<1>;
L_0x5555570a5fe0 .functor OR 1, L_0x5555570a5e20, L_0x5555570a5f30, C4<0>, C4<0>;
v0x555556653050_0 .net *"_ivl_0", 0 0, L_0x5555570a5c10;  1 drivers
v0x5555566444f0_0 .net *"_ivl_10", 0 0, L_0x5555570a5f30;  1 drivers
v0x5555566445d0_0 .net *"_ivl_4", 0 0, L_0x5555570a5cf0;  1 drivers
v0x555556644690_0 .net *"_ivl_6", 0 0, L_0x5555570a5d60;  1 drivers
v0x555556647390_0 .net *"_ivl_8", 0 0, L_0x5555570a5e20;  1 drivers
v0x5555566474a0_0 .net "c_in", 0 0, L_0x5555570a6470;  1 drivers
v0x555556647560_0 .net "c_out", 0 0, L_0x5555570a5fe0;  1 drivers
v0x555556647620_0 .net "s", 0 0, L_0x5555570a5c80;  1 drivers
v0x5555566476e0_0 .net "x", 0 0, L_0x5555570a60f0;  1 drivers
v0x555556642a80_0 .net "y", 0 0, L_0x5555570a6220;  1 drivers
S_0x555556642be0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556642d90 .param/l "i" 0 18 14, +C4<01100>;
S_0x555556645ba0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556642be0;
 .timescale -12 -12;
S_0x555556645d80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556645ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a65a0 .functor XOR 1, L_0x5555570a6a80, L_0x5555570a6350, C4<0>, C4<0>;
L_0x5555570a6610 .functor XOR 1, L_0x5555570a65a0, L_0x5555570a6d70, C4<0>, C4<0>;
L_0x5555570a6680 .functor AND 1, L_0x5555570a6350, L_0x5555570a6d70, C4<1>, C4<1>;
L_0x5555570a66f0 .functor AND 1, L_0x5555570a6a80, L_0x5555570a6350, C4<1>, C4<1>;
L_0x5555570a67b0 .functor OR 1, L_0x5555570a6680, L_0x5555570a66f0, C4<0>, C4<0>;
L_0x5555570a68c0 .functor AND 1, L_0x5555570a6a80, L_0x5555570a6d70, C4<1>, C4<1>;
L_0x5555570a6970 .functor OR 1, L_0x5555570a67b0, L_0x5555570a68c0, C4<0>, C4<0>;
v0x555556645f80_0 .net *"_ivl_0", 0 0, L_0x5555570a65a0;  1 drivers
v0x555556642e70_0 .net *"_ivl_10", 0 0, L_0x5555570a68c0;  1 drivers
v0x5555566eafa0_0 .net *"_ivl_4", 0 0, L_0x5555570a6680;  1 drivers
v0x5555566eb090_0 .net *"_ivl_6", 0 0, L_0x5555570a66f0;  1 drivers
v0x5555566eb170_0 .net *"_ivl_8", 0 0, L_0x5555570a67b0;  1 drivers
v0x5555566eb2a0_0 .net "c_in", 0 0, L_0x5555570a6d70;  1 drivers
v0x5555566eb360_0 .net "c_out", 0 0, L_0x5555570a6970;  1 drivers
v0x55555663aaf0_0 .net "s", 0 0, L_0x5555570a6610;  1 drivers
v0x55555663abb0_0 .net "x", 0 0, L_0x5555570a6a80;  1 drivers
v0x55555663ad00_0 .net "y", 0 0, L_0x5555570a6350;  1 drivers
S_0x555556637030 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x5555566eb420 .param/l "i" 0 18 14, +C4<01101>;
S_0x555556637270 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556637030;
 .timescale -12 -12;
S_0x5555566d2900 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556637270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a63f0 .functor XOR 1, L_0x5555570a7450, L_0x5555570a7580, C4<0>, C4<0>;
L_0x5555570a6fe0 .functor XOR 1, L_0x5555570a63f0, L_0x5555570a6ea0, C4<0>, C4<0>;
L_0x5555570a7050 .functor AND 1, L_0x5555570a7580, L_0x5555570a6ea0, C4<1>, C4<1>;
L_0x5555570a70c0 .functor AND 1, L_0x5555570a7450, L_0x5555570a7580, C4<1>, C4<1>;
L_0x5555570a7180 .functor OR 1, L_0x5555570a7050, L_0x5555570a70c0, C4<0>, C4<0>;
L_0x5555570a7290 .functor AND 1, L_0x5555570a7450, L_0x5555570a6ea0, C4<1>, C4<1>;
L_0x5555570a7340 .functor OR 1, L_0x5555570a7180, L_0x5555570a7290, C4<0>, C4<0>;
v0x5555566d2b00_0 .net *"_ivl_0", 0 0, L_0x5555570a63f0;  1 drivers
v0x5555566d2c00_0 .net *"_ivl_10", 0 0, L_0x5555570a7290;  1 drivers
v0x5555566d2ce0_0 .net *"_ivl_4", 0 0, L_0x5555570a7050;  1 drivers
v0x555556637450_0 .net *"_ivl_6", 0 0, L_0x5555570a70c0;  1 drivers
v0x55555663ae60_0 .net *"_ivl_8", 0 0, L_0x5555570a7180;  1 drivers
v0x5555566da1b0_0 .net "c_in", 0 0, L_0x5555570a6ea0;  1 drivers
v0x5555566da270_0 .net "c_out", 0 0, L_0x5555570a7340;  1 drivers
v0x5555566da310_0 .net "s", 0 0, L_0x5555570a6fe0;  1 drivers
v0x5555566da3d0_0 .net "x", 0 0, L_0x5555570a7450;  1 drivers
v0x5555566da520_0 .net "y", 0 0, L_0x5555570a7580;  1 drivers
S_0x5555565f2d40 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x5555565f2ef0 .param/l "i" 0 18 14, +C4<01110>;
S_0x5555565f2fd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555565f2d40;
 .timescale -12 -12;
S_0x5555566eb9c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555565f2fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a7800 .functor XOR 1, L_0x5555570a7ce0, L_0x5555570a8180, C4<0>, C4<0>;
L_0x5555570a7870 .functor XOR 1, L_0x5555570a7800, L_0x5555570a84c0, C4<0>, C4<0>;
L_0x5555570a78e0 .functor AND 1, L_0x5555570a8180, L_0x5555570a84c0, C4<1>, C4<1>;
L_0x5555570a7950 .functor AND 1, L_0x5555570a7ce0, L_0x5555570a8180, C4<1>, C4<1>;
L_0x5555570a7a10 .functor OR 1, L_0x5555570a78e0, L_0x5555570a7950, C4<0>, C4<0>;
L_0x5555570a7b20 .functor AND 1, L_0x5555570a7ce0, L_0x5555570a84c0, C4<1>, C4<1>;
L_0x5555570a7bd0 .functor OR 1, L_0x5555570a7a10, L_0x5555570a7b20, C4<0>, C4<0>;
v0x5555566ebbc0_0 .net *"_ivl_0", 0 0, L_0x5555570a7800;  1 drivers
v0x5555566ebcc0_0 .net *"_ivl_10", 0 0, L_0x5555570a7b20;  1 drivers
v0x5555566ebda0_0 .net *"_ivl_4", 0 0, L_0x5555570a78e0;  1 drivers
v0x5555566f76c0_0 .net *"_ivl_6", 0 0, L_0x5555570a7950;  1 drivers
v0x5555566f77a0_0 .net *"_ivl_8", 0 0, L_0x5555570a7a10;  1 drivers
v0x5555566f78d0_0 .net "c_in", 0 0, L_0x5555570a84c0;  1 drivers
v0x5555566f7990_0 .net "c_out", 0 0, L_0x5555570a7bd0;  1 drivers
v0x5555566f7a50_0 .net "s", 0 0, L_0x5555570a7870;  1 drivers
v0x5555566e78b0_0 .net "x", 0 0, L_0x5555570a7ce0;  1 drivers
v0x5555566e7a00_0 .net "y", 0 0, L_0x5555570a8180;  1 drivers
S_0x5555566e7b60 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556ee72a0 .param/l "i" 0 18 14, +C4<01111>;
S_0x5555566d7a00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555566e7b60;
 .timescale -12 -12;
S_0x5555566d7be0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555566d7a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a8760 .functor XOR 1, L_0x5555570a8c40, L_0x5555570a8d70, C4<0>, C4<0>;
L_0x5555570a87d0 .functor XOR 1, L_0x5555570a8760, L_0x5555570a9020, C4<0>, C4<0>;
L_0x5555570a8840 .functor AND 1, L_0x5555570a8d70, L_0x5555570a9020, C4<1>, C4<1>;
L_0x5555570a88b0 .functor AND 1, L_0x5555570a8c40, L_0x5555570a8d70, C4<1>, C4<1>;
L_0x5555570a8970 .functor OR 1, L_0x5555570a8840, L_0x5555570a88b0, C4<0>, C4<0>;
L_0x5555570a8a80 .functor AND 1, L_0x5555570a8c40, L_0x5555570a9020, C4<1>, C4<1>;
L_0x5555570a8b30 .functor OR 1, L_0x5555570a8970, L_0x5555570a8a80, C4<0>, C4<0>;
v0x5555566d7de0_0 .net *"_ivl_0", 0 0, L_0x5555570a8760;  1 drivers
v0x5555566d5000_0 .net *"_ivl_10", 0 0, L_0x5555570a8a80;  1 drivers
v0x5555566d50e0_0 .net *"_ivl_4", 0 0, L_0x5555570a8840;  1 drivers
v0x5555566d51d0_0 .net *"_ivl_6", 0 0, L_0x5555570a88b0;  1 drivers
v0x5555566d52b0_0 .net *"_ivl_8", 0 0, L_0x5555570a8970;  1 drivers
v0x5555566d53e0_0 .net "c_in", 0 0, L_0x5555570a9020;  1 drivers
v0x55555663b700_0 .net "c_out", 0 0, L_0x5555570a8b30;  1 drivers
v0x55555663b7c0_0 .net "s", 0 0, L_0x5555570a87d0;  1 drivers
v0x55555663b880_0 .net "x", 0 0, L_0x5555570a8c40;  1 drivers
v0x55555663b9d0_0 .net "y", 0 0, L_0x5555570a8d70;  1 drivers
S_0x555556702c00 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x555556beb3b0;
 .timescale -12 -12;
P_0x555556702ec0 .param/l "i" 0 18 14, +C4<010000>;
S_0x5555566c2230 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556702c00;
 .timescale -12 -12;
S_0x5555566c2410 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555566c2230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570a9150 .functor XOR 1, L_0x5555570a9630, L_0x5555570a98f0, C4<0>, C4<0>;
L_0x5555570a91c0 .functor XOR 1, L_0x5555570a9150, L_0x5555570a9a20, C4<0>, C4<0>;
L_0x5555570a9230 .functor AND 1, L_0x5555570a98f0, L_0x5555570a9a20, C4<1>, C4<1>;
L_0x5555570a92a0 .functor AND 1, L_0x5555570a9630, L_0x5555570a98f0, C4<1>, C4<1>;
L_0x5555570a9360 .functor OR 1, L_0x5555570a9230, L_0x5555570a92a0, C4<0>, C4<0>;
L_0x5555570a9470 .functor AND 1, L_0x5555570a9630, L_0x5555570a9a20, C4<1>, C4<1>;
L_0x5555570a9520 .functor OR 1, L_0x5555570a9360, L_0x5555570a9470, C4<0>, C4<0>;
v0x55555663bb30_0 .net *"_ivl_0", 0 0, L_0x5555570a9150;  1 drivers
v0x555556702fa0_0 .net *"_ivl_10", 0 0, L_0x5555570a9470;  1 drivers
v0x5555566c6000_0 .net *"_ivl_4", 0 0, L_0x5555570a9230;  1 drivers
v0x5555566c60c0_0 .net *"_ivl_6", 0 0, L_0x5555570a92a0;  1 drivers
v0x5555566c61a0_0 .net *"_ivl_8", 0 0, L_0x5555570a9360;  1 drivers
v0x5555566c6280_0 .net "c_in", 0 0, L_0x5555570a9a20;  1 drivers
v0x5555566c6340_0 .net "c_out", 0 0, L_0x5555570a9520;  1 drivers
v0x5555566c6400_0 .net "s", 0 0, L_0x5555570a91c0;  1 drivers
v0x5555566be5a0_0 .net "x", 0 0, L_0x5555570a9630;  1 drivers
v0x5555566be660_0 .net "y", 0 0, L_0x5555570a98f0;  1 drivers
S_0x55555668ee70 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x55555668f050 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x55555668f090 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x5555566a2b50_0 .net "data_bus", 15 0, L_0x55555709fb70;  1 drivers
v0x5555566a2c50_0 .var "data_out", 7 0;
v0x5555566a2d40_0 .var/i "i", 31 0;
v0x5555566a2e10_0 .net "sel", 0 0, L_0x55555709fa60;  1 drivers
E_0x555556de3570 .event anyedge, v0x5555566a2e10_0, v0x5555566a2b50_0;
S_0x555556698d00 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x55555668f130 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x55555668f170 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x5555566990b0_0 .net "data_bus", 26 0, L_0x55555709fc60;  1 drivers
v0x5555566a2f70_0 .var "data_out", 8 0;
v0x5555566d5cc0_0 .var/i "i", 31 0;
v0x5555566d5d60_0 .net "sel", 1 0, v0x5555567571e0_0;  1 drivers
E_0x555556e05b70 .event anyedge, v0x5555566d5d60_0, v0x5555566990b0_0;
S_0x5555566d5ec0 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x5555566d60a0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x5555570aaeb0 .functor NOT 9, L_0x5555570ab1c0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x5555566d8470_0 .net *"_ivl_0", 8 0, L_0x5555570aaeb0;  1 drivers
L_0x7f28706efde0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5555566d8550_0 .net/2u *"_ivl_2", 8 0, L_0x7f28706efde0;  1 drivers
v0x5555566d8630_0 .net "neg", 8 0, L_0x5555570aaf20;  alias, 1 drivers
v0x5555566d8730_0 .net "pos", 8 0, L_0x5555570ab1c0;  1 drivers
L_0x5555570aaf20 .arith/sum 9, L_0x5555570aaeb0, L_0x7f28706efde0;
S_0x5555566e0150 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x555556d44e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x5555566e0330 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x5555570aafc0 .functor NOT 17, v0x555556745220_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x5555566e0400_0 .net *"_ivl_0", 16 0, L_0x5555570aafc0;  1 drivers
L_0x7f28706efe28 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555566e0500_0 .net/2u *"_ivl_2", 16 0, L_0x7f28706efe28;  1 drivers
v0x5555566d8850_0 .net "neg", 16 0, L_0x5555570ab370;  alias, 1 drivers
v0x5555566caad0_0 .net "pos", 16 0, v0x555556745220_0;  alias, 1 drivers
L_0x5555570ab370 .arith/sum 17, L_0x5555570aafc0, L_0x7f28706efe28;
S_0x5555567c4630 .scope generate, "bfs[2]" "bfs[2]" 16 20, 16 20 0, S_0x555556dae400;
 .timescale -12 -12;
P_0x5555567953a0 .param/l "i" 0 16 20, +C4<010>;
S_0x55555676ede0 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x5555567c4630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555556fcf710_0 .net "A_im", 7 0, L_0x5555570f2fe0;  1 drivers
v0x555556fcf810_0 .net "A_re", 7 0, L_0x5555570f2f40;  1 drivers
v0x555556fcf8f0_0 .net "B_im", 7 0, L_0x5555570f31b0;  1 drivers
v0x555556fcf9f0_0 .net "B_re", 7 0, L_0x5555570f3110;  1 drivers
v0x555556fcfac0_0 .net "C_minus_S", 8 0, L_0x5555570f3250;  1 drivers
v0x555556fcfbb0_0 .net "C_plus_S", 8 0, L_0x5555570f3390;  1 drivers
v0x555556fcfc80_0 .var "D_im", 7 0;
v0x555556fcfd40_0 .var "D_re", 7 0;
v0x555556fcfe20_0 .net "E_im", 7 0, v0x555556fce730_0;  1 drivers
v0x555556fcff10_0 .net "E_re", 7 0, v0x555556fce810_0;  1 drivers
v0x555556fcffe0_0 .net *"_ivl_13", 0 0, L_0x5555570e7960;  1 drivers
v0x555556fd00a0_0 .net *"_ivl_17", 0 0, L_0x5555570e7b90;  1 drivers
v0x555556fd0180_0 .net *"_ivl_21", 0 0, L_0x5555570ecfe0;  1 drivers
v0x555556fd0260_0 .net *"_ivl_25", 0 0, L_0x5555570ed190;  1 drivers
v0x555556fd0340_0 .net *"_ivl_29", 0 0, L_0x5555570f26b0;  1 drivers
v0x555556fd0420_0 .net *"_ivl_33", 0 0, L_0x5555570f2880;  1 drivers
v0x555556fd0500_0 .net *"_ivl_5", 0 0, L_0x5555570e2380;  1 drivers
v0x555556fd06f0_0 .net *"_ivl_9", 0 0, L_0x5555570e2560;  1 drivers
v0x555556fd07d0_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556fd0870_0 .net "data_valid", 0 0, v0x555556fce210_0;  1 drivers
v0x555556fd0940_0 .net "i_C", 7 0, L_0x5555570f32f0;  1 drivers
v0x555556fd0a10_0 .var "r_D_re", 7 0;
v0x555556fd0ad0_0 .net "start_calc", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x555556fd0b70_0 .net "w_d_im", 8 0, L_0x5555570e6e50;  1 drivers
v0x555556fd0c60_0 .net "w_d_re", 8 0, L_0x5555570e1980;  1 drivers
v0x555556fd0d30_0 .net "w_e_im", 8 0, L_0x5555570ec520;  1 drivers
v0x555556fd0e00_0 .net "w_e_re", 8 0, L_0x5555570f1bf0;  1 drivers
v0x555556fd0ed0_0 .net "w_neg_b_im", 7 0, L_0x5555570f2da0;  1 drivers
v0x555556fd0fa0_0 .net "w_neg_b_re", 7 0, L_0x5555570f2b70;  1 drivers
L_0x5555570dd1a0 .part L_0x5555570f1bf0, 1, 8;
L_0x5555570dd240 .part L_0x5555570ec520, 1, 8;
L_0x5555570e2380 .part L_0x5555570f2f40, 7, 1;
L_0x5555570e2420 .concat [ 8 1 0 0], L_0x5555570f2f40, L_0x5555570e2380;
L_0x5555570e2560 .part L_0x5555570f3110, 7, 1;
L_0x5555570e2650 .concat [ 8 1 0 0], L_0x5555570f3110, L_0x5555570e2560;
L_0x5555570e7960 .part L_0x5555570f2fe0, 7, 1;
L_0x5555570e7a00 .concat [ 8 1 0 0], L_0x5555570f2fe0, L_0x5555570e7960;
L_0x5555570e7b90 .part L_0x5555570f31b0, 7, 1;
L_0x5555570e7c80 .concat [ 8 1 0 0], L_0x5555570f31b0, L_0x5555570e7b90;
L_0x5555570ecfe0 .part L_0x5555570f2fe0, 7, 1;
L_0x5555570ed080 .concat [ 8 1 0 0], L_0x5555570f2fe0, L_0x5555570ecfe0;
L_0x5555570ed190 .part L_0x5555570f2da0, 7, 1;
L_0x5555570ed280 .concat [ 8 1 0 0], L_0x5555570f2da0, L_0x5555570ed190;
L_0x5555570f26b0 .part L_0x5555570f2f40, 7, 1;
L_0x5555570f2750 .concat [ 8 1 0 0], L_0x5555570f2f40, L_0x5555570f26b0;
L_0x5555570f2880 .part L_0x5555570f2b70, 7, 1;
L_0x5555570f2970 .concat [ 8 1 0 0], L_0x5555570f2b70, L_0x5555570f2880;
S_0x55555676efc0 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555676f1c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556f7d8d0_0 .net "answer", 8 0, L_0x5555570e6e50;  alias, 1 drivers
v0x555556f7d9d0_0 .net "carry", 8 0, L_0x5555570e7500;  1 drivers
v0x555556f7dab0_0 .net "carry_out", 0 0, L_0x5555570e71f0;  1 drivers
v0x555556f7db50_0 .net "input1", 8 0, L_0x5555570e7a00;  1 drivers
v0x555556f7dc30_0 .net "input2", 8 0, L_0x5555570e7c80;  1 drivers
L_0x5555570e28c0 .part L_0x5555570e7a00, 0, 1;
L_0x5555570e2960 .part L_0x5555570e7c80, 0, 1;
L_0x5555570e2fd0 .part L_0x5555570e7a00, 1, 1;
L_0x5555570e3070 .part L_0x5555570e7c80, 1, 1;
L_0x5555570e31a0 .part L_0x5555570e7500, 0, 1;
L_0x5555570e3850 .part L_0x5555570e7a00, 2, 1;
L_0x5555570e39c0 .part L_0x5555570e7c80, 2, 1;
L_0x5555570e3af0 .part L_0x5555570e7500, 1, 1;
L_0x5555570e4160 .part L_0x5555570e7a00, 3, 1;
L_0x5555570e4320 .part L_0x5555570e7c80, 3, 1;
L_0x5555570e4540 .part L_0x5555570e7500, 2, 1;
L_0x5555570e4a60 .part L_0x5555570e7a00, 4, 1;
L_0x5555570e4c00 .part L_0x5555570e7c80, 4, 1;
L_0x5555570e4d30 .part L_0x5555570e7500, 3, 1;
L_0x5555570e5310 .part L_0x5555570e7a00, 5, 1;
L_0x5555570e5440 .part L_0x5555570e7c80, 5, 1;
L_0x5555570e5600 .part L_0x5555570e7500, 4, 1;
L_0x5555570e5c10 .part L_0x5555570e7a00, 6, 1;
L_0x5555570e5de0 .part L_0x5555570e7c80, 6, 1;
L_0x5555570e5e80 .part L_0x5555570e7500, 5, 1;
L_0x5555570e5d40 .part L_0x5555570e7a00, 7, 1;
L_0x5555570e65d0 .part L_0x5555570e7c80, 7, 1;
L_0x5555570e5fb0 .part L_0x5555570e7500, 6, 1;
L_0x5555570e6d20 .part L_0x5555570e7a00, 8, 1;
L_0x5555570e6780 .part L_0x5555570e7c80, 8, 1;
L_0x5555570e6fb0 .part L_0x5555570e7500, 7, 1;
LS_0x5555570e6e50_0_0 .concat8 [ 1 1 1 1], L_0x5555570e2740, L_0x5555570e2a70, L_0x5555570e3340, L_0x5555570e3ce0;
LS_0x5555570e6e50_0_4 .concat8 [ 1 1 1 1], L_0x5555570e46e0, L_0x5555570e4ef0, L_0x5555570e57a0, L_0x5555570e60d0;
LS_0x5555570e6e50_0_8 .concat8 [ 1 0 0 0], L_0x5555570e68b0;
L_0x5555570e6e50 .concat8 [ 4 4 1 0], LS_0x5555570e6e50_0_0, LS_0x5555570e6e50_0_4, LS_0x5555570e6e50_0_8;
LS_0x5555570e7500_0_0 .concat8 [ 1 1 1 1], L_0x5555570e27b0, L_0x5555570e2ec0, L_0x5555570e3740, L_0x5555570e4050;
LS_0x5555570e7500_0_4 .concat8 [ 1 1 1 1], L_0x5555570e4950, L_0x5555570e5200, L_0x5555570e5b00, L_0x5555570e6430;
LS_0x5555570e7500_0_8 .concat8 [ 1 0 0 0], L_0x5555570e6c10;
L_0x5555570e7500 .concat8 [ 4 4 1 0], LS_0x5555570e7500_0_0, LS_0x5555570e7500_0_4, LS_0x5555570e7500_0_8;
L_0x5555570e71f0 .part L_0x5555570e7500, 8, 1;
S_0x55555676d8d0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x55555676daa0 .param/l "i" 0 18 14, +C4<00>;
S_0x55555676db80 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555676d8d0;
 .timescale -12 -12;
S_0x5555567ce1d0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555676db80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570e2740 .functor XOR 1, L_0x5555570e28c0, L_0x5555570e2960, C4<0>, C4<0>;
L_0x5555570e27b0 .functor AND 1, L_0x5555570e28c0, L_0x5555570e2960, C4<1>, C4<1>;
v0x5555567ce470_0 .net "c", 0 0, L_0x5555570e27b0;  1 drivers
v0x5555567ce550_0 .net "s", 0 0, L_0x5555570e2740;  1 drivers
v0x5555567d49c0_0 .net "x", 0 0, L_0x5555570e28c0;  1 drivers
v0x5555567d4a90_0 .net "y", 0 0, L_0x5555570e2960;  1 drivers
S_0x5555567d4c00 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x5555567d4e20 .param/l "i" 0 18 14, +C4<01>;
S_0x5555567e00e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555567d4c00;
 .timescale -12 -12;
S_0x5555567e02c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555567e00e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e2a00 .functor XOR 1, L_0x5555570e2fd0, L_0x5555570e3070, C4<0>, C4<0>;
L_0x5555570e2a70 .functor XOR 1, L_0x5555570e2a00, L_0x5555570e31a0, C4<0>, C4<0>;
L_0x5555570e2b30 .functor AND 1, L_0x5555570e3070, L_0x5555570e31a0, C4<1>, C4<1>;
L_0x5555570e2c40 .functor AND 1, L_0x5555570e2fd0, L_0x5555570e3070, C4<1>, C4<1>;
L_0x5555570e2d00 .functor OR 1, L_0x5555570e2b30, L_0x5555570e2c40, C4<0>, C4<0>;
L_0x5555570e2e10 .functor AND 1, L_0x5555570e2fd0, L_0x5555570e31a0, C4<1>, C4<1>;
L_0x5555570e2ec0 .functor OR 1, L_0x5555570e2d00, L_0x5555570e2e10, C4<0>, C4<0>;
v0x5555567e04c0_0 .net *"_ivl_0", 0 0, L_0x5555570e2a00;  1 drivers
v0x5555567611f0_0 .net *"_ivl_10", 0 0, L_0x5555570e2e10;  1 drivers
v0x5555567612d0_0 .net *"_ivl_4", 0 0, L_0x5555570e2b30;  1 drivers
v0x5555567613c0_0 .net *"_ivl_6", 0 0, L_0x5555570e2c40;  1 drivers
v0x5555567614a0_0 .net *"_ivl_8", 0 0, L_0x5555570e2d00;  1 drivers
v0x5555567615d0_0 .net "c_in", 0 0, L_0x5555570e31a0;  1 drivers
v0x555556f780c0_0 .net "c_out", 0 0, L_0x5555570e2ec0;  1 drivers
v0x555556f78160_0 .net "s", 0 0, L_0x5555570e2a70;  1 drivers
v0x555556f78200_0 .net "x", 0 0, L_0x5555570e2fd0;  1 drivers
v0x555556f782a0_0 .net "y", 0 0, L_0x5555570e3070;  1 drivers
S_0x555556f78340 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556db9160 .param/l "i" 0 18 14, +C4<010>;
S_0x555556f784d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f78340;
 .timescale -12 -12;
S_0x555556f78660 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f784d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e32d0 .functor XOR 1, L_0x5555570e3850, L_0x5555570e39c0, C4<0>, C4<0>;
L_0x5555570e3340 .functor XOR 1, L_0x5555570e32d0, L_0x5555570e3af0, C4<0>, C4<0>;
L_0x5555570e33b0 .functor AND 1, L_0x5555570e39c0, L_0x5555570e3af0, C4<1>, C4<1>;
L_0x5555570e34c0 .functor AND 1, L_0x5555570e3850, L_0x5555570e39c0, C4<1>, C4<1>;
L_0x5555570e3580 .functor OR 1, L_0x5555570e33b0, L_0x5555570e34c0, C4<0>, C4<0>;
L_0x5555570e3690 .functor AND 1, L_0x5555570e3850, L_0x5555570e3af0, C4<1>, C4<1>;
L_0x5555570e3740 .functor OR 1, L_0x5555570e3580, L_0x5555570e3690, C4<0>, C4<0>;
v0x555556f787f0_0 .net *"_ivl_0", 0 0, L_0x5555570e32d0;  1 drivers
v0x555556f78890_0 .net *"_ivl_10", 0 0, L_0x5555570e3690;  1 drivers
v0x555556f78930_0 .net *"_ivl_4", 0 0, L_0x5555570e33b0;  1 drivers
v0x555556f789d0_0 .net *"_ivl_6", 0 0, L_0x5555570e34c0;  1 drivers
v0x555556f78a70_0 .net *"_ivl_8", 0 0, L_0x5555570e3580;  1 drivers
v0x555556f78b10_0 .net "c_in", 0 0, L_0x5555570e3af0;  1 drivers
v0x555556f78bb0_0 .net "c_out", 0 0, L_0x5555570e3740;  1 drivers
v0x555556f78c50_0 .net "s", 0 0, L_0x5555570e3340;  1 drivers
v0x555556f78cf0_0 .net "x", 0 0, L_0x5555570e3850;  1 drivers
v0x555556f78d90_0 .net "y", 0 0, L_0x5555570e39c0;  1 drivers
S_0x555556f78e30 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556dff910 .param/l "i" 0 18 14, +C4<011>;
S_0x555556f78fc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f78e30;
 .timescale -12 -12;
S_0x555556f79150 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f78fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e3c70 .functor XOR 1, L_0x5555570e4160, L_0x5555570e4320, C4<0>, C4<0>;
L_0x5555570e3ce0 .functor XOR 1, L_0x5555570e3c70, L_0x5555570e4540, C4<0>, C4<0>;
L_0x5555570e3d50 .functor AND 1, L_0x5555570e4320, L_0x5555570e4540, C4<1>, C4<1>;
L_0x5555570e3e10 .functor AND 1, L_0x5555570e4160, L_0x5555570e4320, C4<1>, C4<1>;
L_0x5555570e3ed0 .functor OR 1, L_0x5555570e3d50, L_0x5555570e3e10, C4<0>, C4<0>;
L_0x5555570e3fe0 .functor AND 1, L_0x5555570e4160, L_0x5555570e4540, C4<1>, C4<1>;
L_0x5555570e4050 .functor OR 1, L_0x5555570e3ed0, L_0x5555570e3fe0, C4<0>, C4<0>;
v0x555556f792e0_0 .net *"_ivl_0", 0 0, L_0x5555570e3c70;  1 drivers
v0x555556f79380_0 .net *"_ivl_10", 0 0, L_0x5555570e3fe0;  1 drivers
v0x555556f79420_0 .net *"_ivl_4", 0 0, L_0x5555570e3d50;  1 drivers
v0x555556f794c0_0 .net *"_ivl_6", 0 0, L_0x5555570e3e10;  1 drivers
v0x555556f79560_0 .net *"_ivl_8", 0 0, L_0x5555570e3ed0;  1 drivers
v0x555556f79600_0 .net "c_in", 0 0, L_0x5555570e4540;  1 drivers
v0x555556f796a0_0 .net "c_out", 0 0, L_0x5555570e4050;  1 drivers
v0x555556f79740_0 .net "s", 0 0, L_0x5555570e3ce0;  1 drivers
v0x555556f797e0_0 .net "x", 0 0, L_0x5555570e4160;  1 drivers
v0x555556f79880_0 .net "y", 0 0, L_0x5555570e4320;  1 drivers
S_0x555556f79920 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556cb8e50 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556f79ab0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f79920;
 .timescale -12 -12;
S_0x555556f79c40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f79ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e4670 .functor XOR 1, L_0x5555570e4a60, L_0x5555570e4c00, C4<0>, C4<0>;
L_0x5555570e46e0 .functor XOR 1, L_0x5555570e4670, L_0x5555570e4d30, C4<0>, C4<0>;
L_0x5555570e4750 .functor AND 1, L_0x5555570e4c00, L_0x5555570e4d30, C4<1>, C4<1>;
L_0x5555570e47c0 .functor AND 1, L_0x5555570e4a60, L_0x5555570e4c00, C4<1>, C4<1>;
L_0x5555570e4830 .functor OR 1, L_0x5555570e4750, L_0x5555570e47c0, C4<0>, C4<0>;
L_0x5555570e48a0 .functor AND 1, L_0x5555570e4a60, L_0x5555570e4d30, C4<1>, C4<1>;
L_0x5555570e4950 .functor OR 1, L_0x5555570e4830, L_0x5555570e48a0, C4<0>, C4<0>;
v0x555556f79dd0_0 .net *"_ivl_0", 0 0, L_0x5555570e4670;  1 drivers
v0x555556f79e70_0 .net *"_ivl_10", 0 0, L_0x5555570e48a0;  1 drivers
v0x555556f79f10_0 .net *"_ivl_4", 0 0, L_0x5555570e4750;  1 drivers
v0x555556f79fb0_0 .net *"_ivl_6", 0 0, L_0x5555570e47c0;  1 drivers
v0x555556f7a050_0 .net *"_ivl_8", 0 0, L_0x5555570e4830;  1 drivers
v0x555556f7a0f0_0 .net "c_in", 0 0, L_0x5555570e4d30;  1 drivers
v0x555556f7a190_0 .net "c_out", 0 0, L_0x5555570e4950;  1 drivers
v0x555556f7a230_0 .net "s", 0 0, L_0x5555570e46e0;  1 drivers
v0x555556f7a2d0_0 .net "x", 0 0, L_0x5555570e4a60;  1 drivers
v0x555556f7a400_0 .net "y", 0 0, L_0x5555570e4c00;  1 drivers
S_0x555556f7a4a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556b9ec10 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556f7a630 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7a4a0;
 .timescale -12 -12;
S_0x555556f7a7c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f7a630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e4b90 .functor XOR 1, L_0x5555570e5310, L_0x5555570e5440, C4<0>, C4<0>;
L_0x5555570e4ef0 .functor XOR 1, L_0x5555570e4b90, L_0x5555570e5600, C4<0>, C4<0>;
L_0x5555570e4f60 .functor AND 1, L_0x5555570e5440, L_0x5555570e5600, C4<1>, C4<1>;
L_0x5555570e4fd0 .functor AND 1, L_0x5555570e5310, L_0x5555570e5440, C4<1>, C4<1>;
L_0x5555570e5040 .functor OR 1, L_0x5555570e4f60, L_0x5555570e4fd0, C4<0>, C4<0>;
L_0x5555570e5150 .functor AND 1, L_0x5555570e5310, L_0x5555570e5600, C4<1>, C4<1>;
L_0x5555570e5200 .functor OR 1, L_0x5555570e5040, L_0x5555570e5150, C4<0>, C4<0>;
v0x555556f7a950_0 .net *"_ivl_0", 0 0, L_0x5555570e4b90;  1 drivers
v0x555556f7a9f0_0 .net *"_ivl_10", 0 0, L_0x5555570e5150;  1 drivers
v0x555556f7aa90_0 .net *"_ivl_4", 0 0, L_0x5555570e4f60;  1 drivers
v0x555556f7ab30_0 .net *"_ivl_6", 0 0, L_0x5555570e4fd0;  1 drivers
v0x555556f7abd0_0 .net *"_ivl_8", 0 0, L_0x5555570e5040;  1 drivers
v0x555556f7ac70_0 .net "c_in", 0 0, L_0x5555570e5600;  1 drivers
v0x555556f7ad10_0 .net "c_out", 0 0, L_0x5555570e5200;  1 drivers
v0x555556f7adb0_0 .net "s", 0 0, L_0x5555570e4ef0;  1 drivers
v0x555556f7ae50_0 .net "x", 0 0, L_0x5555570e5310;  1 drivers
v0x555556f7af80_0 .net "y", 0 0, L_0x5555570e5440;  1 drivers
S_0x555556f7b020 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556cfca60 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556f7b1b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7b020;
 .timescale -12 -12;
S_0x555556f7b340 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f7b1b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e5730 .functor XOR 1, L_0x5555570e5c10, L_0x5555570e5de0, C4<0>, C4<0>;
L_0x5555570e57a0 .functor XOR 1, L_0x5555570e5730, L_0x5555570e5e80, C4<0>, C4<0>;
L_0x5555570e5810 .functor AND 1, L_0x5555570e5de0, L_0x5555570e5e80, C4<1>, C4<1>;
L_0x5555570e5880 .functor AND 1, L_0x5555570e5c10, L_0x5555570e5de0, C4<1>, C4<1>;
L_0x5555570e5940 .functor OR 1, L_0x5555570e5810, L_0x5555570e5880, C4<0>, C4<0>;
L_0x5555570e5a50 .functor AND 1, L_0x5555570e5c10, L_0x5555570e5e80, C4<1>, C4<1>;
L_0x5555570e5b00 .functor OR 1, L_0x5555570e5940, L_0x5555570e5a50, C4<0>, C4<0>;
v0x555556f7b4d0_0 .net *"_ivl_0", 0 0, L_0x5555570e5730;  1 drivers
v0x555556f7b570_0 .net *"_ivl_10", 0 0, L_0x5555570e5a50;  1 drivers
v0x555556f7b610_0 .net *"_ivl_4", 0 0, L_0x5555570e5810;  1 drivers
v0x555556f7b6b0_0 .net *"_ivl_6", 0 0, L_0x5555570e5880;  1 drivers
v0x555556f7b750_0 .net *"_ivl_8", 0 0, L_0x5555570e5940;  1 drivers
v0x555556f7b7f0_0 .net "c_in", 0 0, L_0x5555570e5e80;  1 drivers
v0x555556f7b890_0 .net "c_out", 0 0, L_0x5555570e5b00;  1 drivers
v0x555556f7b930_0 .net "s", 0 0, L_0x5555570e57a0;  1 drivers
v0x555556f7b9d0_0 .net "x", 0 0, L_0x5555570e5c10;  1 drivers
v0x555556f7bb00_0 .net "y", 0 0, L_0x5555570e5de0;  1 drivers
S_0x555556f7bba0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556c50480 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556f7bd30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7bba0;
 .timescale -12 -12;
S_0x555556f7bec0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f7bd30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e6060 .functor XOR 1, L_0x5555570e5d40, L_0x5555570e65d0, C4<0>, C4<0>;
L_0x5555570e60d0 .functor XOR 1, L_0x5555570e6060, L_0x5555570e5fb0, C4<0>, C4<0>;
L_0x5555570e6140 .functor AND 1, L_0x5555570e65d0, L_0x5555570e5fb0, C4<1>, C4<1>;
L_0x5555570e61b0 .functor AND 1, L_0x5555570e5d40, L_0x5555570e65d0, C4<1>, C4<1>;
L_0x5555570e6270 .functor OR 1, L_0x5555570e6140, L_0x5555570e61b0, C4<0>, C4<0>;
L_0x5555570e6380 .functor AND 1, L_0x5555570e5d40, L_0x5555570e5fb0, C4<1>, C4<1>;
L_0x5555570e6430 .functor OR 1, L_0x5555570e6270, L_0x5555570e6380, C4<0>, C4<0>;
v0x555556f7c050_0 .net *"_ivl_0", 0 0, L_0x5555570e6060;  1 drivers
v0x555556f7c0f0_0 .net *"_ivl_10", 0 0, L_0x5555570e6380;  1 drivers
v0x555556f7c190_0 .net *"_ivl_4", 0 0, L_0x5555570e6140;  1 drivers
v0x555556f7c230_0 .net *"_ivl_6", 0 0, L_0x5555570e61b0;  1 drivers
v0x555556f7c2d0_0 .net *"_ivl_8", 0 0, L_0x5555570e6270;  1 drivers
v0x555556f7c390_0 .net "c_in", 0 0, L_0x5555570e5fb0;  1 drivers
v0x555556f7c450_0 .net "c_out", 0 0, L_0x5555570e6430;  1 drivers
v0x555556f7c510_0 .net "s", 0 0, L_0x5555570e60d0;  1 drivers
v0x555556f7c5d0_0 .net "x", 0 0, L_0x5555570e5d40;  1 drivers
v0x555556f7c720_0 .net "y", 0 0, L_0x5555570e65d0;  1 drivers
S_0x555556f7c880 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555676efc0;
 .timescale -12 -12;
P_0x555556cbbc70 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556f7cb50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7c880;
 .timescale -12 -12;
S_0x555556f7cd30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f7cb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e6840 .functor XOR 1, L_0x5555570e6d20, L_0x5555570e6780, C4<0>, C4<0>;
L_0x5555570e68b0 .functor XOR 1, L_0x5555570e6840, L_0x5555570e6fb0, C4<0>, C4<0>;
L_0x5555570e6920 .functor AND 1, L_0x5555570e6780, L_0x5555570e6fb0, C4<1>, C4<1>;
L_0x5555570e6990 .functor AND 1, L_0x5555570e6d20, L_0x5555570e6780, C4<1>, C4<1>;
L_0x5555570e6a50 .functor OR 1, L_0x5555570e6920, L_0x5555570e6990, C4<0>, C4<0>;
L_0x5555570e6b60 .functor AND 1, L_0x5555570e6d20, L_0x5555570e6fb0, C4<1>, C4<1>;
L_0x5555570e6c10 .functor OR 1, L_0x5555570e6a50, L_0x5555570e6b60, C4<0>, C4<0>;
v0x555556f7cf30_0 .net *"_ivl_0", 0 0, L_0x5555570e6840;  1 drivers
v0x555556f7d030_0 .net *"_ivl_10", 0 0, L_0x5555570e6b60;  1 drivers
v0x555556f7d110_0 .net *"_ivl_4", 0 0, L_0x5555570e6920;  1 drivers
v0x555556f7d1d0_0 .net *"_ivl_6", 0 0, L_0x5555570e6990;  1 drivers
v0x555556f7d2b0_0 .net *"_ivl_8", 0 0, L_0x5555570e6a50;  1 drivers
v0x555556f7d3e0_0 .net "c_in", 0 0, L_0x5555570e6fb0;  1 drivers
v0x555556f7d4a0_0 .net "c_out", 0 0, L_0x5555570e6c10;  1 drivers
v0x555556f7d560_0 .net "s", 0 0, L_0x5555570e68b0;  1 drivers
v0x555556f7d620_0 .net "x", 0 0, L_0x5555570e6d20;  1 drivers
v0x555556f7d770_0 .net "y", 0 0, L_0x5555570e6780;  1 drivers
S_0x555556f7dd90 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556f7df90 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556f87120_0 .net "answer", 8 0, L_0x5555570e1980;  alias, 1 drivers
v0x555556f87220_0 .net "carry", 8 0, L_0x5555570e1f20;  1 drivers
v0x555556f87300_0 .net "carry_out", 0 0, L_0x5555570e1c10;  1 drivers
v0x555556f873a0_0 .net "input1", 8 0, L_0x5555570e2420;  1 drivers
v0x555556f87480_0 .net "input2", 8 0, L_0x5555570e2650;  1 drivers
L_0x5555570dd4f0 .part L_0x5555570e2420, 0, 1;
L_0x5555570dd590 .part L_0x5555570e2650, 0, 1;
L_0x5555570ddbc0 .part L_0x5555570e2420, 1, 1;
L_0x5555570ddcf0 .part L_0x5555570e2650, 1, 1;
L_0x5555570dde20 .part L_0x5555570e1f20, 0, 1;
L_0x5555570de490 .part L_0x5555570e2420, 2, 1;
L_0x5555570de5c0 .part L_0x5555570e2650, 2, 1;
L_0x5555570de6f0 .part L_0x5555570e1f20, 1, 1;
L_0x5555570ded60 .part L_0x5555570e2420, 3, 1;
L_0x5555570def20 .part L_0x5555570e2650, 3, 1;
L_0x5555570df140 .part L_0x5555570e1f20, 2, 1;
L_0x5555570df620 .part L_0x5555570e2420, 4, 1;
L_0x5555570df7c0 .part L_0x5555570e2650, 4, 1;
L_0x5555570df8f0 .part L_0x5555570e1f20, 3, 1;
L_0x5555570dff50 .part L_0x5555570e2420, 5, 1;
L_0x5555570e0080 .part L_0x5555570e2650, 5, 1;
L_0x5555570e0240 .part L_0x5555570e1f20, 4, 1;
L_0x5555570e0850 .part L_0x5555570e2420, 6, 1;
L_0x5555570e0a20 .part L_0x5555570e2650, 6, 1;
L_0x5555570e0ac0 .part L_0x5555570e1f20, 5, 1;
L_0x5555570e0980 .part L_0x5555570e2420, 7, 1;
L_0x5555570e1210 .part L_0x5555570e2650, 7, 1;
L_0x5555570e0bf0 .part L_0x5555570e1f20, 6, 1;
L_0x5555570e1850 .part L_0x5555570e2420, 8, 1;
L_0x5555570e12b0 .part L_0x5555570e2650, 8, 1;
L_0x5555570e1ae0 .part L_0x5555570e1f20, 7, 1;
LS_0x5555570e1980_0_0 .concat8 [ 1 1 1 1], L_0x5555570dd370, L_0x5555570dd6a0, L_0x5555570ddfc0, L_0x5555570de8e0;
LS_0x5555570e1980_0_4 .concat8 [ 1 1 1 1], L_0x5555570df2e0, L_0x5555570dfb30, L_0x5555570e03e0, L_0x5555570e0d10;
LS_0x5555570e1980_0_8 .concat8 [ 1 0 0 0], L_0x5555570e13e0;
L_0x5555570e1980 .concat8 [ 4 4 1 0], LS_0x5555570e1980_0_0, LS_0x5555570e1980_0_4, LS_0x5555570e1980_0_8;
LS_0x5555570e1f20_0_0 .concat8 [ 1 1 1 1], L_0x5555570dd3e0, L_0x5555570ddab0, L_0x5555570de380, L_0x5555570dec50;
LS_0x5555570e1f20_0_4 .concat8 [ 1 1 1 1], L_0x5555570df510, L_0x5555570dfe40, L_0x5555570e0740, L_0x5555570e1070;
LS_0x5555570e1f20_0_8 .concat8 [ 1 0 0 0], L_0x5555570e1740;
L_0x5555570e1f20 .concat8 [ 4 4 1 0], LS_0x5555570e1f20_0_0, LS_0x5555570e1f20_0_4, LS_0x5555570e1f20_0_8;
L_0x5555570e1c10 .part L_0x5555570e1f20, 8, 1;
S_0x555556f7e130 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f7e330 .param/l "i" 0 18 14, +C4<00>;
S_0x555556f7e410 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556f7e130;
 .timescale -12 -12;
S_0x555556f7e5f0 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556f7e410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570dd370 .functor XOR 1, L_0x5555570dd4f0, L_0x5555570dd590, C4<0>, C4<0>;
L_0x5555570dd3e0 .functor AND 1, L_0x5555570dd4f0, L_0x5555570dd590, C4<1>, C4<1>;
v0x555556f7e890_0 .net "c", 0 0, L_0x5555570dd3e0;  1 drivers
v0x555556f7e970_0 .net "s", 0 0, L_0x5555570dd370;  1 drivers
v0x555556f7ea30_0 .net "x", 0 0, L_0x5555570dd4f0;  1 drivers
v0x555556f7eb00_0 .net "y", 0 0, L_0x5555570dd590;  1 drivers
S_0x555556f7ec70 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f7ee90 .param/l "i" 0 18 14, +C4<01>;
S_0x555556f7ef50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7ec70;
 .timescale -12 -12;
S_0x555556f7f130 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f7ef50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570dd630 .functor XOR 1, L_0x5555570ddbc0, L_0x5555570ddcf0, C4<0>, C4<0>;
L_0x5555570dd6a0 .functor XOR 1, L_0x5555570dd630, L_0x5555570dde20, C4<0>, C4<0>;
L_0x5555570dd760 .functor AND 1, L_0x5555570ddcf0, L_0x5555570dde20, C4<1>, C4<1>;
L_0x5555570dd870 .functor AND 1, L_0x5555570ddbc0, L_0x5555570ddcf0, C4<1>, C4<1>;
L_0x5555570dd930 .functor OR 1, L_0x5555570dd760, L_0x5555570dd870, C4<0>, C4<0>;
L_0x5555570dda40 .functor AND 1, L_0x5555570ddbc0, L_0x5555570dde20, C4<1>, C4<1>;
L_0x5555570ddab0 .functor OR 1, L_0x5555570dd930, L_0x5555570dda40, C4<0>, C4<0>;
v0x555556f7f330_0 .net *"_ivl_0", 0 0, L_0x5555570dd630;  1 drivers
v0x555556f7f430_0 .net *"_ivl_10", 0 0, L_0x5555570dda40;  1 drivers
v0x555556f7f510_0 .net *"_ivl_4", 0 0, L_0x5555570dd760;  1 drivers
v0x555556f7f600_0 .net *"_ivl_6", 0 0, L_0x5555570dd870;  1 drivers
v0x555556f7f6e0_0 .net *"_ivl_8", 0 0, L_0x5555570dd930;  1 drivers
v0x555556f7f810_0 .net "c_in", 0 0, L_0x5555570dde20;  1 drivers
v0x555556f7f8d0_0 .net "c_out", 0 0, L_0x5555570ddab0;  1 drivers
v0x555556f7f990_0 .net "s", 0 0, L_0x5555570dd6a0;  1 drivers
v0x555556f7fa50_0 .net "x", 0 0, L_0x5555570ddbc0;  1 drivers
v0x555556f7fb10_0 .net "y", 0 0, L_0x5555570ddcf0;  1 drivers
S_0x555556f7fc70 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f7fe20 .param/l "i" 0 18 14, +C4<010>;
S_0x555556f7fee0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f7fc70;
 .timescale -12 -12;
S_0x555556f800c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f7fee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ddf50 .functor XOR 1, L_0x5555570de490, L_0x5555570de5c0, C4<0>, C4<0>;
L_0x5555570ddfc0 .functor XOR 1, L_0x5555570ddf50, L_0x5555570de6f0, C4<0>, C4<0>;
L_0x5555570de030 .functor AND 1, L_0x5555570de5c0, L_0x5555570de6f0, C4<1>, C4<1>;
L_0x5555570de140 .functor AND 1, L_0x5555570de490, L_0x5555570de5c0, C4<1>, C4<1>;
L_0x5555570de200 .functor OR 1, L_0x5555570de030, L_0x5555570de140, C4<0>, C4<0>;
L_0x5555570de310 .functor AND 1, L_0x5555570de490, L_0x5555570de6f0, C4<1>, C4<1>;
L_0x5555570de380 .functor OR 1, L_0x5555570de200, L_0x5555570de310, C4<0>, C4<0>;
v0x555556f802f0_0 .net *"_ivl_0", 0 0, L_0x5555570ddf50;  1 drivers
v0x555556f803f0_0 .net *"_ivl_10", 0 0, L_0x5555570de310;  1 drivers
v0x555556f804d0_0 .net *"_ivl_4", 0 0, L_0x5555570de030;  1 drivers
v0x555556f805c0_0 .net *"_ivl_6", 0 0, L_0x5555570de140;  1 drivers
v0x555556f806a0_0 .net *"_ivl_8", 0 0, L_0x5555570de200;  1 drivers
v0x555556f807d0_0 .net "c_in", 0 0, L_0x5555570de6f0;  1 drivers
v0x555556f80890_0 .net "c_out", 0 0, L_0x5555570de380;  1 drivers
v0x555556f80950_0 .net "s", 0 0, L_0x5555570ddfc0;  1 drivers
v0x555556f80a10_0 .net "x", 0 0, L_0x5555570de490;  1 drivers
v0x555556f80b60_0 .net "y", 0 0, L_0x5555570de5c0;  1 drivers
S_0x555556f80cc0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f80e70 .param/l "i" 0 18 14, +C4<011>;
S_0x555556f80f50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f80cc0;
 .timescale -12 -12;
S_0x555556f81130 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f80f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570de870 .functor XOR 1, L_0x5555570ded60, L_0x5555570def20, C4<0>, C4<0>;
L_0x5555570de8e0 .functor XOR 1, L_0x5555570de870, L_0x5555570df140, C4<0>, C4<0>;
L_0x5555570de950 .functor AND 1, L_0x5555570def20, L_0x5555570df140, C4<1>, C4<1>;
L_0x5555570dea10 .functor AND 1, L_0x5555570ded60, L_0x5555570def20, C4<1>, C4<1>;
L_0x5555570dead0 .functor OR 1, L_0x5555570de950, L_0x5555570dea10, C4<0>, C4<0>;
L_0x5555570debe0 .functor AND 1, L_0x5555570ded60, L_0x5555570df140, C4<1>, C4<1>;
L_0x5555570dec50 .functor OR 1, L_0x5555570dead0, L_0x5555570debe0, C4<0>, C4<0>;
v0x555556f81330_0 .net *"_ivl_0", 0 0, L_0x5555570de870;  1 drivers
v0x555556f81430_0 .net *"_ivl_10", 0 0, L_0x5555570debe0;  1 drivers
v0x555556f81510_0 .net *"_ivl_4", 0 0, L_0x5555570de950;  1 drivers
v0x555556f81600_0 .net *"_ivl_6", 0 0, L_0x5555570dea10;  1 drivers
v0x555556f816e0_0 .net *"_ivl_8", 0 0, L_0x5555570dead0;  1 drivers
v0x555556f81810_0 .net "c_in", 0 0, L_0x5555570df140;  1 drivers
v0x555556f818d0_0 .net "c_out", 0 0, L_0x5555570dec50;  1 drivers
v0x555556f81990_0 .net "s", 0 0, L_0x5555570de8e0;  1 drivers
v0x555556f81a50_0 .net "x", 0 0, L_0x5555570ded60;  1 drivers
v0x555556f81ba0_0 .net "y", 0 0, L_0x5555570def20;  1 drivers
S_0x555556f81d00 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f81f00 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556f81fe0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f81d00;
 .timescale -12 -12;
S_0x555556f821c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f81fe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570df270 .functor XOR 1, L_0x5555570df620, L_0x5555570df7c0, C4<0>, C4<0>;
L_0x5555570df2e0 .functor XOR 1, L_0x5555570df270, L_0x5555570df8f0, C4<0>, C4<0>;
L_0x5555570df350 .functor AND 1, L_0x5555570df7c0, L_0x5555570df8f0, C4<1>, C4<1>;
L_0x5555570df3c0 .functor AND 1, L_0x5555570df620, L_0x5555570df7c0, C4<1>, C4<1>;
L_0x5555570df430 .functor OR 1, L_0x5555570df350, L_0x5555570df3c0, C4<0>, C4<0>;
L_0x5555570df4a0 .functor AND 1, L_0x5555570df620, L_0x5555570df8f0, C4<1>, C4<1>;
L_0x5555570df510 .functor OR 1, L_0x5555570df430, L_0x5555570df4a0, C4<0>, C4<0>;
v0x555556f82440_0 .net *"_ivl_0", 0 0, L_0x5555570df270;  1 drivers
v0x555556f82540_0 .net *"_ivl_10", 0 0, L_0x5555570df4a0;  1 drivers
v0x555556f82620_0 .net *"_ivl_4", 0 0, L_0x5555570df350;  1 drivers
v0x555556f826e0_0 .net *"_ivl_6", 0 0, L_0x5555570df3c0;  1 drivers
v0x555556f827c0_0 .net *"_ivl_8", 0 0, L_0x5555570df430;  1 drivers
v0x555556f828f0_0 .net "c_in", 0 0, L_0x5555570df8f0;  1 drivers
v0x555556f829b0_0 .net "c_out", 0 0, L_0x5555570df510;  1 drivers
v0x555556f82a70_0 .net "s", 0 0, L_0x5555570df2e0;  1 drivers
v0x555556f82b30_0 .net "x", 0 0, L_0x5555570df620;  1 drivers
v0x555556f82c80_0 .net "y", 0 0, L_0x5555570df7c0;  1 drivers
S_0x555556f82de0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f82f90 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556f83070 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f82de0;
 .timescale -12 -12;
S_0x555556f83250 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f83070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570df750 .functor XOR 1, L_0x5555570dff50, L_0x5555570e0080, C4<0>, C4<0>;
L_0x5555570dfb30 .functor XOR 1, L_0x5555570df750, L_0x5555570e0240, C4<0>, C4<0>;
L_0x5555570dfba0 .functor AND 1, L_0x5555570e0080, L_0x5555570e0240, C4<1>, C4<1>;
L_0x5555570dfc10 .functor AND 1, L_0x5555570dff50, L_0x5555570e0080, C4<1>, C4<1>;
L_0x5555570dfc80 .functor OR 1, L_0x5555570dfba0, L_0x5555570dfc10, C4<0>, C4<0>;
L_0x5555570dfd90 .functor AND 1, L_0x5555570dff50, L_0x5555570e0240, C4<1>, C4<1>;
L_0x5555570dfe40 .functor OR 1, L_0x5555570dfc80, L_0x5555570dfd90, C4<0>, C4<0>;
v0x555556f834d0_0 .net *"_ivl_0", 0 0, L_0x5555570df750;  1 drivers
v0x555556f835d0_0 .net *"_ivl_10", 0 0, L_0x5555570dfd90;  1 drivers
v0x555556f836b0_0 .net *"_ivl_4", 0 0, L_0x5555570dfba0;  1 drivers
v0x555556f837a0_0 .net *"_ivl_6", 0 0, L_0x5555570dfc10;  1 drivers
v0x555556f83880_0 .net *"_ivl_8", 0 0, L_0x5555570dfc80;  1 drivers
v0x555556f839b0_0 .net "c_in", 0 0, L_0x5555570e0240;  1 drivers
v0x555556f83a70_0 .net "c_out", 0 0, L_0x5555570dfe40;  1 drivers
v0x555556f83b30_0 .net "s", 0 0, L_0x5555570dfb30;  1 drivers
v0x555556f83bf0_0 .net "x", 0 0, L_0x5555570dff50;  1 drivers
v0x555556f83d40_0 .net "y", 0 0, L_0x5555570e0080;  1 drivers
S_0x555556f83ea0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f84050 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556f84130 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f83ea0;
 .timescale -12 -12;
S_0x555556f84310 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f84130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e0370 .functor XOR 1, L_0x5555570e0850, L_0x5555570e0a20, C4<0>, C4<0>;
L_0x5555570e03e0 .functor XOR 1, L_0x5555570e0370, L_0x5555570e0ac0, C4<0>, C4<0>;
L_0x5555570e0450 .functor AND 1, L_0x5555570e0a20, L_0x5555570e0ac0, C4<1>, C4<1>;
L_0x5555570e04c0 .functor AND 1, L_0x5555570e0850, L_0x5555570e0a20, C4<1>, C4<1>;
L_0x5555570e0580 .functor OR 1, L_0x5555570e0450, L_0x5555570e04c0, C4<0>, C4<0>;
L_0x5555570e0690 .functor AND 1, L_0x5555570e0850, L_0x5555570e0ac0, C4<1>, C4<1>;
L_0x5555570e0740 .functor OR 1, L_0x5555570e0580, L_0x5555570e0690, C4<0>, C4<0>;
v0x555556f84590_0 .net *"_ivl_0", 0 0, L_0x5555570e0370;  1 drivers
v0x555556f84690_0 .net *"_ivl_10", 0 0, L_0x5555570e0690;  1 drivers
v0x555556f84770_0 .net *"_ivl_4", 0 0, L_0x5555570e0450;  1 drivers
v0x555556f84860_0 .net *"_ivl_6", 0 0, L_0x5555570e04c0;  1 drivers
v0x555556f84940_0 .net *"_ivl_8", 0 0, L_0x5555570e0580;  1 drivers
v0x555556f84a70_0 .net "c_in", 0 0, L_0x5555570e0ac0;  1 drivers
v0x555556f84b30_0 .net "c_out", 0 0, L_0x5555570e0740;  1 drivers
v0x555556f84bf0_0 .net "s", 0 0, L_0x5555570e03e0;  1 drivers
v0x555556f84cb0_0 .net "x", 0 0, L_0x5555570e0850;  1 drivers
v0x555556f84e00_0 .net "y", 0 0, L_0x5555570e0a20;  1 drivers
S_0x555556f84f60 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f85110 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556f851f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f84f60;
 .timescale -12 -12;
S_0x555556f853d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f851f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e0ca0 .functor XOR 1, L_0x5555570e0980, L_0x5555570e1210, C4<0>, C4<0>;
L_0x5555570e0d10 .functor XOR 1, L_0x5555570e0ca0, L_0x5555570e0bf0, C4<0>, C4<0>;
L_0x5555570e0d80 .functor AND 1, L_0x5555570e1210, L_0x5555570e0bf0, C4<1>, C4<1>;
L_0x5555570e0df0 .functor AND 1, L_0x5555570e0980, L_0x5555570e1210, C4<1>, C4<1>;
L_0x5555570e0eb0 .functor OR 1, L_0x5555570e0d80, L_0x5555570e0df0, C4<0>, C4<0>;
L_0x5555570e0fc0 .functor AND 1, L_0x5555570e0980, L_0x5555570e0bf0, C4<1>, C4<1>;
L_0x5555570e1070 .functor OR 1, L_0x5555570e0eb0, L_0x5555570e0fc0, C4<0>, C4<0>;
v0x555556f85650_0 .net *"_ivl_0", 0 0, L_0x5555570e0ca0;  1 drivers
v0x555556f85750_0 .net *"_ivl_10", 0 0, L_0x5555570e0fc0;  1 drivers
v0x555556f85830_0 .net *"_ivl_4", 0 0, L_0x5555570e0d80;  1 drivers
v0x555556f85920_0 .net *"_ivl_6", 0 0, L_0x5555570e0df0;  1 drivers
v0x555556f85a00_0 .net *"_ivl_8", 0 0, L_0x5555570e0eb0;  1 drivers
v0x555556f85b30_0 .net "c_in", 0 0, L_0x5555570e0bf0;  1 drivers
v0x555556f85bf0_0 .net "c_out", 0 0, L_0x5555570e1070;  1 drivers
v0x555556f85cb0_0 .net "s", 0 0, L_0x5555570e0d10;  1 drivers
v0x555556f85d70_0 .net "x", 0 0, L_0x5555570e0980;  1 drivers
v0x555556f85ec0_0 .net "y", 0 0, L_0x5555570e1210;  1 drivers
S_0x555556f86020 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556f7dd90;
 .timescale -12 -12;
P_0x555556f81eb0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556f862f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f86020;
 .timescale -12 -12;
S_0x555556f864d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f862f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e1370 .functor XOR 1, L_0x5555570e1850, L_0x5555570e12b0, C4<0>, C4<0>;
L_0x5555570e13e0 .functor XOR 1, L_0x5555570e1370, L_0x5555570e1ae0, C4<0>, C4<0>;
L_0x5555570e1450 .functor AND 1, L_0x5555570e12b0, L_0x5555570e1ae0, C4<1>, C4<1>;
L_0x5555570e14c0 .functor AND 1, L_0x5555570e1850, L_0x5555570e12b0, C4<1>, C4<1>;
L_0x5555570e1580 .functor OR 1, L_0x5555570e1450, L_0x5555570e14c0, C4<0>, C4<0>;
L_0x5555570e1690 .functor AND 1, L_0x5555570e1850, L_0x5555570e1ae0, C4<1>, C4<1>;
L_0x5555570e1740 .functor OR 1, L_0x5555570e1580, L_0x5555570e1690, C4<0>, C4<0>;
v0x555556f86750_0 .net *"_ivl_0", 0 0, L_0x5555570e1370;  1 drivers
v0x555556f86850_0 .net *"_ivl_10", 0 0, L_0x5555570e1690;  1 drivers
v0x555556f86930_0 .net *"_ivl_4", 0 0, L_0x5555570e1450;  1 drivers
v0x555556f86a20_0 .net *"_ivl_6", 0 0, L_0x5555570e14c0;  1 drivers
v0x555556f86b00_0 .net *"_ivl_8", 0 0, L_0x5555570e1580;  1 drivers
v0x555556f86c30_0 .net "c_in", 0 0, L_0x5555570e1ae0;  1 drivers
v0x555556f86cf0_0 .net "c_out", 0 0, L_0x5555570e1740;  1 drivers
v0x555556f86db0_0 .net "s", 0 0, L_0x5555570e13e0;  1 drivers
v0x555556f86e70_0 .net "x", 0 0, L_0x5555570e1850;  1 drivers
v0x555556f86fc0_0 .net "y", 0 0, L_0x5555570e12b0;  1 drivers
S_0x555556f875e0 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556f877c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556f90b30_0 .net "answer", 8 0, L_0x5555570ec520;  alias, 1 drivers
v0x555556f90c30_0 .net "carry", 8 0, L_0x5555570ecb80;  1 drivers
v0x555556f90d10_0 .net "carry_out", 0 0, L_0x5555570ec8c0;  1 drivers
v0x555556f90db0_0 .net "input1", 8 0, L_0x5555570ed080;  1 drivers
v0x555556f90e90_0 .net "input2", 8 0, L_0x5555570ed280;  1 drivers
L_0x5555570e7f00 .part L_0x5555570ed080, 0, 1;
L_0x5555570e7fa0 .part L_0x5555570ed280, 0, 1;
L_0x5555570e85d0 .part L_0x5555570ed080, 1, 1;
L_0x5555570e8670 .part L_0x5555570ed280, 1, 1;
L_0x5555570e87a0 .part L_0x5555570ecb80, 0, 1;
L_0x5555570e8e10 .part L_0x5555570ed080, 2, 1;
L_0x5555570e8f80 .part L_0x5555570ed280, 2, 1;
L_0x5555570e90b0 .part L_0x5555570ecb80, 1, 1;
L_0x5555570e9720 .part L_0x5555570ed080, 3, 1;
L_0x5555570e98e0 .part L_0x5555570ed280, 3, 1;
L_0x5555570e9b00 .part L_0x5555570ecb80, 2, 1;
L_0x5555570ea020 .part L_0x5555570ed080, 4, 1;
L_0x5555570ea1c0 .part L_0x5555570ed280, 4, 1;
L_0x5555570ea2f0 .part L_0x5555570ecb80, 3, 1;
L_0x5555570ea8d0 .part L_0x5555570ed080, 5, 1;
L_0x5555570eaa00 .part L_0x5555570ed280, 5, 1;
L_0x5555570eabc0 .part L_0x5555570ecb80, 4, 1;
L_0x5555570eb1d0 .part L_0x5555570ed080, 6, 1;
L_0x5555570eb3a0 .part L_0x5555570ed280, 6, 1;
L_0x5555570eb440 .part L_0x5555570ecb80, 5, 1;
L_0x5555570eb300 .part L_0x5555570ed080, 7, 1;
L_0x5555570ebca0 .part L_0x5555570ed280, 7, 1;
L_0x5555570eb570 .part L_0x5555570ecb80, 6, 1;
L_0x5555570ec3f0 .part L_0x5555570ed080, 8, 1;
L_0x5555570ebe50 .part L_0x5555570ed280, 8, 1;
L_0x5555570ec680 .part L_0x5555570ecb80, 7, 1;
LS_0x5555570ec520_0_0 .concat8 [ 1 1 1 1], L_0x5555570e7dd0, L_0x5555570e80b0, L_0x5555570e8940, L_0x5555570e92a0;
LS_0x5555570ec520_0_4 .concat8 [ 1 1 1 1], L_0x5555570e9ca0, L_0x5555570ea4b0, L_0x5555570ead60, L_0x5555570eb690;
LS_0x5555570ec520_0_8 .concat8 [ 1 0 0 0], L_0x5555570ebf80;
L_0x5555570ec520 .concat8 [ 4 4 1 0], LS_0x5555570ec520_0_0, LS_0x5555570ec520_0_4, LS_0x5555570ec520_0_8;
LS_0x5555570ecb80_0_0 .concat8 [ 1 1 1 1], L_0x5555570e7e40, L_0x5555570e84c0, L_0x5555570e8d00, L_0x5555570e9610;
LS_0x5555570ecb80_0_4 .concat8 [ 1 1 1 1], L_0x5555570e9f10, L_0x5555570ea7c0, L_0x5555570eb0c0, L_0x5555570eb9f0;
LS_0x5555570ecb80_0_8 .concat8 [ 1 0 0 0], L_0x5555570ec2e0;
L_0x5555570ecb80 .concat8 [ 4 4 1 0], LS_0x5555570ecb80_0_0, LS_0x5555570ecb80_0_4, LS_0x5555570ecb80_0_8;
L_0x5555570ec8c0 .part L_0x5555570ecb80, 8, 1;
S_0x555556f879c0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f87bc0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556f87ca0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556f879c0;
 .timescale -12 -12;
S_0x555556f87e80 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556f87ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570e7dd0 .functor XOR 1, L_0x5555570e7f00, L_0x5555570e7fa0, C4<0>, C4<0>;
L_0x5555570e7e40 .functor AND 1, L_0x5555570e7f00, L_0x5555570e7fa0, C4<1>, C4<1>;
v0x555556f88120_0 .net "c", 0 0, L_0x5555570e7e40;  1 drivers
v0x555556f88200_0 .net "s", 0 0, L_0x5555570e7dd0;  1 drivers
v0x555556f882c0_0 .net "x", 0 0, L_0x5555570e7f00;  1 drivers
v0x555556f88390_0 .net "y", 0 0, L_0x5555570e7fa0;  1 drivers
S_0x555556f88500 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f88720 .param/l "i" 0 18 14, +C4<01>;
S_0x555556f887e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f88500;
 .timescale -12 -12;
S_0x555556f889c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f887e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e8040 .functor XOR 1, L_0x5555570e85d0, L_0x5555570e8670, C4<0>, C4<0>;
L_0x5555570e80b0 .functor XOR 1, L_0x5555570e8040, L_0x5555570e87a0, C4<0>, C4<0>;
L_0x5555570e8170 .functor AND 1, L_0x5555570e8670, L_0x5555570e87a0, C4<1>, C4<1>;
L_0x5555570e8280 .functor AND 1, L_0x5555570e85d0, L_0x5555570e8670, C4<1>, C4<1>;
L_0x5555570e8340 .functor OR 1, L_0x5555570e8170, L_0x5555570e8280, C4<0>, C4<0>;
L_0x5555570e8450 .functor AND 1, L_0x5555570e85d0, L_0x5555570e87a0, C4<1>, C4<1>;
L_0x5555570e84c0 .functor OR 1, L_0x5555570e8340, L_0x5555570e8450, C4<0>, C4<0>;
v0x555556f88c40_0 .net *"_ivl_0", 0 0, L_0x5555570e8040;  1 drivers
v0x555556f88d40_0 .net *"_ivl_10", 0 0, L_0x5555570e8450;  1 drivers
v0x555556f88e20_0 .net *"_ivl_4", 0 0, L_0x5555570e8170;  1 drivers
v0x555556f88f10_0 .net *"_ivl_6", 0 0, L_0x5555570e8280;  1 drivers
v0x555556f88ff0_0 .net *"_ivl_8", 0 0, L_0x5555570e8340;  1 drivers
v0x555556f89120_0 .net "c_in", 0 0, L_0x5555570e87a0;  1 drivers
v0x555556f891e0_0 .net "c_out", 0 0, L_0x5555570e84c0;  1 drivers
v0x555556f892a0_0 .net "s", 0 0, L_0x5555570e80b0;  1 drivers
v0x555556f89360_0 .net "x", 0 0, L_0x5555570e85d0;  1 drivers
v0x555556f89420_0 .net "y", 0 0, L_0x5555570e8670;  1 drivers
S_0x555556f89580 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f89730 .param/l "i" 0 18 14, +C4<010>;
S_0x555556f897f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f89580;
 .timescale -12 -12;
S_0x555556f899d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f897f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e88d0 .functor XOR 1, L_0x5555570e8e10, L_0x5555570e8f80, C4<0>, C4<0>;
L_0x5555570e8940 .functor XOR 1, L_0x5555570e88d0, L_0x5555570e90b0, C4<0>, C4<0>;
L_0x5555570e89b0 .functor AND 1, L_0x5555570e8f80, L_0x5555570e90b0, C4<1>, C4<1>;
L_0x5555570e8ac0 .functor AND 1, L_0x5555570e8e10, L_0x5555570e8f80, C4<1>, C4<1>;
L_0x5555570e8b80 .functor OR 1, L_0x5555570e89b0, L_0x5555570e8ac0, C4<0>, C4<0>;
L_0x5555570e8c90 .functor AND 1, L_0x5555570e8e10, L_0x5555570e90b0, C4<1>, C4<1>;
L_0x5555570e8d00 .functor OR 1, L_0x5555570e8b80, L_0x5555570e8c90, C4<0>, C4<0>;
v0x555556f89c80_0 .net *"_ivl_0", 0 0, L_0x5555570e88d0;  1 drivers
v0x555556f89d80_0 .net *"_ivl_10", 0 0, L_0x5555570e8c90;  1 drivers
v0x555556f89e60_0 .net *"_ivl_4", 0 0, L_0x5555570e89b0;  1 drivers
v0x555556f89f50_0 .net *"_ivl_6", 0 0, L_0x5555570e8ac0;  1 drivers
v0x555556f8a030_0 .net *"_ivl_8", 0 0, L_0x5555570e8b80;  1 drivers
v0x555556f8a160_0 .net "c_in", 0 0, L_0x5555570e90b0;  1 drivers
v0x555556f8a220_0 .net "c_out", 0 0, L_0x5555570e8d00;  1 drivers
v0x555556f8a2e0_0 .net "s", 0 0, L_0x5555570e8940;  1 drivers
v0x555556f8a3a0_0 .net "x", 0 0, L_0x5555570e8e10;  1 drivers
v0x555556f8a4f0_0 .net "y", 0 0, L_0x5555570e8f80;  1 drivers
S_0x555556f8a650 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f8a800 .param/l "i" 0 18 14, +C4<011>;
S_0x555556f8a8e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f8a650;
 .timescale -12 -12;
S_0x555556f8aac0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f8a8e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e9230 .functor XOR 1, L_0x5555570e9720, L_0x5555570e98e0, C4<0>, C4<0>;
L_0x5555570e92a0 .functor XOR 1, L_0x5555570e9230, L_0x5555570e9b00, C4<0>, C4<0>;
L_0x5555570e9310 .functor AND 1, L_0x5555570e98e0, L_0x5555570e9b00, C4<1>, C4<1>;
L_0x5555570e93d0 .functor AND 1, L_0x5555570e9720, L_0x5555570e98e0, C4<1>, C4<1>;
L_0x5555570e9490 .functor OR 1, L_0x5555570e9310, L_0x5555570e93d0, C4<0>, C4<0>;
L_0x5555570e95a0 .functor AND 1, L_0x5555570e9720, L_0x5555570e9b00, C4<1>, C4<1>;
L_0x5555570e9610 .functor OR 1, L_0x5555570e9490, L_0x5555570e95a0, C4<0>, C4<0>;
v0x555556f8ad40_0 .net *"_ivl_0", 0 0, L_0x5555570e9230;  1 drivers
v0x555556f8ae40_0 .net *"_ivl_10", 0 0, L_0x5555570e95a0;  1 drivers
v0x555556f8af20_0 .net *"_ivl_4", 0 0, L_0x5555570e9310;  1 drivers
v0x555556f8b010_0 .net *"_ivl_6", 0 0, L_0x5555570e93d0;  1 drivers
v0x555556f8b0f0_0 .net *"_ivl_8", 0 0, L_0x5555570e9490;  1 drivers
v0x555556f8b220_0 .net "c_in", 0 0, L_0x5555570e9b00;  1 drivers
v0x555556f8b2e0_0 .net "c_out", 0 0, L_0x5555570e9610;  1 drivers
v0x555556f8b3a0_0 .net "s", 0 0, L_0x5555570e92a0;  1 drivers
v0x555556f8b460_0 .net "x", 0 0, L_0x5555570e9720;  1 drivers
v0x555556f8b5b0_0 .net "y", 0 0, L_0x5555570e98e0;  1 drivers
S_0x555556f8b710 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f8b910 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556f8b9f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f8b710;
 .timescale -12 -12;
S_0x555556f8bbd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f8b9f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570e9c30 .functor XOR 1, L_0x5555570ea020, L_0x5555570ea1c0, C4<0>, C4<0>;
L_0x5555570e9ca0 .functor XOR 1, L_0x5555570e9c30, L_0x5555570ea2f0, C4<0>, C4<0>;
L_0x5555570e9d10 .functor AND 1, L_0x5555570ea1c0, L_0x5555570ea2f0, C4<1>, C4<1>;
L_0x5555570e9d80 .functor AND 1, L_0x5555570ea020, L_0x5555570ea1c0, C4<1>, C4<1>;
L_0x5555570e9df0 .functor OR 1, L_0x5555570e9d10, L_0x5555570e9d80, C4<0>, C4<0>;
L_0x5555570e9e60 .functor AND 1, L_0x5555570ea020, L_0x5555570ea2f0, C4<1>, C4<1>;
L_0x5555570e9f10 .functor OR 1, L_0x5555570e9df0, L_0x5555570e9e60, C4<0>, C4<0>;
v0x555556f8be50_0 .net *"_ivl_0", 0 0, L_0x5555570e9c30;  1 drivers
v0x555556f8bf50_0 .net *"_ivl_10", 0 0, L_0x5555570e9e60;  1 drivers
v0x555556f8c030_0 .net *"_ivl_4", 0 0, L_0x5555570e9d10;  1 drivers
v0x555556f8c0f0_0 .net *"_ivl_6", 0 0, L_0x5555570e9d80;  1 drivers
v0x555556f8c1d0_0 .net *"_ivl_8", 0 0, L_0x5555570e9df0;  1 drivers
v0x555556f8c300_0 .net "c_in", 0 0, L_0x5555570ea2f0;  1 drivers
v0x555556f8c3c0_0 .net "c_out", 0 0, L_0x5555570e9f10;  1 drivers
v0x555556f8c480_0 .net "s", 0 0, L_0x5555570e9ca0;  1 drivers
v0x555556f8c540_0 .net "x", 0 0, L_0x5555570ea020;  1 drivers
v0x555556f8c690_0 .net "y", 0 0, L_0x5555570ea1c0;  1 drivers
S_0x555556f8c7f0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f8c9a0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556f8ca80 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f8c7f0;
 .timescale -12 -12;
S_0x555556f8cc60 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f8ca80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ea150 .functor XOR 1, L_0x5555570ea8d0, L_0x5555570eaa00, C4<0>, C4<0>;
L_0x5555570ea4b0 .functor XOR 1, L_0x5555570ea150, L_0x5555570eabc0, C4<0>, C4<0>;
L_0x5555570ea520 .functor AND 1, L_0x5555570eaa00, L_0x5555570eabc0, C4<1>, C4<1>;
L_0x5555570ea590 .functor AND 1, L_0x5555570ea8d0, L_0x5555570eaa00, C4<1>, C4<1>;
L_0x5555570ea600 .functor OR 1, L_0x5555570ea520, L_0x5555570ea590, C4<0>, C4<0>;
L_0x5555570ea710 .functor AND 1, L_0x5555570ea8d0, L_0x5555570eabc0, C4<1>, C4<1>;
L_0x5555570ea7c0 .functor OR 1, L_0x5555570ea600, L_0x5555570ea710, C4<0>, C4<0>;
v0x555556f8cee0_0 .net *"_ivl_0", 0 0, L_0x5555570ea150;  1 drivers
v0x555556f8cfe0_0 .net *"_ivl_10", 0 0, L_0x5555570ea710;  1 drivers
v0x555556f8d0c0_0 .net *"_ivl_4", 0 0, L_0x5555570ea520;  1 drivers
v0x555556f8d1b0_0 .net *"_ivl_6", 0 0, L_0x5555570ea590;  1 drivers
v0x555556f8d290_0 .net *"_ivl_8", 0 0, L_0x5555570ea600;  1 drivers
v0x555556f8d3c0_0 .net "c_in", 0 0, L_0x5555570eabc0;  1 drivers
v0x555556f8d480_0 .net "c_out", 0 0, L_0x5555570ea7c0;  1 drivers
v0x555556f8d540_0 .net "s", 0 0, L_0x5555570ea4b0;  1 drivers
v0x555556f8d600_0 .net "x", 0 0, L_0x5555570ea8d0;  1 drivers
v0x555556f8d750_0 .net "y", 0 0, L_0x5555570eaa00;  1 drivers
S_0x555556f8d8b0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f8da60 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556f8db40 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f8d8b0;
 .timescale -12 -12;
S_0x555556f8dd20 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f8db40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570eacf0 .functor XOR 1, L_0x5555570eb1d0, L_0x5555570eb3a0, C4<0>, C4<0>;
L_0x5555570ead60 .functor XOR 1, L_0x5555570eacf0, L_0x5555570eb440, C4<0>, C4<0>;
L_0x5555570eadd0 .functor AND 1, L_0x5555570eb3a0, L_0x5555570eb440, C4<1>, C4<1>;
L_0x5555570eae40 .functor AND 1, L_0x5555570eb1d0, L_0x5555570eb3a0, C4<1>, C4<1>;
L_0x5555570eaf00 .functor OR 1, L_0x5555570eadd0, L_0x5555570eae40, C4<0>, C4<0>;
L_0x5555570eb010 .functor AND 1, L_0x5555570eb1d0, L_0x5555570eb440, C4<1>, C4<1>;
L_0x5555570eb0c0 .functor OR 1, L_0x5555570eaf00, L_0x5555570eb010, C4<0>, C4<0>;
v0x555556f8dfa0_0 .net *"_ivl_0", 0 0, L_0x5555570eacf0;  1 drivers
v0x555556f8e0a0_0 .net *"_ivl_10", 0 0, L_0x5555570eb010;  1 drivers
v0x555556f8e180_0 .net *"_ivl_4", 0 0, L_0x5555570eadd0;  1 drivers
v0x555556f8e270_0 .net *"_ivl_6", 0 0, L_0x5555570eae40;  1 drivers
v0x555556f8e350_0 .net *"_ivl_8", 0 0, L_0x5555570eaf00;  1 drivers
v0x555556f8e480_0 .net "c_in", 0 0, L_0x5555570eb440;  1 drivers
v0x555556f8e540_0 .net "c_out", 0 0, L_0x5555570eb0c0;  1 drivers
v0x555556f8e600_0 .net "s", 0 0, L_0x5555570ead60;  1 drivers
v0x555556f8e6c0_0 .net "x", 0 0, L_0x5555570eb1d0;  1 drivers
v0x555556f8e810_0 .net "y", 0 0, L_0x5555570eb3a0;  1 drivers
S_0x555556f8e970 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f8eb20 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556f8ec00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f8e970;
 .timescale -12 -12;
S_0x555556f8ede0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f8ec00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570eb620 .functor XOR 1, L_0x5555570eb300, L_0x5555570ebca0, C4<0>, C4<0>;
L_0x5555570eb690 .functor XOR 1, L_0x5555570eb620, L_0x5555570eb570, C4<0>, C4<0>;
L_0x5555570eb700 .functor AND 1, L_0x5555570ebca0, L_0x5555570eb570, C4<1>, C4<1>;
L_0x5555570eb770 .functor AND 1, L_0x5555570eb300, L_0x5555570ebca0, C4<1>, C4<1>;
L_0x5555570eb830 .functor OR 1, L_0x5555570eb700, L_0x5555570eb770, C4<0>, C4<0>;
L_0x5555570eb940 .functor AND 1, L_0x5555570eb300, L_0x5555570eb570, C4<1>, C4<1>;
L_0x5555570eb9f0 .functor OR 1, L_0x5555570eb830, L_0x5555570eb940, C4<0>, C4<0>;
v0x555556f8f060_0 .net *"_ivl_0", 0 0, L_0x5555570eb620;  1 drivers
v0x555556f8f160_0 .net *"_ivl_10", 0 0, L_0x5555570eb940;  1 drivers
v0x555556f8f240_0 .net *"_ivl_4", 0 0, L_0x5555570eb700;  1 drivers
v0x555556f8f330_0 .net *"_ivl_6", 0 0, L_0x5555570eb770;  1 drivers
v0x555556f8f410_0 .net *"_ivl_8", 0 0, L_0x5555570eb830;  1 drivers
v0x555556f8f540_0 .net "c_in", 0 0, L_0x5555570eb570;  1 drivers
v0x555556f8f600_0 .net "c_out", 0 0, L_0x5555570eb9f0;  1 drivers
v0x555556f8f6c0_0 .net "s", 0 0, L_0x5555570eb690;  1 drivers
v0x555556f8f780_0 .net "x", 0 0, L_0x5555570eb300;  1 drivers
v0x555556f8f8d0_0 .net "y", 0 0, L_0x5555570ebca0;  1 drivers
S_0x555556f8fa30 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556f875e0;
 .timescale -12 -12;
P_0x555556f8b8c0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556f8fd00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f8fa30;
 .timescale -12 -12;
S_0x555556f8fee0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f8fd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ebf10 .functor XOR 1, L_0x5555570ec3f0, L_0x5555570ebe50, C4<0>, C4<0>;
L_0x5555570ebf80 .functor XOR 1, L_0x5555570ebf10, L_0x5555570ec680, C4<0>, C4<0>;
L_0x5555570ebff0 .functor AND 1, L_0x5555570ebe50, L_0x5555570ec680, C4<1>, C4<1>;
L_0x5555570ec060 .functor AND 1, L_0x5555570ec3f0, L_0x5555570ebe50, C4<1>, C4<1>;
L_0x5555570ec120 .functor OR 1, L_0x5555570ebff0, L_0x5555570ec060, C4<0>, C4<0>;
L_0x5555570ec230 .functor AND 1, L_0x5555570ec3f0, L_0x5555570ec680, C4<1>, C4<1>;
L_0x5555570ec2e0 .functor OR 1, L_0x5555570ec120, L_0x5555570ec230, C4<0>, C4<0>;
v0x555556f90160_0 .net *"_ivl_0", 0 0, L_0x5555570ebf10;  1 drivers
v0x555556f90260_0 .net *"_ivl_10", 0 0, L_0x5555570ec230;  1 drivers
v0x555556f90340_0 .net *"_ivl_4", 0 0, L_0x5555570ebff0;  1 drivers
v0x555556f90430_0 .net *"_ivl_6", 0 0, L_0x5555570ec060;  1 drivers
v0x555556f90510_0 .net *"_ivl_8", 0 0, L_0x5555570ec120;  1 drivers
v0x555556f90640_0 .net "c_in", 0 0, L_0x5555570ec680;  1 drivers
v0x555556f90700_0 .net "c_out", 0 0, L_0x5555570ec2e0;  1 drivers
v0x555556f907c0_0 .net "s", 0 0, L_0x5555570ebf80;  1 drivers
v0x555556f90880_0 .net "x", 0 0, L_0x5555570ec3f0;  1 drivers
v0x555556f909d0_0 .net "y", 0 0, L_0x5555570ebe50;  1 drivers
S_0x555556f90ff0 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556f911d0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556f9a530_0 .net "answer", 8 0, L_0x5555570f1bf0;  alias, 1 drivers
v0x555556f9a630_0 .net "carry", 8 0, L_0x5555570f2250;  1 drivers
v0x555556f9a710_0 .net "carry_out", 0 0, L_0x5555570f1f90;  1 drivers
v0x555556f9a7b0_0 .net "input1", 8 0, L_0x5555570f2750;  1 drivers
v0x555556f9a890_0 .net "input2", 8 0, L_0x5555570f2970;  1 drivers
L_0x5555570ed480 .part L_0x5555570f2750, 0, 1;
L_0x5555570ed520 .part L_0x5555570f2970, 0, 1;
L_0x5555570edb50 .part L_0x5555570f2750, 1, 1;
L_0x5555570edc80 .part L_0x5555570f2970, 1, 1;
L_0x5555570eddb0 .part L_0x5555570f2250, 0, 1;
L_0x5555570ee460 .part L_0x5555570f2750, 2, 1;
L_0x5555570ee5d0 .part L_0x5555570f2970, 2, 1;
L_0x5555570ee700 .part L_0x5555570f2250, 1, 1;
L_0x5555570eed70 .part L_0x5555570f2750, 3, 1;
L_0x5555570eef30 .part L_0x5555570f2970, 3, 1;
L_0x5555570ef150 .part L_0x5555570f2250, 2, 1;
L_0x5555570ef670 .part L_0x5555570f2750, 4, 1;
L_0x5555570ef810 .part L_0x5555570f2970, 4, 1;
L_0x5555570ef940 .part L_0x5555570f2250, 3, 1;
L_0x5555570effa0 .part L_0x5555570f2750, 5, 1;
L_0x5555570f00d0 .part L_0x5555570f2970, 5, 1;
L_0x5555570f0290 .part L_0x5555570f2250, 4, 1;
L_0x5555570f08a0 .part L_0x5555570f2750, 6, 1;
L_0x5555570f0a70 .part L_0x5555570f2970, 6, 1;
L_0x5555570f0b10 .part L_0x5555570f2250, 5, 1;
L_0x5555570f09d0 .part L_0x5555570f2750, 7, 1;
L_0x5555570f1370 .part L_0x5555570f2970, 7, 1;
L_0x5555570f0c40 .part L_0x5555570f2250, 6, 1;
L_0x5555570f1ac0 .part L_0x5555570f2750, 8, 1;
L_0x5555570f1520 .part L_0x5555570f2970, 8, 1;
L_0x5555570f1d50 .part L_0x5555570f2250, 7, 1;
LS_0x5555570f1bf0_0_0 .concat8 [ 1 1 1 1], L_0x5555570ed120, L_0x5555570ed630, L_0x5555570edf50, L_0x5555570ee8f0;
LS_0x5555570f1bf0_0_4 .concat8 [ 1 1 1 1], L_0x5555570ef2f0, L_0x5555570efb80, L_0x5555570f0430, L_0x5555570f0d60;
LS_0x5555570f1bf0_0_8 .concat8 [ 1 0 0 0], L_0x5555570f1650;
L_0x5555570f1bf0 .concat8 [ 4 4 1 0], LS_0x5555570f1bf0_0_0, LS_0x5555570f1bf0_0_4, LS_0x5555570f1bf0_0_8;
LS_0x5555570f2250_0_0 .concat8 [ 1 1 1 1], L_0x5555570ed370, L_0x5555570eda40, L_0x5555570ee350, L_0x5555570eec60;
LS_0x5555570f2250_0_4 .concat8 [ 1 1 1 1], L_0x5555570ef560, L_0x5555570efe90, L_0x5555570f0790, L_0x5555570f10c0;
LS_0x5555570f2250_0_8 .concat8 [ 1 0 0 0], L_0x5555570f19b0;
L_0x5555570f2250 .concat8 [ 4 4 1 0], LS_0x5555570f2250_0_0, LS_0x5555570f2250_0_4, LS_0x5555570f2250_0_8;
L_0x5555570f1f90 .part L_0x5555570f2250, 8, 1;
S_0x555556f913a0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f915c0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556f916a0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556f913a0;
 .timescale -12 -12;
S_0x555556f91880 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556f916a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570ed120 .functor XOR 1, L_0x5555570ed480, L_0x5555570ed520, C4<0>, C4<0>;
L_0x5555570ed370 .functor AND 1, L_0x5555570ed480, L_0x5555570ed520, C4<1>, C4<1>;
v0x555556f91b20_0 .net "c", 0 0, L_0x5555570ed370;  1 drivers
v0x555556f91c00_0 .net "s", 0 0, L_0x5555570ed120;  1 drivers
v0x555556f91cc0_0 .net "x", 0 0, L_0x5555570ed480;  1 drivers
v0x555556f91d90_0 .net "y", 0 0, L_0x5555570ed520;  1 drivers
S_0x555556f91f00 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f92120 .param/l "i" 0 18 14, +C4<01>;
S_0x555556f921e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f91f00;
 .timescale -12 -12;
S_0x555556f923c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f921e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ed5c0 .functor XOR 1, L_0x5555570edb50, L_0x5555570edc80, C4<0>, C4<0>;
L_0x5555570ed630 .functor XOR 1, L_0x5555570ed5c0, L_0x5555570eddb0, C4<0>, C4<0>;
L_0x5555570ed6f0 .functor AND 1, L_0x5555570edc80, L_0x5555570eddb0, C4<1>, C4<1>;
L_0x5555570ed800 .functor AND 1, L_0x5555570edb50, L_0x5555570edc80, C4<1>, C4<1>;
L_0x5555570ed8c0 .functor OR 1, L_0x5555570ed6f0, L_0x5555570ed800, C4<0>, C4<0>;
L_0x5555570ed9d0 .functor AND 1, L_0x5555570edb50, L_0x5555570eddb0, C4<1>, C4<1>;
L_0x5555570eda40 .functor OR 1, L_0x5555570ed8c0, L_0x5555570ed9d0, C4<0>, C4<0>;
v0x555556f92640_0 .net *"_ivl_0", 0 0, L_0x5555570ed5c0;  1 drivers
v0x555556f92740_0 .net *"_ivl_10", 0 0, L_0x5555570ed9d0;  1 drivers
v0x555556f92820_0 .net *"_ivl_4", 0 0, L_0x5555570ed6f0;  1 drivers
v0x555556f92910_0 .net *"_ivl_6", 0 0, L_0x5555570ed800;  1 drivers
v0x555556f929f0_0 .net *"_ivl_8", 0 0, L_0x5555570ed8c0;  1 drivers
v0x555556f92b20_0 .net "c_in", 0 0, L_0x5555570eddb0;  1 drivers
v0x555556f92be0_0 .net "c_out", 0 0, L_0x5555570eda40;  1 drivers
v0x555556f92ca0_0 .net "s", 0 0, L_0x5555570ed630;  1 drivers
v0x555556f92d60_0 .net "x", 0 0, L_0x5555570edb50;  1 drivers
v0x555556f92e20_0 .net "y", 0 0, L_0x5555570edc80;  1 drivers
S_0x555556f92f80 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f93130 .param/l "i" 0 18 14, +C4<010>;
S_0x555556f931f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f92f80;
 .timescale -12 -12;
S_0x555556f933d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f931f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570edee0 .functor XOR 1, L_0x5555570ee460, L_0x5555570ee5d0, C4<0>, C4<0>;
L_0x5555570edf50 .functor XOR 1, L_0x5555570edee0, L_0x5555570ee700, C4<0>, C4<0>;
L_0x5555570edfc0 .functor AND 1, L_0x5555570ee5d0, L_0x5555570ee700, C4<1>, C4<1>;
L_0x5555570ee0d0 .functor AND 1, L_0x5555570ee460, L_0x5555570ee5d0, C4<1>, C4<1>;
L_0x5555570ee190 .functor OR 1, L_0x5555570edfc0, L_0x5555570ee0d0, C4<0>, C4<0>;
L_0x5555570ee2a0 .functor AND 1, L_0x5555570ee460, L_0x5555570ee700, C4<1>, C4<1>;
L_0x5555570ee350 .functor OR 1, L_0x5555570ee190, L_0x5555570ee2a0, C4<0>, C4<0>;
v0x555556f93680_0 .net *"_ivl_0", 0 0, L_0x5555570edee0;  1 drivers
v0x555556f93780_0 .net *"_ivl_10", 0 0, L_0x5555570ee2a0;  1 drivers
v0x555556f93860_0 .net *"_ivl_4", 0 0, L_0x5555570edfc0;  1 drivers
v0x555556f93950_0 .net *"_ivl_6", 0 0, L_0x5555570ee0d0;  1 drivers
v0x555556f93a30_0 .net *"_ivl_8", 0 0, L_0x5555570ee190;  1 drivers
v0x555556f93b60_0 .net "c_in", 0 0, L_0x5555570ee700;  1 drivers
v0x555556f93c20_0 .net "c_out", 0 0, L_0x5555570ee350;  1 drivers
v0x555556f93ce0_0 .net "s", 0 0, L_0x5555570edf50;  1 drivers
v0x555556f93da0_0 .net "x", 0 0, L_0x5555570ee460;  1 drivers
v0x555556f93ef0_0 .net "y", 0 0, L_0x5555570ee5d0;  1 drivers
S_0x555556f94050 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f94200 .param/l "i" 0 18 14, +C4<011>;
S_0x555556f942e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f94050;
 .timescale -12 -12;
S_0x555556f944c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f942e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ee880 .functor XOR 1, L_0x5555570eed70, L_0x5555570eef30, C4<0>, C4<0>;
L_0x5555570ee8f0 .functor XOR 1, L_0x5555570ee880, L_0x5555570ef150, C4<0>, C4<0>;
L_0x5555570ee960 .functor AND 1, L_0x5555570eef30, L_0x5555570ef150, C4<1>, C4<1>;
L_0x5555570eea20 .functor AND 1, L_0x5555570eed70, L_0x5555570eef30, C4<1>, C4<1>;
L_0x5555570eeae0 .functor OR 1, L_0x5555570ee960, L_0x5555570eea20, C4<0>, C4<0>;
L_0x5555570eebf0 .functor AND 1, L_0x5555570eed70, L_0x5555570ef150, C4<1>, C4<1>;
L_0x5555570eec60 .functor OR 1, L_0x5555570eeae0, L_0x5555570eebf0, C4<0>, C4<0>;
v0x555556f94740_0 .net *"_ivl_0", 0 0, L_0x5555570ee880;  1 drivers
v0x555556f94840_0 .net *"_ivl_10", 0 0, L_0x5555570eebf0;  1 drivers
v0x555556f94920_0 .net *"_ivl_4", 0 0, L_0x5555570ee960;  1 drivers
v0x555556f94a10_0 .net *"_ivl_6", 0 0, L_0x5555570eea20;  1 drivers
v0x555556f94af0_0 .net *"_ivl_8", 0 0, L_0x5555570eeae0;  1 drivers
v0x555556f94c20_0 .net "c_in", 0 0, L_0x5555570ef150;  1 drivers
v0x555556f94ce0_0 .net "c_out", 0 0, L_0x5555570eec60;  1 drivers
v0x555556f94da0_0 .net "s", 0 0, L_0x5555570ee8f0;  1 drivers
v0x555556f94e60_0 .net "x", 0 0, L_0x5555570eed70;  1 drivers
v0x555556f94fb0_0 .net "y", 0 0, L_0x5555570eef30;  1 drivers
S_0x555556f95110 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f95310 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556f953f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f95110;
 .timescale -12 -12;
S_0x555556f955d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f953f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ef280 .functor XOR 1, L_0x5555570ef670, L_0x5555570ef810, C4<0>, C4<0>;
L_0x5555570ef2f0 .functor XOR 1, L_0x5555570ef280, L_0x5555570ef940, C4<0>, C4<0>;
L_0x5555570ef360 .functor AND 1, L_0x5555570ef810, L_0x5555570ef940, C4<1>, C4<1>;
L_0x5555570ef3d0 .functor AND 1, L_0x5555570ef670, L_0x5555570ef810, C4<1>, C4<1>;
L_0x5555570ef440 .functor OR 1, L_0x5555570ef360, L_0x5555570ef3d0, C4<0>, C4<0>;
L_0x5555570ef4b0 .functor AND 1, L_0x5555570ef670, L_0x5555570ef940, C4<1>, C4<1>;
L_0x5555570ef560 .functor OR 1, L_0x5555570ef440, L_0x5555570ef4b0, C4<0>, C4<0>;
v0x555556f95850_0 .net *"_ivl_0", 0 0, L_0x5555570ef280;  1 drivers
v0x555556f95950_0 .net *"_ivl_10", 0 0, L_0x5555570ef4b0;  1 drivers
v0x555556f95a30_0 .net *"_ivl_4", 0 0, L_0x5555570ef360;  1 drivers
v0x555556f95af0_0 .net *"_ivl_6", 0 0, L_0x5555570ef3d0;  1 drivers
v0x555556f95bd0_0 .net *"_ivl_8", 0 0, L_0x5555570ef440;  1 drivers
v0x555556f95d00_0 .net "c_in", 0 0, L_0x5555570ef940;  1 drivers
v0x555556f95dc0_0 .net "c_out", 0 0, L_0x5555570ef560;  1 drivers
v0x555556f95e80_0 .net "s", 0 0, L_0x5555570ef2f0;  1 drivers
v0x555556f95f40_0 .net "x", 0 0, L_0x5555570ef670;  1 drivers
v0x555556f96090_0 .net "y", 0 0, L_0x5555570ef810;  1 drivers
S_0x555556f961f0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f963a0 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556f96480 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f961f0;
 .timescale -12 -12;
S_0x555556f96660 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f96480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ef7a0 .functor XOR 1, L_0x5555570effa0, L_0x5555570f00d0, C4<0>, C4<0>;
L_0x5555570efb80 .functor XOR 1, L_0x5555570ef7a0, L_0x5555570f0290, C4<0>, C4<0>;
L_0x5555570efbf0 .functor AND 1, L_0x5555570f00d0, L_0x5555570f0290, C4<1>, C4<1>;
L_0x5555570efc60 .functor AND 1, L_0x5555570effa0, L_0x5555570f00d0, C4<1>, C4<1>;
L_0x5555570efcd0 .functor OR 1, L_0x5555570efbf0, L_0x5555570efc60, C4<0>, C4<0>;
L_0x5555570efde0 .functor AND 1, L_0x5555570effa0, L_0x5555570f0290, C4<1>, C4<1>;
L_0x5555570efe90 .functor OR 1, L_0x5555570efcd0, L_0x5555570efde0, C4<0>, C4<0>;
v0x555556f968e0_0 .net *"_ivl_0", 0 0, L_0x5555570ef7a0;  1 drivers
v0x555556f969e0_0 .net *"_ivl_10", 0 0, L_0x5555570efde0;  1 drivers
v0x555556f96ac0_0 .net *"_ivl_4", 0 0, L_0x5555570efbf0;  1 drivers
v0x555556f96bb0_0 .net *"_ivl_6", 0 0, L_0x5555570efc60;  1 drivers
v0x555556f96c90_0 .net *"_ivl_8", 0 0, L_0x5555570efcd0;  1 drivers
v0x555556f96dc0_0 .net "c_in", 0 0, L_0x5555570f0290;  1 drivers
v0x555556f96e80_0 .net "c_out", 0 0, L_0x5555570efe90;  1 drivers
v0x555556f96f40_0 .net "s", 0 0, L_0x5555570efb80;  1 drivers
v0x555556f97000_0 .net "x", 0 0, L_0x5555570effa0;  1 drivers
v0x555556f97150_0 .net "y", 0 0, L_0x5555570f00d0;  1 drivers
S_0x555556f972b0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f97460 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556f97540 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f972b0;
 .timescale -12 -12;
S_0x555556f97720 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f97540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f03c0 .functor XOR 1, L_0x5555570f08a0, L_0x5555570f0a70, C4<0>, C4<0>;
L_0x5555570f0430 .functor XOR 1, L_0x5555570f03c0, L_0x5555570f0b10, C4<0>, C4<0>;
L_0x5555570f04a0 .functor AND 1, L_0x5555570f0a70, L_0x5555570f0b10, C4<1>, C4<1>;
L_0x5555570f0510 .functor AND 1, L_0x5555570f08a0, L_0x5555570f0a70, C4<1>, C4<1>;
L_0x5555570f05d0 .functor OR 1, L_0x5555570f04a0, L_0x5555570f0510, C4<0>, C4<0>;
L_0x5555570f06e0 .functor AND 1, L_0x5555570f08a0, L_0x5555570f0b10, C4<1>, C4<1>;
L_0x5555570f0790 .functor OR 1, L_0x5555570f05d0, L_0x5555570f06e0, C4<0>, C4<0>;
v0x555556f979a0_0 .net *"_ivl_0", 0 0, L_0x5555570f03c0;  1 drivers
v0x555556f97aa0_0 .net *"_ivl_10", 0 0, L_0x5555570f06e0;  1 drivers
v0x555556f97b80_0 .net *"_ivl_4", 0 0, L_0x5555570f04a0;  1 drivers
v0x555556f97c70_0 .net *"_ivl_6", 0 0, L_0x5555570f0510;  1 drivers
v0x555556f97d50_0 .net *"_ivl_8", 0 0, L_0x5555570f05d0;  1 drivers
v0x555556f97e80_0 .net "c_in", 0 0, L_0x5555570f0b10;  1 drivers
v0x555556f97f40_0 .net "c_out", 0 0, L_0x5555570f0790;  1 drivers
v0x555556f98000_0 .net "s", 0 0, L_0x5555570f0430;  1 drivers
v0x555556f980c0_0 .net "x", 0 0, L_0x5555570f08a0;  1 drivers
v0x555556f98210_0 .net "y", 0 0, L_0x5555570f0a70;  1 drivers
S_0x555556f98370 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f98520 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556f98600 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f98370;
 .timescale -12 -12;
S_0x555556f987e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f98600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f0cf0 .functor XOR 1, L_0x5555570f09d0, L_0x5555570f1370, C4<0>, C4<0>;
L_0x5555570f0d60 .functor XOR 1, L_0x5555570f0cf0, L_0x5555570f0c40, C4<0>, C4<0>;
L_0x5555570f0dd0 .functor AND 1, L_0x5555570f1370, L_0x5555570f0c40, C4<1>, C4<1>;
L_0x5555570f0e40 .functor AND 1, L_0x5555570f09d0, L_0x5555570f1370, C4<1>, C4<1>;
L_0x5555570f0f00 .functor OR 1, L_0x5555570f0dd0, L_0x5555570f0e40, C4<0>, C4<0>;
L_0x5555570f1010 .functor AND 1, L_0x5555570f09d0, L_0x5555570f0c40, C4<1>, C4<1>;
L_0x5555570f10c0 .functor OR 1, L_0x5555570f0f00, L_0x5555570f1010, C4<0>, C4<0>;
v0x555556f98a60_0 .net *"_ivl_0", 0 0, L_0x5555570f0cf0;  1 drivers
v0x555556f98b60_0 .net *"_ivl_10", 0 0, L_0x5555570f1010;  1 drivers
v0x555556f98c40_0 .net *"_ivl_4", 0 0, L_0x5555570f0dd0;  1 drivers
v0x555556f98d30_0 .net *"_ivl_6", 0 0, L_0x5555570f0e40;  1 drivers
v0x555556f98e10_0 .net *"_ivl_8", 0 0, L_0x5555570f0f00;  1 drivers
v0x555556f98f40_0 .net "c_in", 0 0, L_0x5555570f0c40;  1 drivers
v0x555556f99000_0 .net "c_out", 0 0, L_0x5555570f10c0;  1 drivers
v0x555556f990c0_0 .net "s", 0 0, L_0x5555570f0d60;  1 drivers
v0x555556f99180_0 .net "x", 0 0, L_0x5555570f09d0;  1 drivers
v0x555556f992d0_0 .net "y", 0 0, L_0x5555570f1370;  1 drivers
S_0x555556f99430 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556f90ff0;
 .timescale -12 -12;
P_0x555556f952c0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556f99700 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f99430;
 .timescale -12 -12;
S_0x555556f998e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f99700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f15e0 .functor XOR 1, L_0x5555570f1ac0, L_0x5555570f1520, C4<0>, C4<0>;
L_0x5555570f1650 .functor XOR 1, L_0x5555570f15e0, L_0x5555570f1d50, C4<0>, C4<0>;
L_0x5555570f16c0 .functor AND 1, L_0x5555570f1520, L_0x5555570f1d50, C4<1>, C4<1>;
L_0x5555570f1730 .functor AND 1, L_0x5555570f1ac0, L_0x5555570f1520, C4<1>, C4<1>;
L_0x5555570f17f0 .functor OR 1, L_0x5555570f16c0, L_0x5555570f1730, C4<0>, C4<0>;
L_0x5555570f1900 .functor AND 1, L_0x5555570f1ac0, L_0x5555570f1d50, C4<1>, C4<1>;
L_0x5555570f19b0 .functor OR 1, L_0x5555570f17f0, L_0x5555570f1900, C4<0>, C4<0>;
v0x555556f99b60_0 .net *"_ivl_0", 0 0, L_0x5555570f15e0;  1 drivers
v0x555556f99c60_0 .net *"_ivl_10", 0 0, L_0x5555570f1900;  1 drivers
v0x555556f99d40_0 .net *"_ivl_4", 0 0, L_0x5555570f16c0;  1 drivers
v0x555556f99e30_0 .net *"_ivl_6", 0 0, L_0x5555570f1730;  1 drivers
v0x555556f99f10_0 .net *"_ivl_8", 0 0, L_0x5555570f17f0;  1 drivers
v0x555556f9a040_0 .net "c_in", 0 0, L_0x5555570f1d50;  1 drivers
v0x555556f9a100_0 .net "c_out", 0 0, L_0x5555570f19b0;  1 drivers
v0x555556f9a1c0_0 .net "s", 0 0, L_0x5555570f1650;  1 drivers
v0x555556f9a280_0 .net "x", 0 0, L_0x5555570f1ac0;  1 drivers
v0x555556f9a3d0_0 .net "y", 0 0, L_0x5555570f1520;  1 drivers
S_0x555556f9a9f0 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556f9ac20 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555570f2c10 .functor NOT 8, L_0x5555570f31b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556f9ad70_0 .net *"_ivl_0", 7 0, L_0x5555570f2c10;  1 drivers
L_0x7f28706effd8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556f9ae70_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706effd8;  1 drivers
v0x555556f9af50_0 .net "neg", 7 0, L_0x5555570f2da0;  alias, 1 drivers
v0x555556f9b010_0 .net "pos", 7 0, L_0x5555570f31b0;  alias, 1 drivers
L_0x5555570f2da0 .arith/sum 8, L_0x5555570f2c10, L_0x7f28706effd8;
S_0x555556f9b150 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556f9b330 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x5555570f2b00 .functor NOT 8, L_0x5555570f3110, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556f9b440_0 .net *"_ivl_0", 7 0, L_0x5555570f2b00;  1 drivers
L_0x7f28706eff90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556f9b540_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706eff90;  1 drivers
v0x555556f9b620_0 .net "neg", 7 0, L_0x5555570f2b70;  alias, 1 drivers
v0x555556f9b710_0 .net "pos", 7 0, L_0x5555570f3110;  alias, 1 drivers
L_0x5555570f2b70 .arith/sum 8, L_0x5555570f2b00, L_0x7f28706eff90;
S_0x555556f9b850 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x55555676ede0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556f9ba30 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x555556f9ba70 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x555556f9bab0 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x555556f9baf0 .param/l "IDLE" 1 19 133, C4<00>;
L_0x5555570d1840 .functor OR 1, L_0x5555570d1660, L_0x5555570d1750, C4<0>, C4<0>;
v0x555556fcdd90_0 .net *"_ivl_1", 0 0, L_0x5555570c6b30;  1 drivers
v0x555556fcde70_0 .net *"_ivl_13", 0 0, L_0x5555570d1660;  1 drivers
v0x555556fcdf50_0 .net *"_ivl_15", 0 0, L_0x5555570d1750;  1 drivers
v0x555556fce040_0 .net *"_ivl_23", 0 0, L_0x5555570dcd80;  1 drivers
v0x555556fce120_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556fce210_0 .var "data_valid", 0 0;
v0x555556fce2d0_0 .net "i_c", 7 0, L_0x5555570f32f0;  alias, 1 drivers
v0x555556fce3b0_0 .net "i_c_minus_s", 8 0, L_0x5555570f3250;  alias, 1 drivers
v0x555556fce490_0 .net "i_c_plus_s", 8 0, L_0x5555570f3390;  alias, 1 drivers
v0x555556fce570_0 .net "i_x", 7 0, L_0x5555570dd1a0;  1 drivers
v0x555556fce650_0 .net "i_y", 7 0, L_0x5555570dd240;  1 drivers
v0x555556fce730_0 .var "o_Im_out", 7 0;
v0x555556fce810_0 .var "o_Re_out", 7 0;
v0x555556fce8f0_0 .var "reg_z", 16 0;
v0x555556fce9d0_0 .var "sel", 1 0;
v0x555556fcea90_0 .net "start", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x555556fcebc0_0 .var "start_mult", 0 0;
v0x555556fceda0_0 .var "state", 1 0;
v0x555556fcee40_0 .net "w_8Bit_mux", 7 0, v0x555556fcc420_0;  1 drivers
v0x555556fcef00_0 .net "w_9Bit_mux", 8 0, v0x555556fccc80_0;  1 drivers
v0x555556fcefc0_0 .net "w_add_answer", 8 0, L_0x5555570c6020;  1 drivers
v0x555556fcf080_0 .net "w_i_out", 8 0, L_0x5555570d09c0;  1 drivers
v0x555556fcf120_0 .net "w_mult", 16 0, v0x555556fcb690_0;  1 drivers
v0x555556fcf1f0_0 .net "w_mult_dv", 0 0, v0x555556fcb300_0;  1 drivers
v0x555556fcf2c0_0 .net "w_neg_y", 8 0, L_0x5555570dcbd0;  1 drivers
v0x555556fcf3b0_0 .net "w_neg_z", 16 0, L_0x5555570dcfb0;  1 drivers
v0x555556fcf450_0 .net "w_r_out", 8 0, L_0x5555570cb4f0;  1 drivers
v0x555556fcf520_0 .net "w_z", 16 0, v0x555556fce8f0_0;  1 drivers
L_0x5555570c6b30 .part L_0x5555570dd1a0, 7, 1;
L_0x5555570c6bd0 .concat [ 8 1 0 0], L_0x5555570dd1a0, L_0x5555570c6b30;
L_0x5555570cc000 .part v0x555556fcb690_0, 7, 9;
L_0x5555570cc0f0 .part v0x555556fce8f0_0, 7, 9;
L_0x5555570d14d0 .part v0x555556fcb690_0, 7, 9;
L_0x5555570d1570 .part L_0x5555570dcfb0, 7, 9;
L_0x5555570d1660 .part v0x555556fce9d0_0, 1, 1;
L_0x5555570d1750 .part v0x555556fce9d0_0, 0, 1;
L_0x5555570d1950 .concat [ 8 8 0 0], L_0x5555570f32f0, L_0x5555570dd240;
L_0x5555570d1a40 .concat [ 9 9 9 0], L_0x5555570c6020, L_0x5555570f3250, L_0x5555570f3390;
L_0x5555570dcd80 .part L_0x5555570dd240, 7, 1;
L_0x5555570dce70 .concat [ 8 1 0 0], L_0x5555570dd240, L_0x5555570dcd80;
S_0x555556f9be00 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556f9bfe0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556fa52e0_0 .net "answer", 8 0, L_0x5555570c6020;  alias, 1 drivers
v0x555556fa53e0_0 .net "carry", 8 0, L_0x5555570c66d0;  1 drivers
v0x555556fa54c0_0 .net "carry_out", 0 0, L_0x5555570c63c0;  1 drivers
v0x555556fa5560_0 .net "input1", 8 0, L_0x5555570c6bd0;  1 drivers
v0x555556fa5640_0 .net "input2", 8 0, L_0x5555570dcbd0;  alias, 1 drivers
L_0x5555570c1a60 .part L_0x5555570c6bd0, 0, 1;
L_0x5555570c1b00 .part L_0x5555570dcbd0, 0, 1;
L_0x5555570c2090 .part L_0x5555570c6bd0, 1, 1;
L_0x5555570c21c0 .part L_0x5555570dcbd0, 1, 1;
L_0x5555570c2380 .part L_0x5555570c66d0, 0, 1;
L_0x5555570c2950 .part L_0x5555570c6bd0, 2, 1;
L_0x5555570c2ac0 .part L_0x5555570dcbd0, 2, 1;
L_0x5555570c2bf0 .part L_0x5555570c66d0, 1, 1;
L_0x5555570c3260 .part L_0x5555570c6bd0, 3, 1;
L_0x5555570c3420 .part L_0x5555570dcbd0, 3, 1;
L_0x5555570c35b0 .part L_0x5555570c66d0, 2, 1;
L_0x5555570c3b20 .part L_0x5555570c6bd0, 4, 1;
L_0x5555570c3cc0 .part L_0x5555570dcbd0, 4, 1;
L_0x5555570c3df0 .part L_0x5555570c66d0, 3, 1;
L_0x5555570c43d0 .part L_0x5555570c6bd0, 5, 1;
L_0x5555570c4500 .part L_0x5555570dcbd0, 5, 1;
L_0x5555570c47d0 .part L_0x5555570c66d0, 4, 1;
L_0x5555570c4d50 .part L_0x5555570c6bd0, 6, 1;
L_0x5555570c4f20 .part L_0x5555570dcbd0, 6, 1;
L_0x5555570c4fc0 .part L_0x5555570c66d0, 5, 1;
L_0x5555570c4e80 .part L_0x5555570c6bd0, 7, 1;
L_0x5555570c5820 .part L_0x5555570dcbd0, 7, 1;
L_0x5555570c50f0 .part L_0x5555570c66d0, 6, 1;
L_0x5555570c5ef0 .part L_0x5555570c6bd0, 8, 1;
L_0x5555570c58c0 .part L_0x5555570dcbd0, 8, 1;
L_0x5555570c6180 .part L_0x5555570c66d0, 7, 1;
LS_0x5555570c6020_0_0 .concat8 [ 1 1 1 1], L_0x5555570c1790, L_0x5555570c1c10, L_0x5555570c2520, L_0x5555570c2de0;
LS_0x5555570c6020_0_4 .concat8 [ 1 1 1 1], L_0x5555570c3750, L_0x5555570c3fb0, L_0x5555570c48e0, L_0x5555570c5210;
LS_0x5555570c6020_0_8 .concat8 [ 1 0 0 0], L_0x5555570c5a80;
L_0x5555570c6020 .concat8 [ 4 4 1 0], LS_0x5555570c6020_0_0, LS_0x5555570c6020_0_4, LS_0x5555570c6020_0_8;
LS_0x5555570c66d0_0_0 .concat8 [ 1 1 1 1], L_0x5555570c11b0, L_0x5555570c1f80, L_0x5555570c2840, L_0x5555570c3150;
LS_0x5555570c66d0_0_4 .concat8 [ 1 1 1 1], L_0x5555570c3a10, L_0x5555570c42c0, L_0x5555570c4c40, L_0x5555570c5570;
LS_0x5555570c66d0_0_8 .concat8 [ 1 0 0 0], L_0x5555570c5de0;
L_0x5555570c66d0 .concat8 [ 4 4 1 0], LS_0x5555570c66d0_0_0, LS_0x5555570c66d0_0_4, LS_0x5555570c66d0_0_8;
L_0x5555570c63c0 .part L_0x5555570c66d0, 8, 1;
S_0x555556f9c150 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556f9c370 .param/l "i" 0 18 14, +C4<00>;
S_0x555556f9c450 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556f9c150;
 .timescale -12 -12;
S_0x555556f9c630 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556f9c450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570c1790 .functor XOR 1, L_0x5555570c1a60, L_0x5555570c1b00, C4<0>, C4<0>;
L_0x5555570c11b0 .functor AND 1, L_0x5555570c1a60, L_0x5555570c1b00, C4<1>, C4<1>;
v0x555556f9c8d0_0 .net "c", 0 0, L_0x5555570c11b0;  1 drivers
v0x555556f9c9b0_0 .net "s", 0 0, L_0x5555570c1790;  1 drivers
v0x555556f9ca70_0 .net "x", 0 0, L_0x5555570c1a60;  1 drivers
v0x555556f9cb40_0 .net "y", 0 0, L_0x5555570c1b00;  1 drivers
S_0x555556f9ccb0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556f9ced0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556f9cf90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f9ccb0;
 .timescale -12 -12;
S_0x555556f9d170 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f9cf90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c1ba0 .functor XOR 1, L_0x5555570c2090, L_0x5555570c21c0, C4<0>, C4<0>;
L_0x5555570c1c10 .functor XOR 1, L_0x5555570c1ba0, L_0x5555570c2380, C4<0>, C4<0>;
L_0x5555570c1c80 .functor AND 1, L_0x5555570c21c0, L_0x5555570c2380, C4<1>, C4<1>;
L_0x5555570c1d40 .functor AND 1, L_0x5555570c2090, L_0x5555570c21c0, C4<1>, C4<1>;
L_0x5555570c1e00 .functor OR 1, L_0x5555570c1c80, L_0x5555570c1d40, C4<0>, C4<0>;
L_0x5555570c1f10 .functor AND 1, L_0x5555570c2090, L_0x5555570c2380, C4<1>, C4<1>;
L_0x5555570c1f80 .functor OR 1, L_0x5555570c1e00, L_0x5555570c1f10, C4<0>, C4<0>;
v0x555556f9d3f0_0 .net *"_ivl_0", 0 0, L_0x5555570c1ba0;  1 drivers
v0x555556f9d4f0_0 .net *"_ivl_10", 0 0, L_0x5555570c1f10;  1 drivers
v0x555556f9d5d0_0 .net *"_ivl_4", 0 0, L_0x5555570c1c80;  1 drivers
v0x555556f9d6c0_0 .net *"_ivl_6", 0 0, L_0x5555570c1d40;  1 drivers
v0x555556f9d7a0_0 .net *"_ivl_8", 0 0, L_0x5555570c1e00;  1 drivers
v0x555556f9d8d0_0 .net "c_in", 0 0, L_0x5555570c2380;  1 drivers
v0x555556f9d990_0 .net "c_out", 0 0, L_0x5555570c1f80;  1 drivers
v0x555556f9da50_0 .net "s", 0 0, L_0x5555570c1c10;  1 drivers
v0x555556f9db10_0 .net "x", 0 0, L_0x5555570c2090;  1 drivers
v0x555556f9dbd0_0 .net "y", 0 0, L_0x5555570c21c0;  1 drivers
S_0x555556f9dd30 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556f9dee0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556f9dfa0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f9dd30;
 .timescale -12 -12;
S_0x555556f9e180 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f9dfa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c24b0 .functor XOR 1, L_0x5555570c2950, L_0x5555570c2ac0, C4<0>, C4<0>;
L_0x5555570c2520 .functor XOR 1, L_0x5555570c24b0, L_0x5555570c2bf0, C4<0>, C4<0>;
L_0x5555570c2590 .functor AND 1, L_0x5555570c2ac0, L_0x5555570c2bf0, C4<1>, C4<1>;
L_0x5555570c2600 .functor AND 1, L_0x5555570c2950, L_0x5555570c2ac0, C4<1>, C4<1>;
L_0x5555570c26c0 .functor OR 1, L_0x5555570c2590, L_0x5555570c2600, C4<0>, C4<0>;
L_0x5555570c27d0 .functor AND 1, L_0x5555570c2950, L_0x5555570c2bf0, C4<1>, C4<1>;
L_0x5555570c2840 .functor OR 1, L_0x5555570c26c0, L_0x5555570c27d0, C4<0>, C4<0>;
v0x555556f9e430_0 .net *"_ivl_0", 0 0, L_0x5555570c24b0;  1 drivers
v0x555556f9e530_0 .net *"_ivl_10", 0 0, L_0x5555570c27d0;  1 drivers
v0x555556f9e610_0 .net *"_ivl_4", 0 0, L_0x5555570c2590;  1 drivers
v0x555556f9e700_0 .net *"_ivl_6", 0 0, L_0x5555570c2600;  1 drivers
v0x555556f9e7e0_0 .net *"_ivl_8", 0 0, L_0x5555570c26c0;  1 drivers
v0x555556f9e910_0 .net "c_in", 0 0, L_0x5555570c2bf0;  1 drivers
v0x555556f9e9d0_0 .net "c_out", 0 0, L_0x5555570c2840;  1 drivers
v0x555556f9ea90_0 .net "s", 0 0, L_0x5555570c2520;  1 drivers
v0x555556f9eb50_0 .net "x", 0 0, L_0x5555570c2950;  1 drivers
v0x555556f9eca0_0 .net "y", 0 0, L_0x5555570c2ac0;  1 drivers
S_0x555556f9ee00 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556f9efb0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556f9f090 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f9ee00;
 .timescale -12 -12;
S_0x555556f9f270 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556f9f090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c2d70 .functor XOR 1, L_0x5555570c3260, L_0x5555570c3420, C4<0>, C4<0>;
L_0x5555570c2de0 .functor XOR 1, L_0x5555570c2d70, L_0x5555570c35b0, C4<0>, C4<0>;
L_0x5555570c2e50 .functor AND 1, L_0x5555570c3420, L_0x5555570c35b0, C4<1>, C4<1>;
L_0x5555570c2f10 .functor AND 1, L_0x5555570c3260, L_0x5555570c3420, C4<1>, C4<1>;
L_0x5555570c2fd0 .functor OR 1, L_0x5555570c2e50, L_0x5555570c2f10, C4<0>, C4<0>;
L_0x5555570c30e0 .functor AND 1, L_0x5555570c3260, L_0x5555570c35b0, C4<1>, C4<1>;
L_0x5555570c3150 .functor OR 1, L_0x5555570c2fd0, L_0x5555570c30e0, C4<0>, C4<0>;
v0x555556f9f4f0_0 .net *"_ivl_0", 0 0, L_0x5555570c2d70;  1 drivers
v0x555556f9f5f0_0 .net *"_ivl_10", 0 0, L_0x5555570c30e0;  1 drivers
v0x555556f9f6d0_0 .net *"_ivl_4", 0 0, L_0x5555570c2e50;  1 drivers
v0x555556f9f7c0_0 .net *"_ivl_6", 0 0, L_0x5555570c2f10;  1 drivers
v0x555556f9f8a0_0 .net *"_ivl_8", 0 0, L_0x5555570c2fd0;  1 drivers
v0x555556f9f9d0_0 .net "c_in", 0 0, L_0x5555570c35b0;  1 drivers
v0x555556f9fa90_0 .net "c_out", 0 0, L_0x5555570c3150;  1 drivers
v0x555556f9fb50_0 .net "s", 0 0, L_0x5555570c2de0;  1 drivers
v0x555556f9fc10_0 .net "x", 0 0, L_0x5555570c3260;  1 drivers
v0x555556f9fd60_0 .net "y", 0 0, L_0x5555570c3420;  1 drivers
S_0x555556f9fec0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556fa00c0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fa01a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556f9fec0;
 .timescale -12 -12;
S_0x555556fa0380 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa01a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c36e0 .functor XOR 1, L_0x5555570c3b20, L_0x5555570c3cc0, C4<0>, C4<0>;
L_0x5555570c3750 .functor XOR 1, L_0x5555570c36e0, L_0x5555570c3df0, C4<0>, C4<0>;
L_0x5555570c37c0 .functor AND 1, L_0x5555570c3cc0, L_0x5555570c3df0, C4<1>, C4<1>;
L_0x5555570c3830 .functor AND 1, L_0x5555570c3b20, L_0x5555570c3cc0, C4<1>, C4<1>;
L_0x5555570c38a0 .functor OR 1, L_0x5555570c37c0, L_0x5555570c3830, C4<0>, C4<0>;
L_0x5555570c3960 .functor AND 1, L_0x5555570c3b20, L_0x5555570c3df0, C4<1>, C4<1>;
L_0x5555570c3a10 .functor OR 1, L_0x5555570c38a0, L_0x5555570c3960, C4<0>, C4<0>;
v0x555556fa0600_0 .net *"_ivl_0", 0 0, L_0x5555570c36e0;  1 drivers
v0x555556fa0700_0 .net *"_ivl_10", 0 0, L_0x5555570c3960;  1 drivers
v0x555556fa07e0_0 .net *"_ivl_4", 0 0, L_0x5555570c37c0;  1 drivers
v0x555556fa08a0_0 .net *"_ivl_6", 0 0, L_0x5555570c3830;  1 drivers
v0x555556fa0980_0 .net *"_ivl_8", 0 0, L_0x5555570c38a0;  1 drivers
v0x555556fa0ab0_0 .net "c_in", 0 0, L_0x5555570c3df0;  1 drivers
v0x555556fa0b70_0 .net "c_out", 0 0, L_0x5555570c3a10;  1 drivers
v0x555556fa0c30_0 .net "s", 0 0, L_0x5555570c3750;  1 drivers
v0x555556fa0cf0_0 .net "x", 0 0, L_0x5555570c3b20;  1 drivers
v0x555556fa0e40_0 .net "y", 0 0, L_0x5555570c3cc0;  1 drivers
S_0x555556fa0fa0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556fa1150 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556fa1230 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa0fa0;
 .timescale -12 -12;
S_0x555556fa1410 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa1230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c3c50 .functor XOR 1, L_0x5555570c43d0, L_0x5555570c4500, C4<0>, C4<0>;
L_0x5555570c3fb0 .functor XOR 1, L_0x5555570c3c50, L_0x5555570c47d0, C4<0>, C4<0>;
L_0x5555570c4020 .functor AND 1, L_0x5555570c4500, L_0x5555570c47d0, C4<1>, C4<1>;
L_0x5555570c4090 .functor AND 1, L_0x5555570c43d0, L_0x5555570c4500, C4<1>, C4<1>;
L_0x5555570c4100 .functor OR 1, L_0x5555570c4020, L_0x5555570c4090, C4<0>, C4<0>;
L_0x5555570c4210 .functor AND 1, L_0x5555570c43d0, L_0x5555570c47d0, C4<1>, C4<1>;
L_0x5555570c42c0 .functor OR 1, L_0x5555570c4100, L_0x5555570c4210, C4<0>, C4<0>;
v0x555556fa1690_0 .net *"_ivl_0", 0 0, L_0x5555570c3c50;  1 drivers
v0x555556fa1790_0 .net *"_ivl_10", 0 0, L_0x5555570c4210;  1 drivers
v0x555556fa1870_0 .net *"_ivl_4", 0 0, L_0x5555570c4020;  1 drivers
v0x555556fa1960_0 .net *"_ivl_6", 0 0, L_0x5555570c4090;  1 drivers
v0x555556fa1a40_0 .net *"_ivl_8", 0 0, L_0x5555570c4100;  1 drivers
v0x555556fa1b70_0 .net "c_in", 0 0, L_0x5555570c47d0;  1 drivers
v0x555556fa1c30_0 .net "c_out", 0 0, L_0x5555570c42c0;  1 drivers
v0x555556fa1cf0_0 .net "s", 0 0, L_0x5555570c3fb0;  1 drivers
v0x555556fa1db0_0 .net "x", 0 0, L_0x5555570c43d0;  1 drivers
v0x555556fa1f00_0 .net "y", 0 0, L_0x5555570c4500;  1 drivers
S_0x555556fa2060 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556fa2210 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fa22f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa2060;
 .timescale -12 -12;
S_0x555556fa24d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa22f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c4870 .functor XOR 1, L_0x5555570c4d50, L_0x5555570c4f20, C4<0>, C4<0>;
L_0x5555570c48e0 .functor XOR 1, L_0x5555570c4870, L_0x5555570c4fc0, C4<0>, C4<0>;
L_0x5555570c4950 .functor AND 1, L_0x5555570c4f20, L_0x5555570c4fc0, C4<1>, C4<1>;
L_0x5555570c49c0 .functor AND 1, L_0x5555570c4d50, L_0x5555570c4f20, C4<1>, C4<1>;
L_0x5555570c4a80 .functor OR 1, L_0x5555570c4950, L_0x5555570c49c0, C4<0>, C4<0>;
L_0x5555570c4b90 .functor AND 1, L_0x5555570c4d50, L_0x5555570c4fc0, C4<1>, C4<1>;
L_0x5555570c4c40 .functor OR 1, L_0x5555570c4a80, L_0x5555570c4b90, C4<0>, C4<0>;
v0x555556fa2750_0 .net *"_ivl_0", 0 0, L_0x5555570c4870;  1 drivers
v0x555556fa2850_0 .net *"_ivl_10", 0 0, L_0x5555570c4b90;  1 drivers
v0x555556fa2930_0 .net *"_ivl_4", 0 0, L_0x5555570c4950;  1 drivers
v0x555556fa2a20_0 .net *"_ivl_6", 0 0, L_0x5555570c49c0;  1 drivers
v0x555556fa2b00_0 .net *"_ivl_8", 0 0, L_0x5555570c4a80;  1 drivers
v0x555556fa2c30_0 .net "c_in", 0 0, L_0x5555570c4fc0;  1 drivers
v0x555556fa2cf0_0 .net "c_out", 0 0, L_0x5555570c4c40;  1 drivers
v0x555556fa2db0_0 .net "s", 0 0, L_0x5555570c48e0;  1 drivers
v0x555556fa2e70_0 .net "x", 0 0, L_0x5555570c4d50;  1 drivers
v0x555556fa2fc0_0 .net "y", 0 0, L_0x5555570c4f20;  1 drivers
S_0x555556fa3120 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556fa32d0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556fa33b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa3120;
 .timescale -12 -12;
S_0x555556fa3590 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa33b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c51a0 .functor XOR 1, L_0x5555570c4e80, L_0x5555570c5820, C4<0>, C4<0>;
L_0x5555570c5210 .functor XOR 1, L_0x5555570c51a0, L_0x5555570c50f0, C4<0>, C4<0>;
L_0x5555570c5280 .functor AND 1, L_0x5555570c5820, L_0x5555570c50f0, C4<1>, C4<1>;
L_0x5555570c52f0 .functor AND 1, L_0x5555570c4e80, L_0x5555570c5820, C4<1>, C4<1>;
L_0x5555570c53b0 .functor OR 1, L_0x5555570c5280, L_0x5555570c52f0, C4<0>, C4<0>;
L_0x5555570c54c0 .functor AND 1, L_0x5555570c4e80, L_0x5555570c50f0, C4<1>, C4<1>;
L_0x5555570c5570 .functor OR 1, L_0x5555570c53b0, L_0x5555570c54c0, C4<0>, C4<0>;
v0x555556fa3810_0 .net *"_ivl_0", 0 0, L_0x5555570c51a0;  1 drivers
v0x555556fa3910_0 .net *"_ivl_10", 0 0, L_0x5555570c54c0;  1 drivers
v0x555556fa39f0_0 .net *"_ivl_4", 0 0, L_0x5555570c5280;  1 drivers
v0x555556fa3ae0_0 .net *"_ivl_6", 0 0, L_0x5555570c52f0;  1 drivers
v0x555556fa3bc0_0 .net *"_ivl_8", 0 0, L_0x5555570c53b0;  1 drivers
v0x555556fa3cf0_0 .net "c_in", 0 0, L_0x5555570c50f0;  1 drivers
v0x555556fa3db0_0 .net "c_out", 0 0, L_0x5555570c5570;  1 drivers
v0x555556fa3e70_0 .net "s", 0 0, L_0x5555570c5210;  1 drivers
v0x555556fa3f30_0 .net "x", 0 0, L_0x5555570c4e80;  1 drivers
v0x555556fa4080_0 .net "y", 0 0, L_0x5555570c5820;  1 drivers
S_0x555556fa41e0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556f9be00;
 .timescale -12 -12;
P_0x555556fa0070 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fa44b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa41e0;
 .timescale -12 -12;
S_0x555556fa4690 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa44b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c5a10 .functor XOR 1, L_0x5555570c5ef0, L_0x5555570c58c0, C4<0>, C4<0>;
L_0x5555570c5a80 .functor XOR 1, L_0x5555570c5a10, L_0x5555570c6180, C4<0>, C4<0>;
L_0x5555570c5af0 .functor AND 1, L_0x5555570c58c0, L_0x5555570c6180, C4<1>, C4<1>;
L_0x5555570c5b60 .functor AND 1, L_0x5555570c5ef0, L_0x5555570c58c0, C4<1>, C4<1>;
L_0x5555570c5c20 .functor OR 1, L_0x5555570c5af0, L_0x5555570c5b60, C4<0>, C4<0>;
L_0x5555570c5d30 .functor AND 1, L_0x5555570c5ef0, L_0x5555570c6180, C4<1>, C4<1>;
L_0x5555570c5de0 .functor OR 1, L_0x5555570c5c20, L_0x5555570c5d30, C4<0>, C4<0>;
v0x555556fa4910_0 .net *"_ivl_0", 0 0, L_0x5555570c5a10;  1 drivers
v0x555556fa4a10_0 .net *"_ivl_10", 0 0, L_0x5555570c5d30;  1 drivers
v0x555556fa4af0_0 .net *"_ivl_4", 0 0, L_0x5555570c5af0;  1 drivers
v0x555556fa4be0_0 .net *"_ivl_6", 0 0, L_0x5555570c5b60;  1 drivers
v0x555556fa4cc0_0 .net *"_ivl_8", 0 0, L_0x5555570c5c20;  1 drivers
v0x555556fa4df0_0 .net "c_in", 0 0, L_0x5555570c6180;  1 drivers
v0x555556fa4eb0_0 .net "c_out", 0 0, L_0x5555570c5de0;  1 drivers
v0x555556fa4f70_0 .net "s", 0 0, L_0x5555570c5a80;  1 drivers
v0x555556fa5030_0 .net "x", 0 0, L_0x5555570c5ef0;  1 drivers
v0x555556fa5180_0 .net "y", 0 0, L_0x5555570c58c0;  1 drivers
S_0x555556fa57a0 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556fa59a0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556faece0_0 .net "answer", 8 0, L_0x5555570d09c0;  alias, 1 drivers
v0x555556faede0_0 .net "carry", 8 0, L_0x5555570d1070;  1 drivers
v0x555556faeec0_0 .net "carry_out", 0 0, L_0x5555570d0d60;  1 drivers
v0x555556faef60_0 .net "input1", 8 0, L_0x5555570d14d0;  1 drivers
v0x555556faf040_0 .net "input2", 8 0, L_0x5555570d1570;  1 drivers
L_0x5555570cc360 .part L_0x5555570d14d0, 0, 1;
L_0x5555570cc400 .part L_0x5555570d1570, 0, 1;
L_0x5555570cca30 .part L_0x5555570d14d0, 1, 1;
L_0x5555570ccad0 .part L_0x5555570d1570, 1, 1;
L_0x5555570ccc00 .part L_0x5555570d1070, 0, 1;
L_0x5555570cd2b0 .part L_0x5555570d14d0, 2, 1;
L_0x5555570cd420 .part L_0x5555570d1570, 2, 1;
L_0x5555570cd550 .part L_0x5555570d1070, 1, 1;
L_0x5555570cdbc0 .part L_0x5555570d14d0, 3, 1;
L_0x5555570cdd80 .part L_0x5555570d1570, 3, 1;
L_0x5555570cdfa0 .part L_0x5555570d1070, 2, 1;
L_0x5555570ce4c0 .part L_0x5555570d14d0, 4, 1;
L_0x5555570ce660 .part L_0x5555570d1570, 4, 1;
L_0x5555570ce790 .part L_0x5555570d1070, 3, 1;
L_0x5555570ced70 .part L_0x5555570d14d0, 5, 1;
L_0x5555570ceea0 .part L_0x5555570d1570, 5, 1;
L_0x5555570cf060 .part L_0x5555570d1070, 4, 1;
L_0x5555570cf670 .part L_0x5555570d14d0, 6, 1;
L_0x5555570cf840 .part L_0x5555570d1570, 6, 1;
L_0x5555570cf8e0 .part L_0x5555570d1070, 5, 1;
L_0x5555570cf7a0 .part L_0x5555570d14d0, 7, 1;
L_0x5555570d0140 .part L_0x5555570d1570, 7, 1;
L_0x5555570cfa10 .part L_0x5555570d1070, 6, 1;
L_0x5555570d0890 .part L_0x5555570d14d0, 8, 1;
L_0x5555570d02f0 .part L_0x5555570d1570, 8, 1;
L_0x5555570d0b20 .part L_0x5555570d1070, 7, 1;
LS_0x5555570d09c0_0_0 .concat8 [ 1 1 1 1], L_0x5555570cc1e0, L_0x5555570cc510, L_0x5555570ccda0, L_0x5555570cd740;
LS_0x5555570d09c0_0_4 .concat8 [ 1 1 1 1], L_0x5555570ce140, L_0x5555570ce950, L_0x5555570cf200, L_0x5555570cfb30;
LS_0x5555570d09c0_0_8 .concat8 [ 1 0 0 0], L_0x5555570d0420;
L_0x5555570d09c0 .concat8 [ 4 4 1 0], LS_0x5555570d09c0_0_0, LS_0x5555570d09c0_0_4, LS_0x5555570d09c0_0_8;
LS_0x5555570d1070_0_0 .concat8 [ 1 1 1 1], L_0x5555570cc250, L_0x5555570cc920, L_0x5555570cd1a0, L_0x5555570cdab0;
LS_0x5555570d1070_0_4 .concat8 [ 1 1 1 1], L_0x5555570ce3b0, L_0x5555570cec60, L_0x5555570cf560, L_0x5555570cfe90;
LS_0x5555570d1070_0_8 .concat8 [ 1 0 0 0], L_0x5555570d0780;
L_0x5555570d1070 .concat8 [ 4 4 1 0], LS_0x5555570d1070_0_0, LS_0x5555570d1070_0_4, LS_0x5555570d1070_0_8;
L_0x5555570d0d60 .part L_0x5555570d1070, 8, 1;
S_0x555556fa5b70 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fa5d70 .param/l "i" 0 18 14, +C4<00>;
S_0x555556fa5e50 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556fa5b70;
 .timescale -12 -12;
S_0x555556fa6030 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556fa5e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570cc1e0 .functor XOR 1, L_0x5555570cc360, L_0x5555570cc400, C4<0>, C4<0>;
L_0x5555570cc250 .functor AND 1, L_0x5555570cc360, L_0x5555570cc400, C4<1>, C4<1>;
v0x555556fa62d0_0 .net "c", 0 0, L_0x5555570cc250;  1 drivers
v0x555556fa63b0_0 .net "s", 0 0, L_0x5555570cc1e0;  1 drivers
v0x555556fa6470_0 .net "x", 0 0, L_0x5555570cc360;  1 drivers
v0x555556fa6540_0 .net "y", 0 0, L_0x5555570cc400;  1 drivers
S_0x555556fa66b0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fa68d0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fa6990 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa66b0;
 .timescale -12 -12;
S_0x555556fa6b70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa6990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570cc4a0 .functor XOR 1, L_0x5555570cca30, L_0x5555570ccad0, C4<0>, C4<0>;
L_0x5555570cc510 .functor XOR 1, L_0x5555570cc4a0, L_0x5555570ccc00, C4<0>, C4<0>;
L_0x5555570cc5d0 .functor AND 1, L_0x5555570ccad0, L_0x5555570ccc00, C4<1>, C4<1>;
L_0x5555570cc6e0 .functor AND 1, L_0x5555570cca30, L_0x5555570ccad0, C4<1>, C4<1>;
L_0x5555570cc7a0 .functor OR 1, L_0x5555570cc5d0, L_0x5555570cc6e0, C4<0>, C4<0>;
L_0x5555570cc8b0 .functor AND 1, L_0x5555570cca30, L_0x5555570ccc00, C4<1>, C4<1>;
L_0x5555570cc920 .functor OR 1, L_0x5555570cc7a0, L_0x5555570cc8b0, C4<0>, C4<0>;
v0x555556fa6df0_0 .net *"_ivl_0", 0 0, L_0x5555570cc4a0;  1 drivers
v0x555556fa6ef0_0 .net *"_ivl_10", 0 0, L_0x5555570cc8b0;  1 drivers
v0x555556fa6fd0_0 .net *"_ivl_4", 0 0, L_0x5555570cc5d0;  1 drivers
v0x555556fa70c0_0 .net *"_ivl_6", 0 0, L_0x5555570cc6e0;  1 drivers
v0x555556fa71a0_0 .net *"_ivl_8", 0 0, L_0x5555570cc7a0;  1 drivers
v0x555556fa72d0_0 .net "c_in", 0 0, L_0x5555570ccc00;  1 drivers
v0x555556fa7390_0 .net "c_out", 0 0, L_0x5555570cc920;  1 drivers
v0x555556fa7450_0 .net "s", 0 0, L_0x5555570cc510;  1 drivers
v0x555556fa7510_0 .net "x", 0 0, L_0x5555570cca30;  1 drivers
v0x555556fa75d0_0 .net "y", 0 0, L_0x5555570ccad0;  1 drivers
S_0x555556fa7730 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fa78e0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556fa79a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa7730;
 .timescale -12 -12;
S_0x555556fa7b80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa79a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ccd30 .functor XOR 1, L_0x5555570cd2b0, L_0x5555570cd420, C4<0>, C4<0>;
L_0x5555570ccda0 .functor XOR 1, L_0x5555570ccd30, L_0x5555570cd550, C4<0>, C4<0>;
L_0x5555570cce10 .functor AND 1, L_0x5555570cd420, L_0x5555570cd550, C4<1>, C4<1>;
L_0x5555570ccf20 .functor AND 1, L_0x5555570cd2b0, L_0x5555570cd420, C4<1>, C4<1>;
L_0x5555570ccfe0 .functor OR 1, L_0x5555570cce10, L_0x5555570ccf20, C4<0>, C4<0>;
L_0x5555570cd0f0 .functor AND 1, L_0x5555570cd2b0, L_0x5555570cd550, C4<1>, C4<1>;
L_0x5555570cd1a0 .functor OR 1, L_0x5555570ccfe0, L_0x5555570cd0f0, C4<0>, C4<0>;
v0x555556fa7e30_0 .net *"_ivl_0", 0 0, L_0x5555570ccd30;  1 drivers
v0x555556fa7f30_0 .net *"_ivl_10", 0 0, L_0x5555570cd0f0;  1 drivers
v0x555556fa8010_0 .net *"_ivl_4", 0 0, L_0x5555570cce10;  1 drivers
v0x555556fa8100_0 .net *"_ivl_6", 0 0, L_0x5555570ccf20;  1 drivers
v0x555556fa81e0_0 .net *"_ivl_8", 0 0, L_0x5555570ccfe0;  1 drivers
v0x555556fa8310_0 .net "c_in", 0 0, L_0x5555570cd550;  1 drivers
v0x555556fa83d0_0 .net "c_out", 0 0, L_0x5555570cd1a0;  1 drivers
v0x555556fa8490_0 .net "s", 0 0, L_0x5555570ccda0;  1 drivers
v0x555556fa8550_0 .net "x", 0 0, L_0x5555570cd2b0;  1 drivers
v0x555556fa86a0_0 .net "y", 0 0, L_0x5555570cd420;  1 drivers
S_0x555556fa8800 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fa89b0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556fa8a90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa8800;
 .timescale -12 -12;
S_0x555556fa8c70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570cd6d0 .functor XOR 1, L_0x5555570cdbc0, L_0x5555570cdd80, C4<0>, C4<0>;
L_0x5555570cd740 .functor XOR 1, L_0x5555570cd6d0, L_0x5555570cdfa0, C4<0>, C4<0>;
L_0x5555570cd7b0 .functor AND 1, L_0x5555570cdd80, L_0x5555570cdfa0, C4<1>, C4<1>;
L_0x5555570cd870 .functor AND 1, L_0x5555570cdbc0, L_0x5555570cdd80, C4<1>, C4<1>;
L_0x5555570cd930 .functor OR 1, L_0x5555570cd7b0, L_0x5555570cd870, C4<0>, C4<0>;
L_0x5555570cda40 .functor AND 1, L_0x5555570cdbc0, L_0x5555570cdfa0, C4<1>, C4<1>;
L_0x5555570cdab0 .functor OR 1, L_0x5555570cd930, L_0x5555570cda40, C4<0>, C4<0>;
v0x555556fa8ef0_0 .net *"_ivl_0", 0 0, L_0x5555570cd6d0;  1 drivers
v0x555556fa8ff0_0 .net *"_ivl_10", 0 0, L_0x5555570cda40;  1 drivers
v0x555556fa90d0_0 .net *"_ivl_4", 0 0, L_0x5555570cd7b0;  1 drivers
v0x555556fa91c0_0 .net *"_ivl_6", 0 0, L_0x5555570cd870;  1 drivers
v0x555556fa92a0_0 .net *"_ivl_8", 0 0, L_0x5555570cd930;  1 drivers
v0x555556fa93d0_0 .net "c_in", 0 0, L_0x5555570cdfa0;  1 drivers
v0x555556fa9490_0 .net "c_out", 0 0, L_0x5555570cdab0;  1 drivers
v0x555556fa9550_0 .net "s", 0 0, L_0x5555570cd740;  1 drivers
v0x555556fa9610_0 .net "x", 0 0, L_0x5555570cdbc0;  1 drivers
v0x555556fa9760_0 .net "y", 0 0, L_0x5555570cdd80;  1 drivers
S_0x555556fa98c0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fa9ac0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fa9ba0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fa98c0;
 .timescale -12 -12;
S_0x555556fa9d80 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fa9ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ce0d0 .functor XOR 1, L_0x5555570ce4c0, L_0x5555570ce660, C4<0>, C4<0>;
L_0x5555570ce140 .functor XOR 1, L_0x5555570ce0d0, L_0x5555570ce790, C4<0>, C4<0>;
L_0x5555570ce1b0 .functor AND 1, L_0x5555570ce660, L_0x5555570ce790, C4<1>, C4<1>;
L_0x5555570ce220 .functor AND 1, L_0x5555570ce4c0, L_0x5555570ce660, C4<1>, C4<1>;
L_0x5555570ce290 .functor OR 1, L_0x5555570ce1b0, L_0x5555570ce220, C4<0>, C4<0>;
L_0x5555570ce300 .functor AND 1, L_0x5555570ce4c0, L_0x5555570ce790, C4<1>, C4<1>;
L_0x5555570ce3b0 .functor OR 1, L_0x5555570ce290, L_0x5555570ce300, C4<0>, C4<0>;
v0x555556faa000_0 .net *"_ivl_0", 0 0, L_0x5555570ce0d0;  1 drivers
v0x555556faa100_0 .net *"_ivl_10", 0 0, L_0x5555570ce300;  1 drivers
v0x555556faa1e0_0 .net *"_ivl_4", 0 0, L_0x5555570ce1b0;  1 drivers
v0x555556faa2a0_0 .net *"_ivl_6", 0 0, L_0x5555570ce220;  1 drivers
v0x555556faa380_0 .net *"_ivl_8", 0 0, L_0x5555570ce290;  1 drivers
v0x555556faa4b0_0 .net "c_in", 0 0, L_0x5555570ce790;  1 drivers
v0x555556faa570_0 .net "c_out", 0 0, L_0x5555570ce3b0;  1 drivers
v0x555556faa630_0 .net "s", 0 0, L_0x5555570ce140;  1 drivers
v0x555556faa6f0_0 .net "x", 0 0, L_0x5555570ce4c0;  1 drivers
v0x555556faa840_0 .net "y", 0 0, L_0x5555570ce660;  1 drivers
S_0x555556faa9a0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556faab50 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556faac30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556faa9a0;
 .timescale -12 -12;
S_0x555556faae10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556faac30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ce5f0 .functor XOR 1, L_0x5555570ced70, L_0x5555570ceea0, C4<0>, C4<0>;
L_0x5555570ce950 .functor XOR 1, L_0x5555570ce5f0, L_0x5555570cf060, C4<0>, C4<0>;
L_0x5555570ce9c0 .functor AND 1, L_0x5555570ceea0, L_0x5555570cf060, C4<1>, C4<1>;
L_0x5555570cea30 .functor AND 1, L_0x5555570ced70, L_0x5555570ceea0, C4<1>, C4<1>;
L_0x5555570ceaa0 .functor OR 1, L_0x5555570ce9c0, L_0x5555570cea30, C4<0>, C4<0>;
L_0x5555570cebb0 .functor AND 1, L_0x5555570ced70, L_0x5555570cf060, C4<1>, C4<1>;
L_0x5555570cec60 .functor OR 1, L_0x5555570ceaa0, L_0x5555570cebb0, C4<0>, C4<0>;
v0x555556fab090_0 .net *"_ivl_0", 0 0, L_0x5555570ce5f0;  1 drivers
v0x555556fab190_0 .net *"_ivl_10", 0 0, L_0x5555570cebb0;  1 drivers
v0x555556fab270_0 .net *"_ivl_4", 0 0, L_0x5555570ce9c0;  1 drivers
v0x555556fab360_0 .net *"_ivl_6", 0 0, L_0x5555570cea30;  1 drivers
v0x555556fab440_0 .net *"_ivl_8", 0 0, L_0x5555570ceaa0;  1 drivers
v0x555556fab570_0 .net "c_in", 0 0, L_0x5555570cf060;  1 drivers
v0x555556fab630_0 .net "c_out", 0 0, L_0x5555570cec60;  1 drivers
v0x555556fab6f0_0 .net "s", 0 0, L_0x5555570ce950;  1 drivers
v0x555556fab7b0_0 .net "x", 0 0, L_0x5555570ced70;  1 drivers
v0x555556fab900_0 .net "y", 0 0, L_0x5555570ceea0;  1 drivers
S_0x555556faba60 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fabc10 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fabcf0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556faba60;
 .timescale -12 -12;
S_0x555556fabed0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fabcf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570cf190 .functor XOR 1, L_0x5555570cf670, L_0x5555570cf840, C4<0>, C4<0>;
L_0x5555570cf200 .functor XOR 1, L_0x5555570cf190, L_0x5555570cf8e0, C4<0>, C4<0>;
L_0x5555570cf270 .functor AND 1, L_0x5555570cf840, L_0x5555570cf8e0, C4<1>, C4<1>;
L_0x5555570cf2e0 .functor AND 1, L_0x5555570cf670, L_0x5555570cf840, C4<1>, C4<1>;
L_0x5555570cf3a0 .functor OR 1, L_0x5555570cf270, L_0x5555570cf2e0, C4<0>, C4<0>;
L_0x5555570cf4b0 .functor AND 1, L_0x5555570cf670, L_0x5555570cf8e0, C4<1>, C4<1>;
L_0x5555570cf560 .functor OR 1, L_0x5555570cf3a0, L_0x5555570cf4b0, C4<0>, C4<0>;
v0x555556fac150_0 .net *"_ivl_0", 0 0, L_0x5555570cf190;  1 drivers
v0x555556fac250_0 .net *"_ivl_10", 0 0, L_0x5555570cf4b0;  1 drivers
v0x555556fac330_0 .net *"_ivl_4", 0 0, L_0x5555570cf270;  1 drivers
v0x555556fac420_0 .net *"_ivl_6", 0 0, L_0x5555570cf2e0;  1 drivers
v0x555556fac500_0 .net *"_ivl_8", 0 0, L_0x5555570cf3a0;  1 drivers
v0x555556fac630_0 .net "c_in", 0 0, L_0x5555570cf8e0;  1 drivers
v0x555556fac6f0_0 .net "c_out", 0 0, L_0x5555570cf560;  1 drivers
v0x555556fac7b0_0 .net "s", 0 0, L_0x5555570cf200;  1 drivers
v0x555556fac870_0 .net "x", 0 0, L_0x5555570cf670;  1 drivers
v0x555556fac9c0_0 .net "y", 0 0, L_0x5555570cf840;  1 drivers
S_0x555556facb20 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556faccd0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556facdb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556facb20;
 .timescale -12 -12;
S_0x555556facf90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556facdb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570cfac0 .functor XOR 1, L_0x5555570cf7a0, L_0x5555570d0140, C4<0>, C4<0>;
L_0x5555570cfb30 .functor XOR 1, L_0x5555570cfac0, L_0x5555570cfa10, C4<0>, C4<0>;
L_0x5555570cfba0 .functor AND 1, L_0x5555570d0140, L_0x5555570cfa10, C4<1>, C4<1>;
L_0x5555570cfc10 .functor AND 1, L_0x5555570cf7a0, L_0x5555570d0140, C4<1>, C4<1>;
L_0x5555570cfcd0 .functor OR 1, L_0x5555570cfba0, L_0x5555570cfc10, C4<0>, C4<0>;
L_0x5555570cfde0 .functor AND 1, L_0x5555570cf7a0, L_0x5555570cfa10, C4<1>, C4<1>;
L_0x5555570cfe90 .functor OR 1, L_0x5555570cfcd0, L_0x5555570cfde0, C4<0>, C4<0>;
v0x555556fad210_0 .net *"_ivl_0", 0 0, L_0x5555570cfac0;  1 drivers
v0x555556fad310_0 .net *"_ivl_10", 0 0, L_0x5555570cfde0;  1 drivers
v0x555556fad3f0_0 .net *"_ivl_4", 0 0, L_0x5555570cfba0;  1 drivers
v0x555556fad4e0_0 .net *"_ivl_6", 0 0, L_0x5555570cfc10;  1 drivers
v0x555556fad5c0_0 .net *"_ivl_8", 0 0, L_0x5555570cfcd0;  1 drivers
v0x555556fad6f0_0 .net "c_in", 0 0, L_0x5555570cfa10;  1 drivers
v0x555556fad7b0_0 .net "c_out", 0 0, L_0x5555570cfe90;  1 drivers
v0x555556fad870_0 .net "s", 0 0, L_0x5555570cfb30;  1 drivers
v0x555556fad930_0 .net "x", 0 0, L_0x5555570cf7a0;  1 drivers
v0x555556fada80_0 .net "y", 0 0, L_0x5555570d0140;  1 drivers
S_0x555556fadbe0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556fa57a0;
 .timescale -12 -12;
P_0x555556fa9a70 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fadeb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fadbe0;
 .timescale -12 -12;
S_0x555556fae090 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fadeb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d03b0 .functor XOR 1, L_0x5555570d0890, L_0x5555570d02f0, C4<0>, C4<0>;
L_0x5555570d0420 .functor XOR 1, L_0x5555570d03b0, L_0x5555570d0b20, C4<0>, C4<0>;
L_0x5555570d0490 .functor AND 1, L_0x5555570d02f0, L_0x5555570d0b20, C4<1>, C4<1>;
L_0x5555570d0500 .functor AND 1, L_0x5555570d0890, L_0x5555570d02f0, C4<1>, C4<1>;
L_0x5555570d05c0 .functor OR 1, L_0x5555570d0490, L_0x5555570d0500, C4<0>, C4<0>;
L_0x5555570d06d0 .functor AND 1, L_0x5555570d0890, L_0x5555570d0b20, C4<1>, C4<1>;
L_0x5555570d0780 .functor OR 1, L_0x5555570d05c0, L_0x5555570d06d0, C4<0>, C4<0>;
v0x555556fae310_0 .net *"_ivl_0", 0 0, L_0x5555570d03b0;  1 drivers
v0x555556fae410_0 .net *"_ivl_10", 0 0, L_0x5555570d06d0;  1 drivers
v0x555556fae4f0_0 .net *"_ivl_4", 0 0, L_0x5555570d0490;  1 drivers
v0x555556fae5e0_0 .net *"_ivl_6", 0 0, L_0x5555570d0500;  1 drivers
v0x555556fae6c0_0 .net *"_ivl_8", 0 0, L_0x5555570d05c0;  1 drivers
v0x555556fae7f0_0 .net "c_in", 0 0, L_0x5555570d0b20;  1 drivers
v0x555556fae8b0_0 .net "c_out", 0 0, L_0x5555570d0780;  1 drivers
v0x555556fae970_0 .net "s", 0 0, L_0x5555570d0420;  1 drivers
v0x555556faea30_0 .net "x", 0 0, L_0x5555570d0890;  1 drivers
v0x555556faeb80_0 .net "y", 0 0, L_0x5555570d02f0;  1 drivers
S_0x555556faf1a0 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556faf380 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556fb86f0_0 .net "answer", 8 0, L_0x5555570cb4f0;  alias, 1 drivers
v0x555556fb87f0_0 .net "carry", 8 0, L_0x5555570cbba0;  1 drivers
v0x555556fb88d0_0 .net "carry_out", 0 0, L_0x5555570cb890;  1 drivers
v0x555556fb8970_0 .net "input1", 8 0, L_0x5555570cc000;  1 drivers
v0x555556fb8a50_0 .net "input2", 8 0, L_0x5555570cc0f0;  1 drivers
L_0x5555570c6e90 .part L_0x5555570cc000, 0, 1;
L_0x5555570c6f30 .part L_0x5555570cc0f0, 0, 1;
L_0x5555570c7560 .part L_0x5555570cc000, 1, 1;
L_0x5555570c7600 .part L_0x5555570cc0f0, 1, 1;
L_0x5555570c7730 .part L_0x5555570cbba0, 0, 1;
L_0x5555570c7de0 .part L_0x5555570cc000, 2, 1;
L_0x5555570c7f50 .part L_0x5555570cc0f0, 2, 1;
L_0x5555570c8080 .part L_0x5555570cbba0, 1, 1;
L_0x5555570c86f0 .part L_0x5555570cc000, 3, 1;
L_0x5555570c88b0 .part L_0x5555570cc0f0, 3, 1;
L_0x5555570c8ad0 .part L_0x5555570cbba0, 2, 1;
L_0x5555570c8ff0 .part L_0x5555570cc000, 4, 1;
L_0x5555570c9190 .part L_0x5555570cc0f0, 4, 1;
L_0x5555570c92c0 .part L_0x5555570cbba0, 3, 1;
L_0x5555570c98a0 .part L_0x5555570cc000, 5, 1;
L_0x5555570c99d0 .part L_0x5555570cc0f0, 5, 1;
L_0x5555570c9b90 .part L_0x5555570cbba0, 4, 1;
L_0x5555570ca1a0 .part L_0x5555570cc000, 6, 1;
L_0x5555570ca370 .part L_0x5555570cc0f0, 6, 1;
L_0x5555570ca410 .part L_0x5555570cbba0, 5, 1;
L_0x5555570ca2d0 .part L_0x5555570cc000, 7, 1;
L_0x5555570cac70 .part L_0x5555570cc0f0, 7, 1;
L_0x5555570ca540 .part L_0x5555570cbba0, 6, 1;
L_0x5555570cb3c0 .part L_0x5555570cc000, 8, 1;
L_0x5555570cae20 .part L_0x5555570cc0f0, 8, 1;
L_0x5555570cb650 .part L_0x5555570cbba0, 7, 1;
LS_0x5555570cb4f0_0_0 .concat8 [ 1 1 1 1], L_0x5555570c6d10, L_0x5555570c7040, L_0x5555570c78d0, L_0x5555570c8270;
LS_0x5555570cb4f0_0_4 .concat8 [ 1 1 1 1], L_0x5555570c8c70, L_0x5555570c9480, L_0x5555570c9d30, L_0x5555570ca660;
LS_0x5555570cb4f0_0_8 .concat8 [ 1 0 0 0], L_0x5555570caf50;
L_0x5555570cb4f0 .concat8 [ 4 4 1 0], LS_0x5555570cb4f0_0_0, LS_0x5555570cb4f0_0_4, LS_0x5555570cb4f0_0_8;
LS_0x5555570cbba0_0_0 .concat8 [ 1 1 1 1], L_0x5555570c6d80, L_0x5555570c7450, L_0x5555570c7cd0, L_0x5555570c85e0;
LS_0x5555570cbba0_0_4 .concat8 [ 1 1 1 1], L_0x5555570c8ee0, L_0x5555570c9790, L_0x5555570ca090, L_0x5555570ca9c0;
LS_0x5555570cbba0_0_8 .concat8 [ 1 0 0 0], L_0x5555570cb2b0;
L_0x5555570cbba0 .concat8 [ 4 4 1 0], LS_0x5555570cbba0_0_0, LS_0x5555570cbba0_0_4, LS_0x5555570cbba0_0_8;
L_0x5555570cb890 .part L_0x5555570cbba0, 8, 1;
S_0x555556faf580 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556faf780 .param/l "i" 0 18 14, +C4<00>;
S_0x555556faf860 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556faf580;
 .timescale -12 -12;
S_0x555556fafa40 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556faf860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570c6d10 .functor XOR 1, L_0x5555570c6e90, L_0x5555570c6f30, C4<0>, C4<0>;
L_0x5555570c6d80 .functor AND 1, L_0x5555570c6e90, L_0x5555570c6f30, C4<1>, C4<1>;
v0x555556fafce0_0 .net "c", 0 0, L_0x5555570c6d80;  1 drivers
v0x555556fafdc0_0 .net "s", 0 0, L_0x5555570c6d10;  1 drivers
v0x555556fafe80_0 .net "x", 0 0, L_0x5555570c6e90;  1 drivers
v0x555556faff50_0 .net "y", 0 0, L_0x5555570c6f30;  1 drivers
S_0x555556fb00c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb02e0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fb03a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb00c0;
 .timescale -12 -12;
S_0x555556fb0580 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb03a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c6fd0 .functor XOR 1, L_0x5555570c7560, L_0x5555570c7600, C4<0>, C4<0>;
L_0x5555570c7040 .functor XOR 1, L_0x5555570c6fd0, L_0x5555570c7730, C4<0>, C4<0>;
L_0x5555570c7100 .functor AND 1, L_0x5555570c7600, L_0x5555570c7730, C4<1>, C4<1>;
L_0x5555570c7210 .functor AND 1, L_0x5555570c7560, L_0x5555570c7600, C4<1>, C4<1>;
L_0x5555570c72d0 .functor OR 1, L_0x5555570c7100, L_0x5555570c7210, C4<0>, C4<0>;
L_0x5555570c73e0 .functor AND 1, L_0x5555570c7560, L_0x5555570c7730, C4<1>, C4<1>;
L_0x5555570c7450 .functor OR 1, L_0x5555570c72d0, L_0x5555570c73e0, C4<0>, C4<0>;
v0x555556fb0800_0 .net *"_ivl_0", 0 0, L_0x5555570c6fd0;  1 drivers
v0x555556fb0900_0 .net *"_ivl_10", 0 0, L_0x5555570c73e0;  1 drivers
v0x555556fb09e0_0 .net *"_ivl_4", 0 0, L_0x5555570c7100;  1 drivers
v0x555556fb0ad0_0 .net *"_ivl_6", 0 0, L_0x5555570c7210;  1 drivers
v0x555556fb0bb0_0 .net *"_ivl_8", 0 0, L_0x5555570c72d0;  1 drivers
v0x555556fb0ce0_0 .net "c_in", 0 0, L_0x5555570c7730;  1 drivers
v0x555556fb0da0_0 .net "c_out", 0 0, L_0x5555570c7450;  1 drivers
v0x555556fb0e60_0 .net "s", 0 0, L_0x5555570c7040;  1 drivers
v0x555556fb0f20_0 .net "x", 0 0, L_0x5555570c7560;  1 drivers
v0x555556fb0fe0_0 .net "y", 0 0, L_0x5555570c7600;  1 drivers
S_0x555556fb1140 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb12f0 .param/l "i" 0 18 14, +C4<010>;
S_0x555556fb13b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb1140;
 .timescale -12 -12;
S_0x555556fb1590 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb13b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c7860 .functor XOR 1, L_0x5555570c7de0, L_0x5555570c7f50, C4<0>, C4<0>;
L_0x5555570c78d0 .functor XOR 1, L_0x5555570c7860, L_0x5555570c8080, C4<0>, C4<0>;
L_0x5555570c7940 .functor AND 1, L_0x5555570c7f50, L_0x5555570c8080, C4<1>, C4<1>;
L_0x5555570c7a50 .functor AND 1, L_0x5555570c7de0, L_0x5555570c7f50, C4<1>, C4<1>;
L_0x5555570c7b10 .functor OR 1, L_0x5555570c7940, L_0x5555570c7a50, C4<0>, C4<0>;
L_0x5555570c7c20 .functor AND 1, L_0x5555570c7de0, L_0x5555570c8080, C4<1>, C4<1>;
L_0x5555570c7cd0 .functor OR 1, L_0x5555570c7b10, L_0x5555570c7c20, C4<0>, C4<0>;
v0x555556fb1840_0 .net *"_ivl_0", 0 0, L_0x5555570c7860;  1 drivers
v0x555556fb1940_0 .net *"_ivl_10", 0 0, L_0x5555570c7c20;  1 drivers
v0x555556fb1a20_0 .net *"_ivl_4", 0 0, L_0x5555570c7940;  1 drivers
v0x555556fb1b10_0 .net *"_ivl_6", 0 0, L_0x5555570c7a50;  1 drivers
v0x555556fb1bf0_0 .net *"_ivl_8", 0 0, L_0x5555570c7b10;  1 drivers
v0x555556fb1d20_0 .net "c_in", 0 0, L_0x5555570c8080;  1 drivers
v0x555556fb1de0_0 .net "c_out", 0 0, L_0x5555570c7cd0;  1 drivers
v0x555556fb1ea0_0 .net "s", 0 0, L_0x5555570c78d0;  1 drivers
v0x555556fb1f60_0 .net "x", 0 0, L_0x5555570c7de0;  1 drivers
v0x555556fb20b0_0 .net "y", 0 0, L_0x5555570c7f50;  1 drivers
S_0x555556fb2210 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb23c0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556fb24a0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb2210;
 .timescale -12 -12;
S_0x555556fb2680 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb24a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c8200 .functor XOR 1, L_0x5555570c86f0, L_0x5555570c88b0, C4<0>, C4<0>;
L_0x5555570c8270 .functor XOR 1, L_0x5555570c8200, L_0x5555570c8ad0, C4<0>, C4<0>;
L_0x5555570c82e0 .functor AND 1, L_0x5555570c88b0, L_0x5555570c8ad0, C4<1>, C4<1>;
L_0x5555570c83a0 .functor AND 1, L_0x5555570c86f0, L_0x5555570c88b0, C4<1>, C4<1>;
L_0x5555570c8460 .functor OR 1, L_0x5555570c82e0, L_0x5555570c83a0, C4<0>, C4<0>;
L_0x5555570c8570 .functor AND 1, L_0x5555570c86f0, L_0x5555570c8ad0, C4<1>, C4<1>;
L_0x5555570c85e0 .functor OR 1, L_0x5555570c8460, L_0x5555570c8570, C4<0>, C4<0>;
v0x555556fb2900_0 .net *"_ivl_0", 0 0, L_0x5555570c8200;  1 drivers
v0x555556fb2a00_0 .net *"_ivl_10", 0 0, L_0x5555570c8570;  1 drivers
v0x555556fb2ae0_0 .net *"_ivl_4", 0 0, L_0x5555570c82e0;  1 drivers
v0x555556fb2bd0_0 .net *"_ivl_6", 0 0, L_0x5555570c83a0;  1 drivers
v0x555556fb2cb0_0 .net *"_ivl_8", 0 0, L_0x5555570c8460;  1 drivers
v0x555556fb2de0_0 .net "c_in", 0 0, L_0x5555570c8ad0;  1 drivers
v0x555556fb2ea0_0 .net "c_out", 0 0, L_0x5555570c85e0;  1 drivers
v0x555556fb2f60_0 .net "s", 0 0, L_0x5555570c8270;  1 drivers
v0x555556fb3020_0 .net "x", 0 0, L_0x5555570c86f0;  1 drivers
v0x555556fb3170_0 .net "y", 0 0, L_0x5555570c88b0;  1 drivers
S_0x555556fb32d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb34d0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fb35b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb32d0;
 .timescale -12 -12;
S_0x555556fb3790 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb35b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c8c00 .functor XOR 1, L_0x5555570c8ff0, L_0x5555570c9190, C4<0>, C4<0>;
L_0x5555570c8c70 .functor XOR 1, L_0x5555570c8c00, L_0x5555570c92c0, C4<0>, C4<0>;
L_0x5555570c8ce0 .functor AND 1, L_0x5555570c9190, L_0x5555570c92c0, C4<1>, C4<1>;
L_0x5555570c8d50 .functor AND 1, L_0x5555570c8ff0, L_0x5555570c9190, C4<1>, C4<1>;
L_0x5555570c8dc0 .functor OR 1, L_0x5555570c8ce0, L_0x5555570c8d50, C4<0>, C4<0>;
L_0x5555570c8e30 .functor AND 1, L_0x5555570c8ff0, L_0x5555570c92c0, C4<1>, C4<1>;
L_0x5555570c8ee0 .functor OR 1, L_0x5555570c8dc0, L_0x5555570c8e30, C4<0>, C4<0>;
v0x555556fb3a10_0 .net *"_ivl_0", 0 0, L_0x5555570c8c00;  1 drivers
v0x555556fb3b10_0 .net *"_ivl_10", 0 0, L_0x5555570c8e30;  1 drivers
v0x555556fb3bf0_0 .net *"_ivl_4", 0 0, L_0x5555570c8ce0;  1 drivers
v0x555556fb3cb0_0 .net *"_ivl_6", 0 0, L_0x5555570c8d50;  1 drivers
v0x555556fb3d90_0 .net *"_ivl_8", 0 0, L_0x5555570c8dc0;  1 drivers
v0x555556fb3ec0_0 .net "c_in", 0 0, L_0x5555570c92c0;  1 drivers
v0x555556fb3f80_0 .net "c_out", 0 0, L_0x5555570c8ee0;  1 drivers
v0x555556fb4040_0 .net "s", 0 0, L_0x5555570c8c70;  1 drivers
v0x555556fb4100_0 .net "x", 0 0, L_0x5555570c8ff0;  1 drivers
v0x555556fb4250_0 .net "y", 0 0, L_0x5555570c9190;  1 drivers
S_0x555556fb43b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb4560 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556fb4640 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb43b0;
 .timescale -12 -12;
S_0x555556fb4820 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb4640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c9120 .functor XOR 1, L_0x5555570c98a0, L_0x5555570c99d0, C4<0>, C4<0>;
L_0x5555570c9480 .functor XOR 1, L_0x5555570c9120, L_0x5555570c9b90, C4<0>, C4<0>;
L_0x5555570c94f0 .functor AND 1, L_0x5555570c99d0, L_0x5555570c9b90, C4<1>, C4<1>;
L_0x5555570c9560 .functor AND 1, L_0x5555570c98a0, L_0x5555570c99d0, C4<1>, C4<1>;
L_0x5555570c95d0 .functor OR 1, L_0x5555570c94f0, L_0x5555570c9560, C4<0>, C4<0>;
L_0x5555570c96e0 .functor AND 1, L_0x5555570c98a0, L_0x5555570c9b90, C4<1>, C4<1>;
L_0x5555570c9790 .functor OR 1, L_0x5555570c95d0, L_0x5555570c96e0, C4<0>, C4<0>;
v0x555556fb4aa0_0 .net *"_ivl_0", 0 0, L_0x5555570c9120;  1 drivers
v0x555556fb4ba0_0 .net *"_ivl_10", 0 0, L_0x5555570c96e0;  1 drivers
v0x555556fb4c80_0 .net *"_ivl_4", 0 0, L_0x5555570c94f0;  1 drivers
v0x555556fb4d70_0 .net *"_ivl_6", 0 0, L_0x5555570c9560;  1 drivers
v0x555556fb4e50_0 .net *"_ivl_8", 0 0, L_0x5555570c95d0;  1 drivers
v0x555556fb4f80_0 .net "c_in", 0 0, L_0x5555570c9b90;  1 drivers
v0x555556fb5040_0 .net "c_out", 0 0, L_0x5555570c9790;  1 drivers
v0x555556fb5100_0 .net "s", 0 0, L_0x5555570c9480;  1 drivers
v0x555556fb51c0_0 .net "x", 0 0, L_0x5555570c98a0;  1 drivers
v0x555556fb5310_0 .net "y", 0 0, L_0x5555570c99d0;  1 drivers
S_0x555556fb5470 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb5620 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fb5700 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb5470;
 .timescale -12 -12;
S_0x555556fb58e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb5700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570c9cc0 .functor XOR 1, L_0x5555570ca1a0, L_0x5555570ca370, C4<0>, C4<0>;
L_0x5555570c9d30 .functor XOR 1, L_0x5555570c9cc0, L_0x5555570ca410, C4<0>, C4<0>;
L_0x5555570c9da0 .functor AND 1, L_0x5555570ca370, L_0x5555570ca410, C4<1>, C4<1>;
L_0x5555570c9e10 .functor AND 1, L_0x5555570ca1a0, L_0x5555570ca370, C4<1>, C4<1>;
L_0x5555570c9ed0 .functor OR 1, L_0x5555570c9da0, L_0x5555570c9e10, C4<0>, C4<0>;
L_0x5555570c9fe0 .functor AND 1, L_0x5555570ca1a0, L_0x5555570ca410, C4<1>, C4<1>;
L_0x5555570ca090 .functor OR 1, L_0x5555570c9ed0, L_0x5555570c9fe0, C4<0>, C4<0>;
v0x555556fb5b60_0 .net *"_ivl_0", 0 0, L_0x5555570c9cc0;  1 drivers
v0x555556fb5c60_0 .net *"_ivl_10", 0 0, L_0x5555570c9fe0;  1 drivers
v0x555556fb5d40_0 .net *"_ivl_4", 0 0, L_0x5555570c9da0;  1 drivers
v0x555556fb5e30_0 .net *"_ivl_6", 0 0, L_0x5555570c9e10;  1 drivers
v0x555556fb5f10_0 .net *"_ivl_8", 0 0, L_0x5555570c9ed0;  1 drivers
v0x555556fb6040_0 .net "c_in", 0 0, L_0x5555570ca410;  1 drivers
v0x555556fb6100_0 .net "c_out", 0 0, L_0x5555570ca090;  1 drivers
v0x555556fb61c0_0 .net "s", 0 0, L_0x5555570c9d30;  1 drivers
v0x555556fb6280_0 .net "x", 0 0, L_0x5555570ca1a0;  1 drivers
v0x555556fb63d0_0 .net "y", 0 0, L_0x5555570ca370;  1 drivers
S_0x555556fb6530 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb66e0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556fb67c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb6530;
 .timescale -12 -12;
S_0x555556fb69a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb67c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ca5f0 .functor XOR 1, L_0x5555570ca2d0, L_0x5555570cac70, C4<0>, C4<0>;
L_0x5555570ca660 .functor XOR 1, L_0x5555570ca5f0, L_0x5555570ca540, C4<0>, C4<0>;
L_0x5555570ca6d0 .functor AND 1, L_0x5555570cac70, L_0x5555570ca540, C4<1>, C4<1>;
L_0x5555570ca740 .functor AND 1, L_0x5555570ca2d0, L_0x5555570cac70, C4<1>, C4<1>;
L_0x5555570ca800 .functor OR 1, L_0x5555570ca6d0, L_0x5555570ca740, C4<0>, C4<0>;
L_0x5555570ca910 .functor AND 1, L_0x5555570ca2d0, L_0x5555570ca540, C4<1>, C4<1>;
L_0x5555570ca9c0 .functor OR 1, L_0x5555570ca800, L_0x5555570ca910, C4<0>, C4<0>;
v0x555556fb6c20_0 .net *"_ivl_0", 0 0, L_0x5555570ca5f0;  1 drivers
v0x555556fb6d20_0 .net *"_ivl_10", 0 0, L_0x5555570ca910;  1 drivers
v0x555556fb6e00_0 .net *"_ivl_4", 0 0, L_0x5555570ca6d0;  1 drivers
v0x555556fb6ef0_0 .net *"_ivl_6", 0 0, L_0x5555570ca740;  1 drivers
v0x555556fb6fd0_0 .net *"_ivl_8", 0 0, L_0x5555570ca800;  1 drivers
v0x555556fb7100_0 .net "c_in", 0 0, L_0x5555570ca540;  1 drivers
v0x555556fb71c0_0 .net "c_out", 0 0, L_0x5555570ca9c0;  1 drivers
v0x555556fb7280_0 .net "s", 0 0, L_0x5555570ca660;  1 drivers
v0x555556fb7340_0 .net "x", 0 0, L_0x5555570ca2d0;  1 drivers
v0x555556fb7490_0 .net "y", 0 0, L_0x5555570cac70;  1 drivers
S_0x555556fb75f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556faf1a0;
 .timescale -12 -12;
P_0x555556fb3480 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fb78c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb75f0;
 .timescale -12 -12;
S_0x555556fb7aa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fb78c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570caee0 .functor XOR 1, L_0x5555570cb3c0, L_0x5555570cae20, C4<0>, C4<0>;
L_0x5555570caf50 .functor XOR 1, L_0x5555570caee0, L_0x5555570cb650, C4<0>, C4<0>;
L_0x5555570cafc0 .functor AND 1, L_0x5555570cae20, L_0x5555570cb650, C4<1>, C4<1>;
L_0x5555570cb030 .functor AND 1, L_0x5555570cb3c0, L_0x5555570cae20, C4<1>, C4<1>;
L_0x5555570cb0f0 .functor OR 1, L_0x5555570cafc0, L_0x5555570cb030, C4<0>, C4<0>;
L_0x5555570cb200 .functor AND 1, L_0x5555570cb3c0, L_0x5555570cb650, C4<1>, C4<1>;
L_0x5555570cb2b0 .functor OR 1, L_0x5555570cb0f0, L_0x5555570cb200, C4<0>, C4<0>;
v0x555556fb7d20_0 .net *"_ivl_0", 0 0, L_0x5555570caee0;  1 drivers
v0x555556fb7e20_0 .net *"_ivl_10", 0 0, L_0x5555570cb200;  1 drivers
v0x555556fb7f00_0 .net *"_ivl_4", 0 0, L_0x5555570cafc0;  1 drivers
v0x555556fb7ff0_0 .net *"_ivl_6", 0 0, L_0x5555570cb030;  1 drivers
v0x555556fb80d0_0 .net *"_ivl_8", 0 0, L_0x5555570cb0f0;  1 drivers
v0x555556fb8200_0 .net "c_in", 0 0, L_0x5555570cb650;  1 drivers
v0x555556fb82c0_0 .net "c_out", 0 0, L_0x5555570cb2b0;  1 drivers
v0x555556fb8380_0 .net "s", 0 0, L_0x5555570caf50;  1 drivers
v0x555556fb8440_0 .net "x", 0 0, L_0x5555570cb3c0;  1 drivers
v0x555556fb8590_0 .net "y", 0 0, L_0x5555570cae20;  1 drivers
S_0x555556fb8bb0 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 2 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556e53b40 .param/l "END" 1 20 34, C4<10>;
P_0x555556e53b80 .param/l "INIT" 1 20 32, C4<00>;
P_0x555556e53bc0 .param/l "M" 0 20 4, +C4<00000000000000000000000000001001>;
P_0x555556e53c00 .param/l "MULT" 1 20 33, C4<01>;
P_0x555556e53c40 .param/l "N" 0 20 3, +C4<00000000000000000000000000001000>;
v0x555556fcb160_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555556fcb220_0 .var "count", 4 0;
v0x555556fcb300_0 .var "data_valid", 0 0;
v0x555556fcb3a0_0 .net "in_0", 7 0, v0x555556fcc420_0;  alias, 1 drivers
v0x555556fcb480_0 .net "in_1", 8 0, v0x555556fccc80_0;  alias, 1 drivers
v0x555556fcb5b0_0 .var "input_0_exp", 16 0;
v0x555556fcb690_0 .var "out", 16 0;
v0x555556fcb770_0 .var "p", 16 0;
v0x555556fcb850_0 .net "start", 0 0, v0x555556fcebc0_0;  1 drivers
v0x555556fcb9a0_0 .var "state", 1 0;
v0x555556fcba80_0 .var "t", 16 0;
v0x555556fcbb60_0 .net "w_o", 16 0, L_0x5555570dbbb0;  1 drivers
v0x555556fcbc20_0 .net "w_p", 16 0, v0x555556fcb770_0;  1 drivers
v0x555556fcbcf0_0 .net "w_t", 16 0, v0x555556fcba80_0;  1 drivers
S_0x555556fb9140 .scope module, "Bit_adder" "N_bit_adder" 20 26, 18 1 0, S_0x555556fb8bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556fb9320 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x555556fcaca0_0 .net "answer", 16 0, L_0x5555570dbbb0;  alias, 1 drivers
v0x555556fcada0_0 .net "carry", 16 0, L_0x5555570dc1a0;  1 drivers
v0x555556fcae80_0 .net "carry_out", 0 0, L_0x5555570dc9e0;  1 drivers
v0x555556fcaf20_0 .net "input1", 16 0, v0x555556fcb770_0;  alias, 1 drivers
v0x555556fcb000_0 .net "input2", 16 0, v0x555556fcba80_0;  alias, 1 drivers
L_0x5555570d1d10 .part v0x555556fcb770_0, 0, 1;
L_0x5555570d1e00 .part v0x555556fcba80_0, 0, 1;
L_0x5555570d2480 .part v0x555556fcb770_0, 1, 1;
L_0x5555570d2520 .part v0x555556fcba80_0, 1, 1;
L_0x5555570d2650 .part L_0x5555570dc1a0, 0, 1;
L_0x5555570d2c60 .part v0x555556fcb770_0, 2, 1;
L_0x5555570d2e60 .part v0x555556fcba80_0, 2, 1;
L_0x5555570d3020 .part L_0x5555570dc1a0, 1, 1;
L_0x5555570d35f0 .part v0x555556fcb770_0, 3, 1;
L_0x5555570d3720 .part v0x555556fcba80_0, 3, 1;
L_0x5555570d38b0 .part L_0x5555570dc1a0, 2, 1;
L_0x5555570d3e70 .part v0x555556fcb770_0, 4, 1;
L_0x5555570d4010 .part v0x555556fcba80_0, 4, 1;
L_0x5555570d4140 .part L_0x5555570dc1a0, 3, 1;
L_0x5555570d4720 .part v0x555556fcb770_0, 5, 1;
L_0x5555570d4850 .part v0x555556fcba80_0, 5, 1;
L_0x5555570d4a10 .part L_0x5555570dc1a0, 4, 1;
L_0x5555570d5020 .part v0x555556fcb770_0, 6, 1;
L_0x5555570d5300 .part v0x555556fcba80_0, 6, 1;
L_0x5555570d54b0 .part L_0x5555570dc1a0, 5, 1;
L_0x5555570d5260 .part v0x555556fcb770_0, 7, 1;
L_0x5555570d5ae0 .part v0x555556fcba80_0, 7, 1;
L_0x5555570d5550 .part L_0x5555570dc1a0, 6, 1;
L_0x5555570d6240 .part v0x555556fcb770_0, 8, 1;
L_0x5555570d5c10 .part v0x555556fcba80_0, 8, 1;
L_0x5555570d64d0 .part L_0x5555570dc1a0, 7, 1;
L_0x5555570d6c10 .part v0x555556fcb770_0, 9, 1;
L_0x5555570d6cb0 .part v0x555556fcba80_0, 9, 1;
L_0x5555570d6710 .part L_0x5555570dc1a0, 8, 1;
L_0x5555570d7450 .part v0x555556fcb770_0, 10, 1;
L_0x5555570d7680 .part v0x555556fcba80_0, 10, 1;
L_0x5555570d77b0 .part L_0x5555570dc1a0, 9, 1;
L_0x5555570d7ed0 .part v0x555556fcb770_0, 11, 1;
L_0x5555570d8000 .part v0x555556fcba80_0, 11, 1;
L_0x5555570d8250 .part L_0x5555570dc1a0, 10, 1;
L_0x5555570d8860 .part v0x555556fcb770_0, 12, 1;
L_0x5555570d8130 .part v0x555556fcba80_0, 12, 1;
L_0x5555570d8b50 .part L_0x5555570dc1a0, 11, 1;
L_0x5555570d9230 .part v0x555556fcb770_0, 13, 1;
L_0x5555570d9360 .part v0x555556fcba80_0, 13, 1;
L_0x5555570d8c80 .part L_0x5555570dc1a0, 12, 1;
L_0x5555570d9ac0 .part v0x555556fcb770_0, 14, 1;
L_0x5555570d9490 .part v0x555556fcba80_0, 14, 1;
L_0x5555570da170 .part L_0x5555570dc1a0, 13, 1;
L_0x5555570da8f0 .part v0x555556fcb770_0, 15, 1;
L_0x5555570daa20 .part v0x555556fcba80_0, 15, 1;
L_0x5555570dacd0 .part L_0x5555570dc1a0, 14, 1;
L_0x5555570db2e0 .part v0x555556fcb770_0, 16, 1;
L_0x5555570db5a0 .part v0x555556fcba80_0, 16, 1;
L_0x5555570db6d0 .part L_0x5555570dc1a0, 15, 1;
LS_0x5555570dbbb0_0_0 .concat8 [ 1 1 1 1], L_0x5555570d1be0, L_0x5555570d1f60, L_0x5555570d27f0, L_0x5555570d3210;
LS_0x5555570dbbb0_0_4 .concat8 [ 1 1 1 1], L_0x5555570d3a50, L_0x5555570d4300, L_0x5555570d4bb0, L_0x5555570d5670;
LS_0x5555570dbbb0_0_8 .concat8 [ 1 1 1 1], L_0x5555570d5dd0, L_0x5555570d67f0, L_0x5555570d6fd0, L_0x5555570d7a60;
LS_0x5555570dbbb0_0_12 .concat8 [ 1 1 1 1], L_0x5555570d83f0, L_0x5555570d8dc0, L_0x5555570d9650, L_0x5555570da480;
LS_0x5555570dbbb0_0_16 .concat8 [ 1 0 0 0], L_0x5555570dae70;
LS_0x5555570dbbb0_1_0 .concat8 [ 4 4 4 4], LS_0x5555570dbbb0_0_0, LS_0x5555570dbbb0_0_4, LS_0x5555570dbbb0_0_8, LS_0x5555570dbbb0_0_12;
LS_0x5555570dbbb0_1_4 .concat8 [ 1 0 0 0], LS_0x5555570dbbb0_0_16;
L_0x5555570dbbb0 .concat8 [ 16 1 0 0], LS_0x5555570dbbb0_1_0, LS_0x5555570dbbb0_1_4;
LS_0x5555570dc1a0_0_0 .concat8 [ 1 1 1 1], L_0x5555570d1c50, L_0x5555570d2370, L_0x5555570d2b50, L_0x5555570d34e0;
LS_0x5555570dc1a0_0_4 .concat8 [ 1 1 1 1], L_0x5555570d3d60, L_0x5555570d4610, L_0x5555570d4f10, L_0x5555570d59d0;
LS_0x5555570dc1a0_0_8 .concat8 [ 1 1 1 1], L_0x5555570d6130, L_0x5555570d6b00, L_0x5555570d7340, L_0x5555570d7dc0;
LS_0x5555570dc1a0_0_12 .concat8 [ 1 1 1 1], L_0x5555570d8750, L_0x5555570d9120, L_0x5555570d99b0, L_0x5555570da7e0;
LS_0x5555570dc1a0_0_16 .concat8 [ 1 0 0 0], L_0x5555570db1d0;
LS_0x5555570dc1a0_1_0 .concat8 [ 4 4 4 4], LS_0x5555570dc1a0_0_0, LS_0x5555570dc1a0_0_4, LS_0x5555570dc1a0_0_8, LS_0x5555570dc1a0_0_12;
LS_0x5555570dc1a0_1_4 .concat8 [ 1 0 0 0], LS_0x5555570dc1a0_0_16;
L_0x5555570dc1a0 .concat8 [ 16 1 0 0], LS_0x5555570dc1a0_1_0, LS_0x5555570dc1a0_1_4;
L_0x5555570dc9e0 .part L_0x5555570dc1a0, 16, 1;
S_0x555556fb9490 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fb96b0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556fb9790 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556fb9490;
 .timescale -12 -12;
S_0x555556fb9970 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556fb9790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570d1be0 .functor XOR 1, L_0x5555570d1d10, L_0x5555570d1e00, C4<0>, C4<0>;
L_0x5555570d1c50 .functor AND 1, L_0x5555570d1d10, L_0x5555570d1e00, C4<1>, C4<1>;
v0x555556fb9c10_0 .net "c", 0 0, L_0x5555570d1c50;  1 drivers
v0x555556fb9cf0_0 .net "s", 0 0, L_0x5555570d1be0;  1 drivers
v0x555556fb9db0_0 .net "x", 0 0, L_0x5555570d1d10;  1 drivers
v0x555556fb9e80_0 .net "y", 0 0, L_0x5555570d1e00;  1 drivers
S_0x555556fb9ff0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fba210 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fba2d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fb9ff0;
 .timescale -12 -12;
S_0x555556fba4b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fba2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d1ef0 .functor XOR 1, L_0x5555570d2480, L_0x5555570d2520, C4<0>, C4<0>;
L_0x5555570d1f60 .functor XOR 1, L_0x5555570d1ef0, L_0x5555570d2650, C4<0>, C4<0>;
L_0x5555570d2020 .functor AND 1, L_0x5555570d2520, L_0x5555570d2650, C4<1>, C4<1>;
L_0x5555570d2130 .functor AND 1, L_0x5555570d2480, L_0x5555570d2520, C4<1>, C4<1>;
L_0x5555570d21f0 .functor OR 1, L_0x5555570d2020, L_0x5555570d2130, C4<0>, C4<0>;
L_0x5555570d2300 .functor AND 1, L_0x5555570d2480, L_0x5555570d2650, C4<1>, C4<1>;
L_0x5555570d2370 .functor OR 1, L_0x5555570d21f0, L_0x5555570d2300, C4<0>, C4<0>;
v0x555556fba730_0 .net *"_ivl_0", 0 0, L_0x5555570d1ef0;  1 drivers
v0x555556fba830_0 .net *"_ivl_10", 0 0, L_0x5555570d2300;  1 drivers
v0x555556fba910_0 .net *"_ivl_4", 0 0, L_0x5555570d2020;  1 drivers
v0x555556fbaa00_0 .net *"_ivl_6", 0 0, L_0x5555570d2130;  1 drivers
v0x555556fbaae0_0 .net *"_ivl_8", 0 0, L_0x5555570d21f0;  1 drivers
v0x555556fbac10_0 .net "c_in", 0 0, L_0x5555570d2650;  1 drivers
v0x555556fbacd0_0 .net "c_out", 0 0, L_0x5555570d2370;  1 drivers
v0x555556fbad90_0 .net "s", 0 0, L_0x5555570d1f60;  1 drivers
v0x555556fbae50_0 .net "x", 0 0, L_0x5555570d2480;  1 drivers
v0x555556fbaf10_0 .net "y", 0 0, L_0x5555570d2520;  1 drivers
S_0x555556fbb070 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fbb220 .param/l "i" 0 18 14, +C4<010>;
S_0x555556fbb2e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fbb070;
 .timescale -12 -12;
S_0x555556fbb4c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fbb2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d2780 .functor XOR 1, L_0x5555570d2c60, L_0x5555570d2e60, C4<0>, C4<0>;
L_0x5555570d27f0 .functor XOR 1, L_0x5555570d2780, L_0x5555570d3020, C4<0>, C4<0>;
L_0x5555570d2860 .functor AND 1, L_0x5555570d2e60, L_0x5555570d3020, C4<1>, C4<1>;
L_0x5555570d28d0 .functor AND 1, L_0x5555570d2c60, L_0x5555570d2e60, C4<1>, C4<1>;
L_0x5555570d2990 .functor OR 1, L_0x5555570d2860, L_0x5555570d28d0, C4<0>, C4<0>;
L_0x5555570d2aa0 .functor AND 1, L_0x5555570d2c60, L_0x5555570d3020, C4<1>, C4<1>;
L_0x5555570d2b50 .functor OR 1, L_0x5555570d2990, L_0x5555570d2aa0, C4<0>, C4<0>;
v0x555556fbb770_0 .net *"_ivl_0", 0 0, L_0x5555570d2780;  1 drivers
v0x555556fbb870_0 .net *"_ivl_10", 0 0, L_0x5555570d2aa0;  1 drivers
v0x555556fbb950_0 .net *"_ivl_4", 0 0, L_0x5555570d2860;  1 drivers
v0x555556fbba40_0 .net *"_ivl_6", 0 0, L_0x5555570d28d0;  1 drivers
v0x555556fbbb20_0 .net *"_ivl_8", 0 0, L_0x5555570d2990;  1 drivers
v0x555556fbbc50_0 .net "c_in", 0 0, L_0x5555570d3020;  1 drivers
v0x555556fbbd10_0 .net "c_out", 0 0, L_0x5555570d2b50;  1 drivers
v0x555556fbbdd0_0 .net "s", 0 0, L_0x5555570d27f0;  1 drivers
v0x555556fbbe90_0 .net "x", 0 0, L_0x5555570d2c60;  1 drivers
v0x555556fbbfe0_0 .net "y", 0 0, L_0x5555570d2e60;  1 drivers
S_0x555556fbc140 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fbc2f0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556fbc3d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fbc140;
 .timescale -12 -12;
S_0x555556fbc5b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fbc3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d31a0 .functor XOR 1, L_0x5555570d35f0, L_0x5555570d3720, C4<0>, C4<0>;
L_0x5555570d3210 .functor XOR 1, L_0x5555570d31a0, L_0x5555570d38b0, C4<0>, C4<0>;
L_0x5555570d3280 .functor AND 1, L_0x5555570d3720, L_0x5555570d38b0, C4<1>, C4<1>;
L_0x5555570d32f0 .functor AND 1, L_0x5555570d35f0, L_0x5555570d3720, C4<1>, C4<1>;
L_0x5555570d3360 .functor OR 1, L_0x5555570d3280, L_0x5555570d32f0, C4<0>, C4<0>;
L_0x5555570d3470 .functor AND 1, L_0x5555570d35f0, L_0x5555570d38b0, C4<1>, C4<1>;
L_0x5555570d34e0 .functor OR 1, L_0x5555570d3360, L_0x5555570d3470, C4<0>, C4<0>;
v0x555556fbc830_0 .net *"_ivl_0", 0 0, L_0x5555570d31a0;  1 drivers
v0x555556fbc930_0 .net *"_ivl_10", 0 0, L_0x5555570d3470;  1 drivers
v0x555556fbca10_0 .net *"_ivl_4", 0 0, L_0x5555570d3280;  1 drivers
v0x555556fbcb00_0 .net *"_ivl_6", 0 0, L_0x5555570d32f0;  1 drivers
v0x555556fbcbe0_0 .net *"_ivl_8", 0 0, L_0x5555570d3360;  1 drivers
v0x555556fbcd10_0 .net "c_in", 0 0, L_0x5555570d38b0;  1 drivers
v0x555556fbcdd0_0 .net "c_out", 0 0, L_0x5555570d34e0;  1 drivers
v0x555556fbce90_0 .net "s", 0 0, L_0x5555570d3210;  1 drivers
v0x555556fbcf50_0 .net "x", 0 0, L_0x5555570d35f0;  1 drivers
v0x555556fbd0a0_0 .net "y", 0 0, L_0x5555570d3720;  1 drivers
S_0x555556fbd200 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fbd400 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fbd4e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fbd200;
 .timescale -12 -12;
S_0x555556fbd6c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fbd4e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d39e0 .functor XOR 1, L_0x5555570d3e70, L_0x5555570d4010, C4<0>, C4<0>;
L_0x5555570d3a50 .functor XOR 1, L_0x5555570d39e0, L_0x5555570d4140, C4<0>, C4<0>;
L_0x5555570d3ac0 .functor AND 1, L_0x5555570d4010, L_0x5555570d4140, C4<1>, C4<1>;
L_0x5555570d3b30 .functor AND 1, L_0x5555570d3e70, L_0x5555570d4010, C4<1>, C4<1>;
L_0x5555570d3ba0 .functor OR 1, L_0x5555570d3ac0, L_0x5555570d3b30, C4<0>, C4<0>;
L_0x5555570d3cb0 .functor AND 1, L_0x5555570d3e70, L_0x5555570d4140, C4<1>, C4<1>;
L_0x5555570d3d60 .functor OR 1, L_0x5555570d3ba0, L_0x5555570d3cb0, C4<0>, C4<0>;
v0x555556fbd940_0 .net *"_ivl_0", 0 0, L_0x5555570d39e0;  1 drivers
v0x555556fbda40_0 .net *"_ivl_10", 0 0, L_0x5555570d3cb0;  1 drivers
v0x555556fbdb20_0 .net *"_ivl_4", 0 0, L_0x5555570d3ac0;  1 drivers
v0x555556fbdbe0_0 .net *"_ivl_6", 0 0, L_0x5555570d3b30;  1 drivers
v0x555556fbdcc0_0 .net *"_ivl_8", 0 0, L_0x5555570d3ba0;  1 drivers
v0x555556fbddf0_0 .net "c_in", 0 0, L_0x5555570d4140;  1 drivers
v0x555556fbdeb0_0 .net "c_out", 0 0, L_0x5555570d3d60;  1 drivers
v0x555556fbdf70_0 .net "s", 0 0, L_0x5555570d3a50;  1 drivers
v0x555556fbe030_0 .net "x", 0 0, L_0x5555570d3e70;  1 drivers
v0x555556fbe180_0 .net "y", 0 0, L_0x5555570d4010;  1 drivers
S_0x555556fbe2e0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fbe490 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556fbe570 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fbe2e0;
 .timescale -12 -12;
S_0x555556fbe750 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fbe570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d3fa0 .functor XOR 1, L_0x5555570d4720, L_0x5555570d4850, C4<0>, C4<0>;
L_0x5555570d4300 .functor XOR 1, L_0x5555570d3fa0, L_0x5555570d4a10, C4<0>, C4<0>;
L_0x5555570d4370 .functor AND 1, L_0x5555570d4850, L_0x5555570d4a10, C4<1>, C4<1>;
L_0x5555570d43e0 .functor AND 1, L_0x5555570d4720, L_0x5555570d4850, C4<1>, C4<1>;
L_0x5555570d4450 .functor OR 1, L_0x5555570d4370, L_0x5555570d43e0, C4<0>, C4<0>;
L_0x5555570d4560 .functor AND 1, L_0x5555570d4720, L_0x5555570d4a10, C4<1>, C4<1>;
L_0x5555570d4610 .functor OR 1, L_0x5555570d4450, L_0x5555570d4560, C4<0>, C4<0>;
v0x555556fbe9d0_0 .net *"_ivl_0", 0 0, L_0x5555570d3fa0;  1 drivers
v0x555556fbead0_0 .net *"_ivl_10", 0 0, L_0x5555570d4560;  1 drivers
v0x555556fbebb0_0 .net *"_ivl_4", 0 0, L_0x5555570d4370;  1 drivers
v0x555556fbeca0_0 .net *"_ivl_6", 0 0, L_0x5555570d43e0;  1 drivers
v0x555556fbed80_0 .net *"_ivl_8", 0 0, L_0x5555570d4450;  1 drivers
v0x555556fbeeb0_0 .net "c_in", 0 0, L_0x5555570d4a10;  1 drivers
v0x555556fbef70_0 .net "c_out", 0 0, L_0x5555570d4610;  1 drivers
v0x555556fbf030_0 .net "s", 0 0, L_0x5555570d4300;  1 drivers
v0x555556fbf0f0_0 .net "x", 0 0, L_0x5555570d4720;  1 drivers
v0x555556fbf240_0 .net "y", 0 0, L_0x5555570d4850;  1 drivers
S_0x555556fbf3a0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fbf550 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fbf630 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fbf3a0;
 .timescale -12 -12;
S_0x555556fbf810 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fbf630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d4b40 .functor XOR 1, L_0x5555570d5020, L_0x5555570d5300, C4<0>, C4<0>;
L_0x5555570d4bb0 .functor XOR 1, L_0x5555570d4b40, L_0x5555570d54b0, C4<0>, C4<0>;
L_0x5555570d4c20 .functor AND 1, L_0x5555570d5300, L_0x5555570d54b0, C4<1>, C4<1>;
L_0x5555570d4c90 .functor AND 1, L_0x5555570d5020, L_0x5555570d5300, C4<1>, C4<1>;
L_0x5555570d4d50 .functor OR 1, L_0x5555570d4c20, L_0x5555570d4c90, C4<0>, C4<0>;
L_0x5555570d4e60 .functor AND 1, L_0x5555570d5020, L_0x5555570d54b0, C4<1>, C4<1>;
L_0x5555570d4f10 .functor OR 1, L_0x5555570d4d50, L_0x5555570d4e60, C4<0>, C4<0>;
v0x555556fbfa90_0 .net *"_ivl_0", 0 0, L_0x5555570d4b40;  1 drivers
v0x555556fbfb90_0 .net *"_ivl_10", 0 0, L_0x5555570d4e60;  1 drivers
v0x555556fbfc70_0 .net *"_ivl_4", 0 0, L_0x5555570d4c20;  1 drivers
v0x555556fbfd60_0 .net *"_ivl_6", 0 0, L_0x5555570d4c90;  1 drivers
v0x555556fbfe40_0 .net *"_ivl_8", 0 0, L_0x5555570d4d50;  1 drivers
v0x555556fbff70_0 .net "c_in", 0 0, L_0x5555570d54b0;  1 drivers
v0x555556fc0030_0 .net "c_out", 0 0, L_0x5555570d4f10;  1 drivers
v0x555556fc00f0_0 .net "s", 0 0, L_0x5555570d4bb0;  1 drivers
v0x555556fc01b0_0 .net "x", 0 0, L_0x5555570d5020;  1 drivers
v0x555556fc0300_0 .net "y", 0 0, L_0x5555570d5300;  1 drivers
S_0x555556fc0460 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc0610 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556fc06f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc0460;
 .timescale -12 -12;
S_0x555556fc08d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc06f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d5600 .functor XOR 1, L_0x5555570d5260, L_0x5555570d5ae0, C4<0>, C4<0>;
L_0x5555570d5670 .functor XOR 1, L_0x5555570d5600, L_0x5555570d5550, C4<0>, C4<0>;
L_0x5555570d56e0 .functor AND 1, L_0x5555570d5ae0, L_0x5555570d5550, C4<1>, C4<1>;
L_0x5555570d5750 .functor AND 1, L_0x5555570d5260, L_0x5555570d5ae0, C4<1>, C4<1>;
L_0x5555570d5810 .functor OR 1, L_0x5555570d56e0, L_0x5555570d5750, C4<0>, C4<0>;
L_0x5555570d5920 .functor AND 1, L_0x5555570d5260, L_0x5555570d5550, C4<1>, C4<1>;
L_0x5555570d59d0 .functor OR 1, L_0x5555570d5810, L_0x5555570d5920, C4<0>, C4<0>;
v0x555556fc0b50_0 .net *"_ivl_0", 0 0, L_0x5555570d5600;  1 drivers
v0x555556fc0c50_0 .net *"_ivl_10", 0 0, L_0x5555570d5920;  1 drivers
v0x555556fc0d30_0 .net *"_ivl_4", 0 0, L_0x5555570d56e0;  1 drivers
v0x555556fc0e20_0 .net *"_ivl_6", 0 0, L_0x5555570d5750;  1 drivers
v0x555556fc0f00_0 .net *"_ivl_8", 0 0, L_0x5555570d5810;  1 drivers
v0x555556fc1030_0 .net "c_in", 0 0, L_0x5555570d5550;  1 drivers
v0x555556fc10f0_0 .net "c_out", 0 0, L_0x5555570d59d0;  1 drivers
v0x555556fc11b0_0 .net "s", 0 0, L_0x5555570d5670;  1 drivers
v0x555556fc1270_0 .net "x", 0 0, L_0x5555570d5260;  1 drivers
v0x555556fc13c0_0 .net "y", 0 0, L_0x5555570d5ae0;  1 drivers
S_0x555556fc1520 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fbd3b0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fc17f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc1520;
 .timescale -12 -12;
S_0x555556fc19d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc17f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d5d60 .functor XOR 1, L_0x5555570d6240, L_0x5555570d5c10, C4<0>, C4<0>;
L_0x5555570d5dd0 .functor XOR 1, L_0x5555570d5d60, L_0x5555570d64d0, C4<0>, C4<0>;
L_0x5555570d5e40 .functor AND 1, L_0x5555570d5c10, L_0x5555570d64d0, C4<1>, C4<1>;
L_0x5555570d5eb0 .functor AND 1, L_0x5555570d6240, L_0x5555570d5c10, C4<1>, C4<1>;
L_0x5555570d5f70 .functor OR 1, L_0x5555570d5e40, L_0x5555570d5eb0, C4<0>, C4<0>;
L_0x5555570d6080 .functor AND 1, L_0x5555570d6240, L_0x5555570d64d0, C4<1>, C4<1>;
L_0x5555570d6130 .functor OR 1, L_0x5555570d5f70, L_0x5555570d6080, C4<0>, C4<0>;
v0x555556fc1c50_0 .net *"_ivl_0", 0 0, L_0x5555570d5d60;  1 drivers
v0x555556fc1d50_0 .net *"_ivl_10", 0 0, L_0x5555570d6080;  1 drivers
v0x555556fc1e30_0 .net *"_ivl_4", 0 0, L_0x5555570d5e40;  1 drivers
v0x555556fc1f20_0 .net *"_ivl_6", 0 0, L_0x5555570d5eb0;  1 drivers
v0x555556fc2000_0 .net *"_ivl_8", 0 0, L_0x5555570d5f70;  1 drivers
v0x555556fc2130_0 .net "c_in", 0 0, L_0x5555570d64d0;  1 drivers
v0x555556fc21f0_0 .net "c_out", 0 0, L_0x5555570d6130;  1 drivers
v0x555556fc22b0_0 .net "s", 0 0, L_0x5555570d5dd0;  1 drivers
v0x555556fc2370_0 .net "x", 0 0, L_0x5555570d6240;  1 drivers
v0x555556fc24c0_0 .net "y", 0 0, L_0x5555570d5c10;  1 drivers
S_0x555556fc2620 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc27d0 .param/l "i" 0 18 14, +C4<01001>;
S_0x555556fc28b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc2620;
 .timescale -12 -12;
S_0x555556fc2a90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc28b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d6370 .functor XOR 1, L_0x5555570d6c10, L_0x5555570d6cb0, C4<0>, C4<0>;
L_0x5555570d67f0 .functor XOR 1, L_0x5555570d6370, L_0x5555570d6710, C4<0>, C4<0>;
L_0x5555570d6860 .functor AND 1, L_0x5555570d6cb0, L_0x5555570d6710, C4<1>, C4<1>;
L_0x5555570d68d0 .functor AND 1, L_0x5555570d6c10, L_0x5555570d6cb0, C4<1>, C4<1>;
L_0x5555570d6940 .functor OR 1, L_0x5555570d6860, L_0x5555570d68d0, C4<0>, C4<0>;
L_0x5555570d6a50 .functor AND 1, L_0x5555570d6c10, L_0x5555570d6710, C4<1>, C4<1>;
L_0x5555570d6b00 .functor OR 1, L_0x5555570d6940, L_0x5555570d6a50, C4<0>, C4<0>;
v0x555556fc2d10_0 .net *"_ivl_0", 0 0, L_0x5555570d6370;  1 drivers
v0x555556fc2e10_0 .net *"_ivl_10", 0 0, L_0x5555570d6a50;  1 drivers
v0x555556fc2ef0_0 .net *"_ivl_4", 0 0, L_0x5555570d6860;  1 drivers
v0x555556fc2fe0_0 .net *"_ivl_6", 0 0, L_0x5555570d68d0;  1 drivers
v0x555556fc30c0_0 .net *"_ivl_8", 0 0, L_0x5555570d6940;  1 drivers
v0x555556fc31f0_0 .net "c_in", 0 0, L_0x5555570d6710;  1 drivers
v0x555556fc32b0_0 .net "c_out", 0 0, L_0x5555570d6b00;  1 drivers
v0x555556fc3370_0 .net "s", 0 0, L_0x5555570d67f0;  1 drivers
v0x555556fc3430_0 .net "x", 0 0, L_0x5555570d6c10;  1 drivers
v0x555556fc3580_0 .net "y", 0 0, L_0x5555570d6cb0;  1 drivers
S_0x555556fc36e0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc3890 .param/l "i" 0 18 14, +C4<01010>;
S_0x555556fc3970 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc36e0;
 .timescale -12 -12;
S_0x555556fc3b50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc3970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d6f60 .functor XOR 1, L_0x5555570d7450, L_0x5555570d7680, C4<0>, C4<0>;
L_0x5555570d6fd0 .functor XOR 1, L_0x5555570d6f60, L_0x5555570d77b0, C4<0>, C4<0>;
L_0x5555570d7040 .functor AND 1, L_0x5555570d7680, L_0x5555570d77b0, C4<1>, C4<1>;
L_0x5555570d7100 .functor AND 1, L_0x5555570d7450, L_0x5555570d7680, C4<1>, C4<1>;
L_0x5555570d71c0 .functor OR 1, L_0x5555570d7040, L_0x5555570d7100, C4<0>, C4<0>;
L_0x5555570d72d0 .functor AND 1, L_0x5555570d7450, L_0x5555570d77b0, C4<1>, C4<1>;
L_0x5555570d7340 .functor OR 1, L_0x5555570d71c0, L_0x5555570d72d0, C4<0>, C4<0>;
v0x555556fc3dd0_0 .net *"_ivl_0", 0 0, L_0x5555570d6f60;  1 drivers
v0x555556fc3ed0_0 .net *"_ivl_10", 0 0, L_0x5555570d72d0;  1 drivers
v0x555556fc3fb0_0 .net *"_ivl_4", 0 0, L_0x5555570d7040;  1 drivers
v0x555556fc40a0_0 .net *"_ivl_6", 0 0, L_0x5555570d7100;  1 drivers
v0x555556fc4180_0 .net *"_ivl_8", 0 0, L_0x5555570d71c0;  1 drivers
v0x555556fc42b0_0 .net "c_in", 0 0, L_0x5555570d77b0;  1 drivers
v0x555556fc4370_0 .net "c_out", 0 0, L_0x5555570d7340;  1 drivers
v0x555556fc4430_0 .net "s", 0 0, L_0x5555570d6fd0;  1 drivers
v0x555556fc44f0_0 .net "x", 0 0, L_0x5555570d7450;  1 drivers
v0x555556fc4640_0 .net "y", 0 0, L_0x5555570d7680;  1 drivers
S_0x555556fc47a0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc4950 .param/l "i" 0 18 14, +C4<01011>;
S_0x555556fc4a30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc47a0;
 .timescale -12 -12;
S_0x555556fc4c10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc4a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d79f0 .functor XOR 1, L_0x5555570d7ed0, L_0x5555570d8000, C4<0>, C4<0>;
L_0x5555570d7a60 .functor XOR 1, L_0x5555570d79f0, L_0x5555570d8250, C4<0>, C4<0>;
L_0x5555570d7ad0 .functor AND 1, L_0x5555570d8000, L_0x5555570d8250, C4<1>, C4<1>;
L_0x5555570d7b40 .functor AND 1, L_0x5555570d7ed0, L_0x5555570d8000, C4<1>, C4<1>;
L_0x5555570d7c00 .functor OR 1, L_0x5555570d7ad0, L_0x5555570d7b40, C4<0>, C4<0>;
L_0x5555570d7d10 .functor AND 1, L_0x5555570d7ed0, L_0x5555570d8250, C4<1>, C4<1>;
L_0x5555570d7dc0 .functor OR 1, L_0x5555570d7c00, L_0x5555570d7d10, C4<0>, C4<0>;
v0x555556fc4e90_0 .net *"_ivl_0", 0 0, L_0x5555570d79f0;  1 drivers
v0x555556fc4f90_0 .net *"_ivl_10", 0 0, L_0x5555570d7d10;  1 drivers
v0x555556fc5070_0 .net *"_ivl_4", 0 0, L_0x5555570d7ad0;  1 drivers
v0x555556fc5160_0 .net *"_ivl_6", 0 0, L_0x5555570d7b40;  1 drivers
v0x555556fc5240_0 .net *"_ivl_8", 0 0, L_0x5555570d7c00;  1 drivers
v0x555556fc5370_0 .net "c_in", 0 0, L_0x5555570d8250;  1 drivers
v0x555556fc5430_0 .net "c_out", 0 0, L_0x5555570d7dc0;  1 drivers
v0x555556fc54f0_0 .net "s", 0 0, L_0x5555570d7a60;  1 drivers
v0x555556fc55b0_0 .net "x", 0 0, L_0x5555570d7ed0;  1 drivers
v0x555556fc5700_0 .net "y", 0 0, L_0x5555570d8000;  1 drivers
S_0x555556fc5860 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc5a10 .param/l "i" 0 18 14, +C4<01100>;
S_0x555556fc5af0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc5860;
 .timescale -12 -12;
S_0x555556fc5cd0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc5af0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d8380 .functor XOR 1, L_0x5555570d8860, L_0x5555570d8130, C4<0>, C4<0>;
L_0x5555570d83f0 .functor XOR 1, L_0x5555570d8380, L_0x5555570d8b50, C4<0>, C4<0>;
L_0x5555570d8460 .functor AND 1, L_0x5555570d8130, L_0x5555570d8b50, C4<1>, C4<1>;
L_0x5555570d84d0 .functor AND 1, L_0x5555570d8860, L_0x5555570d8130, C4<1>, C4<1>;
L_0x5555570d8590 .functor OR 1, L_0x5555570d8460, L_0x5555570d84d0, C4<0>, C4<0>;
L_0x5555570d86a0 .functor AND 1, L_0x5555570d8860, L_0x5555570d8b50, C4<1>, C4<1>;
L_0x5555570d8750 .functor OR 1, L_0x5555570d8590, L_0x5555570d86a0, C4<0>, C4<0>;
v0x555556fc5f50_0 .net *"_ivl_0", 0 0, L_0x5555570d8380;  1 drivers
v0x555556fc6050_0 .net *"_ivl_10", 0 0, L_0x5555570d86a0;  1 drivers
v0x555556fc6130_0 .net *"_ivl_4", 0 0, L_0x5555570d8460;  1 drivers
v0x555556fc6220_0 .net *"_ivl_6", 0 0, L_0x5555570d84d0;  1 drivers
v0x555556fc6300_0 .net *"_ivl_8", 0 0, L_0x5555570d8590;  1 drivers
v0x555556fc6430_0 .net "c_in", 0 0, L_0x5555570d8b50;  1 drivers
v0x555556fc64f0_0 .net "c_out", 0 0, L_0x5555570d8750;  1 drivers
v0x555556fc65b0_0 .net "s", 0 0, L_0x5555570d83f0;  1 drivers
v0x555556fc6670_0 .net "x", 0 0, L_0x5555570d8860;  1 drivers
v0x555556fc67c0_0 .net "y", 0 0, L_0x5555570d8130;  1 drivers
S_0x555556fc6920 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc6ad0 .param/l "i" 0 18 14, +C4<01101>;
S_0x555556fc6bb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc6920;
 .timescale -12 -12;
S_0x555556fc6d90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc6bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d81d0 .functor XOR 1, L_0x5555570d9230, L_0x5555570d9360, C4<0>, C4<0>;
L_0x5555570d8dc0 .functor XOR 1, L_0x5555570d81d0, L_0x5555570d8c80, C4<0>, C4<0>;
L_0x5555570d8e30 .functor AND 1, L_0x5555570d9360, L_0x5555570d8c80, C4<1>, C4<1>;
L_0x5555570d8ea0 .functor AND 1, L_0x5555570d9230, L_0x5555570d9360, C4<1>, C4<1>;
L_0x5555570d8f60 .functor OR 1, L_0x5555570d8e30, L_0x5555570d8ea0, C4<0>, C4<0>;
L_0x5555570d9070 .functor AND 1, L_0x5555570d9230, L_0x5555570d8c80, C4<1>, C4<1>;
L_0x5555570d9120 .functor OR 1, L_0x5555570d8f60, L_0x5555570d9070, C4<0>, C4<0>;
v0x555556fc7010_0 .net *"_ivl_0", 0 0, L_0x5555570d81d0;  1 drivers
v0x555556fc7110_0 .net *"_ivl_10", 0 0, L_0x5555570d9070;  1 drivers
v0x555556fc71f0_0 .net *"_ivl_4", 0 0, L_0x5555570d8e30;  1 drivers
v0x555556fc72e0_0 .net *"_ivl_6", 0 0, L_0x5555570d8ea0;  1 drivers
v0x555556fc73c0_0 .net *"_ivl_8", 0 0, L_0x5555570d8f60;  1 drivers
v0x555556fc74f0_0 .net "c_in", 0 0, L_0x5555570d8c80;  1 drivers
v0x555556fc75b0_0 .net "c_out", 0 0, L_0x5555570d9120;  1 drivers
v0x555556fc7670_0 .net "s", 0 0, L_0x5555570d8dc0;  1 drivers
v0x555556fc7730_0 .net "x", 0 0, L_0x5555570d9230;  1 drivers
v0x555556fc7880_0 .net "y", 0 0, L_0x5555570d9360;  1 drivers
S_0x555556fc79e0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc7b90 .param/l "i" 0 18 14, +C4<01110>;
S_0x555556fc7c70 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc79e0;
 .timescale -12 -12;
S_0x555556fc7e50 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc7c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570d95e0 .functor XOR 1, L_0x5555570d9ac0, L_0x5555570d9490, C4<0>, C4<0>;
L_0x5555570d9650 .functor XOR 1, L_0x5555570d95e0, L_0x5555570da170, C4<0>, C4<0>;
L_0x5555570d96c0 .functor AND 1, L_0x5555570d9490, L_0x5555570da170, C4<1>, C4<1>;
L_0x5555570d9730 .functor AND 1, L_0x5555570d9ac0, L_0x5555570d9490, C4<1>, C4<1>;
L_0x5555570d97f0 .functor OR 1, L_0x5555570d96c0, L_0x5555570d9730, C4<0>, C4<0>;
L_0x5555570d9900 .functor AND 1, L_0x5555570d9ac0, L_0x5555570da170, C4<1>, C4<1>;
L_0x5555570d99b0 .functor OR 1, L_0x5555570d97f0, L_0x5555570d9900, C4<0>, C4<0>;
v0x555556fc80d0_0 .net *"_ivl_0", 0 0, L_0x5555570d95e0;  1 drivers
v0x555556fc81d0_0 .net *"_ivl_10", 0 0, L_0x5555570d9900;  1 drivers
v0x555556fc82b0_0 .net *"_ivl_4", 0 0, L_0x5555570d96c0;  1 drivers
v0x555556fc83a0_0 .net *"_ivl_6", 0 0, L_0x5555570d9730;  1 drivers
v0x555556fc8480_0 .net *"_ivl_8", 0 0, L_0x5555570d97f0;  1 drivers
v0x555556fc85b0_0 .net "c_in", 0 0, L_0x5555570da170;  1 drivers
v0x555556fc8670_0 .net "c_out", 0 0, L_0x5555570d99b0;  1 drivers
v0x555556fc8730_0 .net "s", 0 0, L_0x5555570d9650;  1 drivers
v0x555556fc87f0_0 .net "x", 0 0, L_0x5555570d9ac0;  1 drivers
v0x555556fc8940_0 .net "y", 0 0, L_0x5555570d9490;  1 drivers
S_0x555556fc8aa0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc8c50 .param/l "i" 0 18 14, +C4<01111>;
S_0x555556fc8d30 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc8aa0;
 .timescale -12 -12;
S_0x555556fc8f10 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc8d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570da410 .functor XOR 1, L_0x5555570da8f0, L_0x5555570daa20, C4<0>, C4<0>;
L_0x5555570da480 .functor XOR 1, L_0x5555570da410, L_0x5555570dacd0, C4<0>, C4<0>;
L_0x5555570da4f0 .functor AND 1, L_0x5555570daa20, L_0x5555570dacd0, C4<1>, C4<1>;
L_0x5555570da560 .functor AND 1, L_0x5555570da8f0, L_0x5555570daa20, C4<1>, C4<1>;
L_0x5555570da620 .functor OR 1, L_0x5555570da4f0, L_0x5555570da560, C4<0>, C4<0>;
L_0x5555570da730 .functor AND 1, L_0x5555570da8f0, L_0x5555570dacd0, C4<1>, C4<1>;
L_0x5555570da7e0 .functor OR 1, L_0x5555570da620, L_0x5555570da730, C4<0>, C4<0>;
v0x555556fc9190_0 .net *"_ivl_0", 0 0, L_0x5555570da410;  1 drivers
v0x555556fc9290_0 .net *"_ivl_10", 0 0, L_0x5555570da730;  1 drivers
v0x555556fc9370_0 .net *"_ivl_4", 0 0, L_0x5555570da4f0;  1 drivers
v0x555556fc9460_0 .net *"_ivl_6", 0 0, L_0x5555570da560;  1 drivers
v0x555556fc9540_0 .net *"_ivl_8", 0 0, L_0x5555570da620;  1 drivers
v0x555556fc9670_0 .net "c_in", 0 0, L_0x5555570dacd0;  1 drivers
v0x555556fc9730_0 .net "c_out", 0 0, L_0x5555570da7e0;  1 drivers
v0x555556fc97f0_0 .net "s", 0 0, L_0x5555570da480;  1 drivers
v0x555556fc98b0_0 .net "x", 0 0, L_0x5555570da8f0;  1 drivers
v0x555556fc9a00_0 .net "y", 0 0, L_0x5555570daa20;  1 drivers
S_0x555556fc9b60 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x555556fb9140;
 .timescale -12 -12;
P_0x555556fc9e20 .param/l "i" 0 18 14, +C4<010000>;
S_0x555556fc9f00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fc9b60;
 .timescale -12 -12;
S_0x555556fca0e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fc9f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570dae00 .functor XOR 1, L_0x5555570db2e0, L_0x5555570db5a0, C4<0>, C4<0>;
L_0x5555570dae70 .functor XOR 1, L_0x5555570dae00, L_0x5555570db6d0, C4<0>, C4<0>;
L_0x5555570daee0 .functor AND 1, L_0x5555570db5a0, L_0x5555570db6d0, C4<1>, C4<1>;
L_0x5555570daf50 .functor AND 1, L_0x5555570db2e0, L_0x5555570db5a0, C4<1>, C4<1>;
L_0x5555570db010 .functor OR 1, L_0x5555570daee0, L_0x5555570daf50, C4<0>, C4<0>;
L_0x5555570db120 .functor AND 1, L_0x5555570db2e0, L_0x5555570db6d0, C4<1>, C4<1>;
L_0x5555570db1d0 .functor OR 1, L_0x5555570db010, L_0x5555570db120, C4<0>, C4<0>;
v0x555556fca360_0 .net *"_ivl_0", 0 0, L_0x5555570dae00;  1 drivers
v0x555556fca460_0 .net *"_ivl_10", 0 0, L_0x5555570db120;  1 drivers
v0x555556fca540_0 .net *"_ivl_4", 0 0, L_0x5555570daee0;  1 drivers
v0x555556fca630_0 .net *"_ivl_6", 0 0, L_0x5555570daf50;  1 drivers
v0x555556fca710_0 .net *"_ivl_8", 0 0, L_0x5555570db010;  1 drivers
v0x555556fca840_0 .net "c_in", 0 0, L_0x5555570db6d0;  1 drivers
v0x555556fca900_0 .net "c_out", 0 0, L_0x5555570db1d0;  1 drivers
v0x555556fca9c0_0 .net "s", 0 0, L_0x5555570dae70;  1 drivers
v0x555556fcaa80_0 .net "x", 0 0, L_0x5555570db2e0;  1 drivers
v0x555556fcab40_0 .net "y", 0 0, L_0x5555570db5a0;  1 drivers
S_0x555556fcbea0 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x555556fcc080 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x555556fcc0c0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x555556fcc320_0 .net "data_bus", 15 0, L_0x5555570d1950;  1 drivers
v0x555556fcc420_0 .var "data_out", 7 0;
v0x555556fcc510_0 .var/i "i", 31 0;
v0x555556fcc5e0_0 .net "sel", 0 0, L_0x5555570d1840;  1 drivers
E_0x555556fb9060 .event anyedge, v0x555556fcc5e0_0, v0x555556fcc320_0;
S_0x555556fcc740 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555556fcc160 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x555556fcc1a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x555556fccb80_0 .net "data_bus", 26 0, L_0x5555570d1a40;  1 drivers
v0x555556fccc80_0 .var "data_out", 8 0;
v0x555556fccd70_0 .var/i "i", 31 0;
v0x555556fcce40_0 .net "sel", 1 0, v0x555556fce9d0_0;  1 drivers
E_0x555556fccb00 .event anyedge, v0x555556fcce40_0, v0x555556fccb80_0;
S_0x555556fccfa0 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x555556fcd180 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x5555570dcb60 .functor NOT 9, L_0x5555570dce70, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555556fcd290_0 .net *"_ivl_0", 8 0, L_0x5555570dcb60;  1 drivers
L_0x7f28706eff00 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555556fcd390_0 .net/2u *"_ivl_2", 8 0, L_0x7f28706eff00;  1 drivers
v0x555556fcd470_0 .net "neg", 8 0, L_0x5555570dcbd0;  alias, 1 drivers
v0x555556fcd570_0 .net "pos", 8 0, L_0x5555570dce70;  1 drivers
L_0x5555570dcbd0 .arith/sum 9, L_0x5555570dcb60, L_0x7f28706eff00;
S_0x555556fcd690 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x555556f9b850;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x555556fcd870 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x5555570dcc70 .functor NOT 17, v0x555556fce8f0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555556fcd980_0 .net *"_ivl_0", 16 0, L_0x5555570dcc70;  1 drivers
L_0x7f28706eff48 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555556fcda80_0 .net/2u *"_ivl_2", 16 0, L_0x7f28706eff48;  1 drivers
v0x555556fcdb60_0 .net "neg", 16 0, L_0x5555570dcfb0;  alias, 1 drivers
v0x555556fcdc50_0 .net "pos", 16 0, v0x555556fce8f0_0;  alias, 1 drivers
L_0x5555570dcfb0 .arith/sum 17, L_0x5555570dcc70, L_0x7f28706eff48;
S_0x555556fd1290 .scope generate, "bfs[3]" "bfs[3]" 16 20, 16 20 0, S_0x555556dae400;
 .timescale -12 -12;
P_0x555556fd1440 .param/l "i" 0 16 20, +C4<011>;
S_0x555556fd1520 .scope module, "butterfly" "bfprocessor" 16 22, 17 1 0, S_0x555556fd1290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x55555702cbf0_0 .net "A_im", 7 0, L_0x5555570f3430;  1 drivers
v0x55555702ccf0_0 .net "A_re", 7 0, L_0x555557124790;  1 drivers
v0x55555702cdd0_0 .net "B_im", 7 0, L_0x555557124830;  1 drivers
v0x55555702ced0_0 .net "B_re", 7 0, L_0x555557124b00;  1 drivers
v0x55555702cfa0_0 .net "C_minus_S", 8 0, L_0x555557124df0;  1 drivers
v0x55555702d090_0 .net "C_plus_S", 8 0, L_0x555557124ba0;  1 drivers
v0x55555702d160_0 .var "D_im", 7 0;
v0x55555702d220_0 .var "D_re", 7 0;
v0x55555702d300_0 .net "E_im", 7 0, v0x55555702bc50_0;  1 drivers
v0x55555702d3f0_0 .net "E_re", 7 0, v0x55555702bd30_0;  1 drivers
v0x55555702d4c0_0 .net *"_ivl_13", 0 0, L_0x555557119340;  1 drivers
v0x55555702d580_0 .net *"_ivl_17", 0 0, L_0x555557119570;  1 drivers
v0x55555702d660_0 .net *"_ivl_21", 0 0, L_0x55555711e9c0;  1 drivers
v0x55555702d740_0 .net *"_ivl_25", 0 0, L_0x55555711eb70;  1 drivers
v0x55555702d820_0 .net *"_ivl_29", 0 0, L_0x555557123f00;  1 drivers
v0x55555702d900_0 .net *"_ivl_33", 0 0, L_0x5555571240d0;  1 drivers
v0x55555702d9e0_0 .net *"_ivl_5", 0 0, L_0x555557113d60;  1 drivers
v0x55555702dbd0_0 .net *"_ivl_9", 0 0, L_0x555557113f40;  1 drivers
v0x55555702dcb0_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x55555702dd50_0 .net "data_valid", 0 0, v0x55555702b730_0;  1 drivers
v0x55555702de20_0 .net "i_C", 7 0, L_0x555557124c70;  1 drivers
v0x55555702def0_0 .var "r_D_re", 7 0;
v0x55555702dfb0_0 .net "start_calc", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x55555702e050_0 .net "w_d_im", 8 0, L_0x555557118830;  1 drivers
v0x55555702e140_0 .net "w_d_re", 8 0, L_0x555557113360;  1 drivers
v0x55555702e210_0 .net "w_e_im", 8 0, L_0x55555711df00;  1 drivers
v0x55555702e2e0_0 .net "w_e_re", 8 0, L_0x555557123440;  1 drivers
v0x55555702e3b0_0 .net "w_neg_b_im", 7 0, L_0x5555571245f0;  1 drivers
v0x55555702e480_0 .net "w_neg_b_re", 7 0, L_0x5555571243c0;  1 drivers
L_0x55555710eb00 .part L_0x555557123440, 1, 8;
L_0x55555710eba0 .part L_0x55555711df00, 1, 8;
L_0x555557113d60 .part L_0x555557124790, 7, 1;
L_0x555557113e00 .concat [ 8 1 0 0], L_0x555557124790, L_0x555557113d60;
L_0x555557113f40 .part L_0x555557124b00, 7, 1;
L_0x555557114030 .concat [ 8 1 0 0], L_0x555557124b00, L_0x555557113f40;
L_0x555557119340 .part L_0x5555570f3430, 7, 1;
L_0x5555571193e0 .concat [ 8 1 0 0], L_0x5555570f3430, L_0x555557119340;
L_0x555557119570 .part L_0x555557124830, 7, 1;
L_0x555557119660 .concat [ 8 1 0 0], L_0x555557124830, L_0x555557119570;
L_0x55555711e9c0 .part L_0x5555570f3430, 7, 1;
L_0x55555711ea60 .concat [ 8 1 0 0], L_0x5555570f3430, L_0x55555711e9c0;
L_0x55555711eb70 .part L_0x5555571245f0, 7, 1;
L_0x55555711ec60 .concat [ 8 1 0 0], L_0x5555571245f0, L_0x55555711eb70;
L_0x555557123f00 .part L_0x555557124790, 7, 1;
L_0x555557123fa0 .concat [ 8 1 0 0], L_0x555557124790, L_0x555557123f00;
L_0x5555571240d0 .part L_0x5555571243c0, 7, 1;
L_0x5555571241c0 .concat [ 8 1 0 0], L_0x5555571243c0, L_0x5555571240d0;
S_0x555556fd1700 .scope module, "adder_D_im" "N_bit_adder" 17 53, 18 1 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556fd1900 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556fdac00_0 .net "answer", 8 0, L_0x555557118830;  alias, 1 drivers
v0x555556fdad00_0 .net "carry", 8 0, L_0x555557118ee0;  1 drivers
v0x555556fdade0_0 .net "carry_out", 0 0, L_0x555557118bd0;  1 drivers
v0x555556fdae80_0 .net "input1", 8 0, L_0x5555571193e0;  1 drivers
v0x555556fdaf60_0 .net "input2", 8 0, L_0x555557119660;  1 drivers
L_0x5555571142a0 .part L_0x5555571193e0, 0, 1;
L_0x555557114340 .part L_0x555557119660, 0, 1;
L_0x5555571149b0 .part L_0x5555571193e0, 1, 1;
L_0x555557114a50 .part L_0x555557119660, 1, 1;
L_0x555557114b80 .part L_0x555557118ee0, 0, 1;
L_0x555557115230 .part L_0x5555571193e0, 2, 1;
L_0x5555571153a0 .part L_0x555557119660, 2, 1;
L_0x5555571154d0 .part L_0x555557118ee0, 1, 1;
L_0x555557115b40 .part L_0x5555571193e0, 3, 1;
L_0x555557115d00 .part L_0x555557119660, 3, 1;
L_0x555557115f20 .part L_0x555557118ee0, 2, 1;
L_0x555557116440 .part L_0x5555571193e0, 4, 1;
L_0x5555571165e0 .part L_0x555557119660, 4, 1;
L_0x555557116710 .part L_0x555557118ee0, 3, 1;
L_0x555557116cf0 .part L_0x5555571193e0, 5, 1;
L_0x555557116e20 .part L_0x555557119660, 5, 1;
L_0x555557116fe0 .part L_0x555557118ee0, 4, 1;
L_0x5555571175f0 .part L_0x5555571193e0, 6, 1;
L_0x5555571177c0 .part L_0x555557119660, 6, 1;
L_0x555557117860 .part L_0x555557118ee0, 5, 1;
L_0x555557117720 .part L_0x5555571193e0, 7, 1;
L_0x555557117fb0 .part L_0x555557119660, 7, 1;
L_0x555557117990 .part L_0x555557118ee0, 6, 1;
L_0x555557118700 .part L_0x5555571193e0, 8, 1;
L_0x555557118160 .part L_0x555557119660, 8, 1;
L_0x555557118990 .part L_0x555557118ee0, 7, 1;
LS_0x555557118830_0_0 .concat8 [ 1 1 1 1], L_0x555557114120, L_0x555557114450, L_0x555557114d20, L_0x5555571156c0;
LS_0x555557118830_0_4 .concat8 [ 1 1 1 1], L_0x5555571160c0, L_0x5555571168d0, L_0x555557117180, L_0x555557117ab0;
LS_0x555557118830_0_8 .concat8 [ 1 0 0 0], L_0x555557118290;
L_0x555557118830 .concat8 [ 4 4 1 0], LS_0x555557118830_0_0, LS_0x555557118830_0_4, LS_0x555557118830_0_8;
LS_0x555557118ee0_0_0 .concat8 [ 1 1 1 1], L_0x555557114190, L_0x5555571148a0, L_0x555557115120, L_0x555557115a30;
LS_0x555557118ee0_0_4 .concat8 [ 1 1 1 1], L_0x555557116330, L_0x555557116be0, L_0x5555571174e0, L_0x555557117e10;
LS_0x555557118ee0_0_8 .concat8 [ 1 0 0 0], L_0x5555571185f0;
L_0x555557118ee0 .concat8 [ 4 4 1 0], LS_0x555557118ee0_0_0, LS_0x555557118ee0_0_4, LS_0x555557118ee0_0_8;
L_0x555557118bd0 .part L_0x555557118ee0, 8, 1;
S_0x555556fd1a70 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd1c90 .param/l "i" 0 18 14, +C4<00>;
S_0x555556fd1d70 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556fd1a70;
 .timescale -12 -12;
S_0x555556fd1f50 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556fd1d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557114120 .functor XOR 1, L_0x5555571142a0, L_0x555557114340, C4<0>, C4<0>;
L_0x555557114190 .functor AND 1, L_0x5555571142a0, L_0x555557114340, C4<1>, C4<1>;
v0x555556fd21f0_0 .net "c", 0 0, L_0x555557114190;  1 drivers
v0x555556fd22d0_0 .net "s", 0 0, L_0x555557114120;  1 drivers
v0x555556fd2390_0 .net "x", 0 0, L_0x5555571142a0;  1 drivers
v0x555556fd2460_0 .net "y", 0 0, L_0x555557114340;  1 drivers
S_0x555556fd25d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd27f0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fd28b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd25d0;
 .timescale -12 -12;
S_0x555556fd2a90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd28b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555571143e0 .functor XOR 1, L_0x5555571149b0, L_0x555557114a50, C4<0>, C4<0>;
L_0x555557114450 .functor XOR 1, L_0x5555571143e0, L_0x555557114b80, C4<0>, C4<0>;
L_0x555557114510 .functor AND 1, L_0x555557114a50, L_0x555557114b80, C4<1>, C4<1>;
L_0x555557114620 .functor AND 1, L_0x5555571149b0, L_0x555557114a50, C4<1>, C4<1>;
L_0x5555571146e0 .functor OR 1, L_0x555557114510, L_0x555557114620, C4<0>, C4<0>;
L_0x5555571147f0 .functor AND 1, L_0x5555571149b0, L_0x555557114b80, C4<1>, C4<1>;
L_0x5555571148a0 .functor OR 1, L_0x5555571146e0, L_0x5555571147f0, C4<0>, C4<0>;
v0x555556fd2d10_0 .net *"_ivl_0", 0 0, L_0x5555571143e0;  1 drivers
v0x555556fd2e10_0 .net *"_ivl_10", 0 0, L_0x5555571147f0;  1 drivers
v0x555556fd2ef0_0 .net *"_ivl_4", 0 0, L_0x555557114510;  1 drivers
v0x555556fd2fe0_0 .net *"_ivl_6", 0 0, L_0x555557114620;  1 drivers
v0x555556fd30c0_0 .net *"_ivl_8", 0 0, L_0x5555571146e0;  1 drivers
v0x555556fd31f0_0 .net "c_in", 0 0, L_0x555557114b80;  1 drivers
v0x555556fd32b0_0 .net "c_out", 0 0, L_0x5555571148a0;  1 drivers
v0x555556fd3370_0 .net "s", 0 0, L_0x555557114450;  1 drivers
v0x555556fd3430_0 .net "x", 0 0, L_0x5555571149b0;  1 drivers
v0x555556fd34f0_0 .net "y", 0 0, L_0x555557114a50;  1 drivers
S_0x555556fd3650 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd3800 .param/l "i" 0 18 14, +C4<010>;
S_0x555556fd38c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd3650;
 .timescale -12 -12;
S_0x555556fd3aa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd38c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557114cb0 .functor XOR 1, L_0x555557115230, L_0x5555571153a0, C4<0>, C4<0>;
L_0x555557114d20 .functor XOR 1, L_0x555557114cb0, L_0x5555571154d0, C4<0>, C4<0>;
L_0x555557114d90 .functor AND 1, L_0x5555571153a0, L_0x5555571154d0, C4<1>, C4<1>;
L_0x555557114ea0 .functor AND 1, L_0x555557115230, L_0x5555571153a0, C4<1>, C4<1>;
L_0x555557114f60 .functor OR 1, L_0x555557114d90, L_0x555557114ea0, C4<0>, C4<0>;
L_0x555557115070 .functor AND 1, L_0x555557115230, L_0x5555571154d0, C4<1>, C4<1>;
L_0x555557115120 .functor OR 1, L_0x555557114f60, L_0x555557115070, C4<0>, C4<0>;
v0x555556fd3d50_0 .net *"_ivl_0", 0 0, L_0x555557114cb0;  1 drivers
v0x555556fd3e50_0 .net *"_ivl_10", 0 0, L_0x555557115070;  1 drivers
v0x555556fd3f30_0 .net *"_ivl_4", 0 0, L_0x555557114d90;  1 drivers
v0x555556fd4020_0 .net *"_ivl_6", 0 0, L_0x555557114ea0;  1 drivers
v0x555556fd4100_0 .net *"_ivl_8", 0 0, L_0x555557114f60;  1 drivers
v0x555556fd4230_0 .net "c_in", 0 0, L_0x5555571154d0;  1 drivers
v0x555556fd42f0_0 .net "c_out", 0 0, L_0x555557115120;  1 drivers
v0x555556fd43b0_0 .net "s", 0 0, L_0x555557114d20;  1 drivers
v0x555556fd4470_0 .net "x", 0 0, L_0x555557115230;  1 drivers
v0x555556fd45c0_0 .net "y", 0 0, L_0x5555571153a0;  1 drivers
S_0x555556fd4720 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd48d0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556fd49b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd4720;
 .timescale -12 -12;
S_0x555556fd4b90 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd49b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557115650 .functor XOR 1, L_0x555557115b40, L_0x555557115d00, C4<0>, C4<0>;
L_0x5555571156c0 .functor XOR 1, L_0x555557115650, L_0x555557115f20, C4<0>, C4<0>;
L_0x555557115730 .functor AND 1, L_0x555557115d00, L_0x555557115f20, C4<1>, C4<1>;
L_0x5555571157f0 .functor AND 1, L_0x555557115b40, L_0x555557115d00, C4<1>, C4<1>;
L_0x5555571158b0 .functor OR 1, L_0x555557115730, L_0x5555571157f0, C4<0>, C4<0>;
L_0x5555571159c0 .functor AND 1, L_0x555557115b40, L_0x555557115f20, C4<1>, C4<1>;
L_0x555557115a30 .functor OR 1, L_0x5555571158b0, L_0x5555571159c0, C4<0>, C4<0>;
v0x555556fd4e10_0 .net *"_ivl_0", 0 0, L_0x555557115650;  1 drivers
v0x555556fd4f10_0 .net *"_ivl_10", 0 0, L_0x5555571159c0;  1 drivers
v0x555556fd4ff0_0 .net *"_ivl_4", 0 0, L_0x555557115730;  1 drivers
v0x555556fd50e0_0 .net *"_ivl_6", 0 0, L_0x5555571157f0;  1 drivers
v0x555556fd51c0_0 .net *"_ivl_8", 0 0, L_0x5555571158b0;  1 drivers
v0x555556fd52f0_0 .net "c_in", 0 0, L_0x555557115f20;  1 drivers
v0x555556fd53b0_0 .net "c_out", 0 0, L_0x555557115a30;  1 drivers
v0x555556fd5470_0 .net "s", 0 0, L_0x5555571156c0;  1 drivers
v0x555556fd5530_0 .net "x", 0 0, L_0x555557115b40;  1 drivers
v0x555556fd5680_0 .net "y", 0 0, L_0x555557115d00;  1 drivers
S_0x555556fd57e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd59e0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fd5ac0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd57e0;
 .timescale -12 -12;
S_0x555556fd5ca0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd5ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557116050 .functor XOR 1, L_0x555557116440, L_0x5555571165e0, C4<0>, C4<0>;
L_0x5555571160c0 .functor XOR 1, L_0x555557116050, L_0x555557116710, C4<0>, C4<0>;
L_0x555557116130 .functor AND 1, L_0x5555571165e0, L_0x555557116710, C4<1>, C4<1>;
L_0x5555571161a0 .functor AND 1, L_0x555557116440, L_0x5555571165e0, C4<1>, C4<1>;
L_0x555557116210 .functor OR 1, L_0x555557116130, L_0x5555571161a0, C4<0>, C4<0>;
L_0x555557116280 .functor AND 1, L_0x555557116440, L_0x555557116710, C4<1>, C4<1>;
L_0x555557116330 .functor OR 1, L_0x555557116210, L_0x555557116280, C4<0>, C4<0>;
v0x555556fd5f20_0 .net *"_ivl_0", 0 0, L_0x555557116050;  1 drivers
v0x555556fd6020_0 .net *"_ivl_10", 0 0, L_0x555557116280;  1 drivers
v0x555556fd6100_0 .net *"_ivl_4", 0 0, L_0x555557116130;  1 drivers
v0x555556fd61c0_0 .net *"_ivl_6", 0 0, L_0x5555571161a0;  1 drivers
v0x555556fd62a0_0 .net *"_ivl_8", 0 0, L_0x555557116210;  1 drivers
v0x555556fd63d0_0 .net "c_in", 0 0, L_0x555557116710;  1 drivers
v0x555556fd6490_0 .net "c_out", 0 0, L_0x555557116330;  1 drivers
v0x555556fd6550_0 .net "s", 0 0, L_0x5555571160c0;  1 drivers
v0x555556fd6610_0 .net "x", 0 0, L_0x555557116440;  1 drivers
v0x555556fd6760_0 .net "y", 0 0, L_0x5555571165e0;  1 drivers
S_0x555556fd68c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd6a70 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556fd6b50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd68c0;
 .timescale -12 -12;
S_0x555556fd6d30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd6b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557116570 .functor XOR 1, L_0x555557116cf0, L_0x555557116e20, C4<0>, C4<0>;
L_0x5555571168d0 .functor XOR 1, L_0x555557116570, L_0x555557116fe0, C4<0>, C4<0>;
L_0x555557116940 .functor AND 1, L_0x555557116e20, L_0x555557116fe0, C4<1>, C4<1>;
L_0x5555571169b0 .functor AND 1, L_0x555557116cf0, L_0x555557116e20, C4<1>, C4<1>;
L_0x555557116a20 .functor OR 1, L_0x555557116940, L_0x5555571169b0, C4<0>, C4<0>;
L_0x555557116b30 .functor AND 1, L_0x555557116cf0, L_0x555557116fe0, C4<1>, C4<1>;
L_0x555557116be0 .functor OR 1, L_0x555557116a20, L_0x555557116b30, C4<0>, C4<0>;
v0x555556fd6fb0_0 .net *"_ivl_0", 0 0, L_0x555557116570;  1 drivers
v0x555556fd70b0_0 .net *"_ivl_10", 0 0, L_0x555557116b30;  1 drivers
v0x555556fd7190_0 .net *"_ivl_4", 0 0, L_0x555557116940;  1 drivers
v0x555556fd7280_0 .net *"_ivl_6", 0 0, L_0x5555571169b0;  1 drivers
v0x555556fd7360_0 .net *"_ivl_8", 0 0, L_0x555557116a20;  1 drivers
v0x555556fd7490_0 .net "c_in", 0 0, L_0x555557116fe0;  1 drivers
v0x555556fd7550_0 .net "c_out", 0 0, L_0x555557116be0;  1 drivers
v0x555556fd7610_0 .net "s", 0 0, L_0x5555571168d0;  1 drivers
v0x555556fd76d0_0 .net "x", 0 0, L_0x555557116cf0;  1 drivers
v0x555556fd7820_0 .net "y", 0 0, L_0x555557116e20;  1 drivers
S_0x555556fd7980 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd7b30 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fd7c10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd7980;
 .timescale -12 -12;
S_0x555556fd7df0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd7c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557117110 .functor XOR 1, L_0x5555571175f0, L_0x5555571177c0, C4<0>, C4<0>;
L_0x555557117180 .functor XOR 1, L_0x555557117110, L_0x555557117860, C4<0>, C4<0>;
L_0x5555571171f0 .functor AND 1, L_0x5555571177c0, L_0x555557117860, C4<1>, C4<1>;
L_0x555557117260 .functor AND 1, L_0x5555571175f0, L_0x5555571177c0, C4<1>, C4<1>;
L_0x555557117320 .functor OR 1, L_0x5555571171f0, L_0x555557117260, C4<0>, C4<0>;
L_0x555557117430 .functor AND 1, L_0x5555571175f0, L_0x555557117860, C4<1>, C4<1>;
L_0x5555571174e0 .functor OR 1, L_0x555557117320, L_0x555557117430, C4<0>, C4<0>;
v0x555556fd8070_0 .net *"_ivl_0", 0 0, L_0x555557117110;  1 drivers
v0x555556fd8170_0 .net *"_ivl_10", 0 0, L_0x555557117430;  1 drivers
v0x555556fd8250_0 .net *"_ivl_4", 0 0, L_0x5555571171f0;  1 drivers
v0x555556fd8340_0 .net *"_ivl_6", 0 0, L_0x555557117260;  1 drivers
v0x555556fd8420_0 .net *"_ivl_8", 0 0, L_0x555557117320;  1 drivers
v0x555556fd8550_0 .net "c_in", 0 0, L_0x555557117860;  1 drivers
v0x555556fd8610_0 .net "c_out", 0 0, L_0x5555571174e0;  1 drivers
v0x555556fd86d0_0 .net "s", 0 0, L_0x555557117180;  1 drivers
v0x555556fd8790_0 .net "x", 0 0, L_0x5555571175f0;  1 drivers
v0x555556fd88e0_0 .net "y", 0 0, L_0x5555571177c0;  1 drivers
S_0x555556fd8a40 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd8bf0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556fd8cd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd8a40;
 .timescale -12 -12;
S_0x555556fd8eb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd8cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557117a40 .functor XOR 1, L_0x555557117720, L_0x555557117fb0, C4<0>, C4<0>;
L_0x555557117ab0 .functor XOR 1, L_0x555557117a40, L_0x555557117990, C4<0>, C4<0>;
L_0x555557117b20 .functor AND 1, L_0x555557117fb0, L_0x555557117990, C4<1>, C4<1>;
L_0x555557117b90 .functor AND 1, L_0x555557117720, L_0x555557117fb0, C4<1>, C4<1>;
L_0x555557117c50 .functor OR 1, L_0x555557117b20, L_0x555557117b90, C4<0>, C4<0>;
L_0x555557117d60 .functor AND 1, L_0x555557117720, L_0x555557117990, C4<1>, C4<1>;
L_0x555557117e10 .functor OR 1, L_0x555557117c50, L_0x555557117d60, C4<0>, C4<0>;
v0x555556fd9130_0 .net *"_ivl_0", 0 0, L_0x555557117a40;  1 drivers
v0x555556fd9230_0 .net *"_ivl_10", 0 0, L_0x555557117d60;  1 drivers
v0x555556fd9310_0 .net *"_ivl_4", 0 0, L_0x555557117b20;  1 drivers
v0x555556fd9400_0 .net *"_ivl_6", 0 0, L_0x555557117b90;  1 drivers
v0x555556fd94e0_0 .net *"_ivl_8", 0 0, L_0x555557117c50;  1 drivers
v0x555556fd9610_0 .net "c_in", 0 0, L_0x555557117990;  1 drivers
v0x555556fd96d0_0 .net "c_out", 0 0, L_0x555557117e10;  1 drivers
v0x555556fd9790_0 .net "s", 0 0, L_0x555557117ab0;  1 drivers
v0x555556fd9850_0 .net "x", 0 0, L_0x555557117720;  1 drivers
v0x555556fd99a0_0 .net "y", 0 0, L_0x555557117fb0;  1 drivers
S_0x555556fd9b00 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556fd1700;
 .timescale -12 -12;
P_0x555556fd5990 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fd9dd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fd9b00;
 .timescale -12 -12;
S_0x555556fd9fb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fd9dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557118220 .functor XOR 1, L_0x555557118700, L_0x555557118160, C4<0>, C4<0>;
L_0x555557118290 .functor XOR 1, L_0x555557118220, L_0x555557118990, C4<0>, C4<0>;
L_0x555557118300 .functor AND 1, L_0x555557118160, L_0x555557118990, C4<1>, C4<1>;
L_0x555557118370 .functor AND 1, L_0x555557118700, L_0x555557118160, C4<1>, C4<1>;
L_0x555557118430 .functor OR 1, L_0x555557118300, L_0x555557118370, C4<0>, C4<0>;
L_0x555557118540 .functor AND 1, L_0x555557118700, L_0x555557118990, C4<1>, C4<1>;
L_0x5555571185f0 .functor OR 1, L_0x555557118430, L_0x555557118540, C4<0>, C4<0>;
v0x555556fda230_0 .net *"_ivl_0", 0 0, L_0x555557118220;  1 drivers
v0x555556fda330_0 .net *"_ivl_10", 0 0, L_0x555557118540;  1 drivers
v0x555556fda410_0 .net *"_ivl_4", 0 0, L_0x555557118300;  1 drivers
v0x555556fda500_0 .net *"_ivl_6", 0 0, L_0x555557118370;  1 drivers
v0x555556fda5e0_0 .net *"_ivl_8", 0 0, L_0x555557118430;  1 drivers
v0x555556fda710_0 .net "c_in", 0 0, L_0x555557118990;  1 drivers
v0x555556fda7d0_0 .net "c_out", 0 0, L_0x5555571185f0;  1 drivers
v0x555556fda890_0 .net "s", 0 0, L_0x555557118290;  1 drivers
v0x555556fda950_0 .net "x", 0 0, L_0x555557118700;  1 drivers
v0x555556fdaaa0_0 .net "y", 0 0, L_0x555557118160;  1 drivers
S_0x555556fdb0c0 .scope module, "adder_D_re" "N_bit_adder" 17 44, 18 1 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556fdb2c0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556fe4600_0 .net "answer", 8 0, L_0x555557113360;  alias, 1 drivers
v0x555556fe4700_0 .net "carry", 8 0, L_0x555557113900;  1 drivers
v0x555556fe47e0_0 .net "carry_out", 0 0, L_0x5555571135f0;  1 drivers
v0x555556fe4880_0 .net "input1", 8 0, L_0x555557113e00;  1 drivers
v0x555556fe4960_0 .net "input2", 8 0, L_0x555557114030;  1 drivers
L_0x55555710ee50 .part L_0x555557113e00, 0, 1;
L_0x55555710eef0 .part L_0x555557114030, 0, 1;
L_0x55555710f560 .part L_0x555557113e00, 1, 1;
L_0x55555710f690 .part L_0x555557114030, 1, 1;
L_0x55555710f7c0 .part L_0x555557113900, 0, 1;
L_0x55555710fe70 .part L_0x555557113e00, 2, 1;
L_0x55555710ffe0 .part L_0x555557114030, 2, 1;
L_0x555557110110 .part L_0x555557113900, 1, 1;
L_0x555557110780 .part L_0x555557113e00, 3, 1;
L_0x555557110940 .part L_0x555557114030, 3, 1;
L_0x555557110b60 .part L_0x555557113900, 2, 1;
L_0x555557111080 .part L_0x555557113e00, 4, 1;
L_0x555557111220 .part L_0x555557114030, 4, 1;
L_0x555557111350 .part L_0x555557113900, 3, 1;
L_0x555557111930 .part L_0x555557113e00, 5, 1;
L_0x555557111a60 .part L_0x555557114030, 5, 1;
L_0x555557111c20 .part L_0x555557113900, 4, 1;
L_0x555557112230 .part L_0x555557113e00, 6, 1;
L_0x555557112400 .part L_0x555557114030, 6, 1;
L_0x5555571124a0 .part L_0x555557113900, 5, 1;
L_0x555557112360 .part L_0x555557113e00, 7, 1;
L_0x555557112bf0 .part L_0x555557114030, 7, 1;
L_0x5555571125d0 .part L_0x555557113900, 6, 1;
L_0x555557113230 .part L_0x555557113e00, 8, 1;
L_0x555557112c90 .part L_0x555557114030, 8, 1;
L_0x5555571134c0 .part L_0x555557113900, 7, 1;
LS_0x555557113360_0_0 .concat8 [ 1 1 1 1], L_0x55555710ecd0, L_0x55555710f000, L_0x55555710f960, L_0x555557110300;
LS_0x555557113360_0_4 .concat8 [ 1 1 1 1], L_0x555557110d00, L_0x555557111510, L_0x555557111dc0, L_0x5555571126f0;
LS_0x555557113360_0_8 .concat8 [ 1 0 0 0], L_0x555557112dc0;
L_0x555557113360 .concat8 [ 4 4 1 0], LS_0x555557113360_0_0, LS_0x555557113360_0_4, LS_0x555557113360_0_8;
LS_0x555557113900_0_0 .concat8 [ 1 1 1 1], L_0x55555710ed40, L_0x55555710f450, L_0x55555710fd60, L_0x555557110670;
LS_0x555557113900_0_4 .concat8 [ 1 1 1 1], L_0x555557110f70, L_0x555557111820, L_0x555557112120, L_0x555557112a50;
LS_0x555557113900_0_8 .concat8 [ 1 0 0 0], L_0x555557113120;
L_0x555557113900 .concat8 [ 4 4 1 0], LS_0x555557113900_0_0, LS_0x555557113900_0_4, LS_0x555557113900_0_8;
L_0x5555571135f0 .part L_0x555557113900, 8, 1;
S_0x555556fdb490 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fdb690 .param/l "i" 0 18 14, +C4<00>;
S_0x555556fdb770 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556fdb490;
 .timescale -12 -12;
S_0x555556fdb950 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556fdb770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555710ecd0 .functor XOR 1, L_0x55555710ee50, L_0x55555710eef0, C4<0>, C4<0>;
L_0x55555710ed40 .functor AND 1, L_0x55555710ee50, L_0x55555710eef0, C4<1>, C4<1>;
v0x555556fdbbf0_0 .net "c", 0 0, L_0x55555710ed40;  1 drivers
v0x555556fdbcd0_0 .net "s", 0 0, L_0x55555710ecd0;  1 drivers
v0x555556fdbd90_0 .net "x", 0 0, L_0x55555710ee50;  1 drivers
v0x555556fdbe60_0 .net "y", 0 0, L_0x55555710eef0;  1 drivers
S_0x555556fdbfd0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fdc1f0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fdc2b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fdbfd0;
 .timescale -12 -12;
S_0x555556fdc490 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fdc2b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555710ef90 .functor XOR 1, L_0x55555710f560, L_0x55555710f690, C4<0>, C4<0>;
L_0x55555710f000 .functor XOR 1, L_0x55555710ef90, L_0x55555710f7c0, C4<0>, C4<0>;
L_0x55555710f0c0 .functor AND 1, L_0x55555710f690, L_0x55555710f7c0, C4<1>, C4<1>;
L_0x55555710f1d0 .functor AND 1, L_0x55555710f560, L_0x55555710f690, C4<1>, C4<1>;
L_0x55555710f290 .functor OR 1, L_0x55555710f0c0, L_0x55555710f1d0, C4<0>, C4<0>;
L_0x55555710f3a0 .functor AND 1, L_0x55555710f560, L_0x55555710f7c0, C4<1>, C4<1>;
L_0x55555710f450 .functor OR 1, L_0x55555710f290, L_0x55555710f3a0, C4<0>, C4<0>;
v0x555556fdc710_0 .net *"_ivl_0", 0 0, L_0x55555710ef90;  1 drivers
v0x555556fdc810_0 .net *"_ivl_10", 0 0, L_0x55555710f3a0;  1 drivers
v0x555556fdc8f0_0 .net *"_ivl_4", 0 0, L_0x55555710f0c0;  1 drivers
v0x555556fdc9e0_0 .net *"_ivl_6", 0 0, L_0x55555710f1d0;  1 drivers
v0x555556fdcac0_0 .net *"_ivl_8", 0 0, L_0x55555710f290;  1 drivers
v0x555556fdcbf0_0 .net "c_in", 0 0, L_0x55555710f7c0;  1 drivers
v0x555556fdccb0_0 .net "c_out", 0 0, L_0x55555710f450;  1 drivers
v0x555556fdcd70_0 .net "s", 0 0, L_0x55555710f000;  1 drivers
v0x555556fdce30_0 .net "x", 0 0, L_0x55555710f560;  1 drivers
v0x555556fdcef0_0 .net "y", 0 0, L_0x55555710f690;  1 drivers
S_0x555556fdd050 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fdd200 .param/l "i" 0 18 14, +C4<010>;
S_0x555556fdd2c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fdd050;
 .timescale -12 -12;
S_0x555556fdd4a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fdd2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555710f8f0 .functor XOR 1, L_0x55555710fe70, L_0x55555710ffe0, C4<0>, C4<0>;
L_0x55555710f960 .functor XOR 1, L_0x55555710f8f0, L_0x555557110110, C4<0>, C4<0>;
L_0x55555710f9d0 .functor AND 1, L_0x55555710ffe0, L_0x555557110110, C4<1>, C4<1>;
L_0x55555710fae0 .functor AND 1, L_0x55555710fe70, L_0x55555710ffe0, C4<1>, C4<1>;
L_0x55555710fba0 .functor OR 1, L_0x55555710f9d0, L_0x55555710fae0, C4<0>, C4<0>;
L_0x55555710fcb0 .functor AND 1, L_0x55555710fe70, L_0x555557110110, C4<1>, C4<1>;
L_0x55555710fd60 .functor OR 1, L_0x55555710fba0, L_0x55555710fcb0, C4<0>, C4<0>;
v0x555556fdd750_0 .net *"_ivl_0", 0 0, L_0x55555710f8f0;  1 drivers
v0x555556fdd850_0 .net *"_ivl_10", 0 0, L_0x55555710fcb0;  1 drivers
v0x555556fdd930_0 .net *"_ivl_4", 0 0, L_0x55555710f9d0;  1 drivers
v0x555556fdda20_0 .net *"_ivl_6", 0 0, L_0x55555710fae0;  1 drivers
v0x555556fddb00_0 .net *"_ivl_8", 0 0, L_0x55555710fba0;  1 drivers
v0x555556fddc30_0 .net "c_in", 0 0, L_0x555557110110;  1 drivers
v0x555556fddcf0_0 .net "c_out", 0 0, L_0x55555710fd60;  1 drivers
v0x555556fdddb0_0 .net "s", 0 0, L_0x55555710f960;  1 drivers
v0x555556fdde70_0 .net "x", 0 0, L_0x55555710fe70;  1 drivers
v0x555556fddfc0_0 .net "y", 0 0, L_0x55555710ffe0;  1 drivers
S_0x555556fde120 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fde2d0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556fde3b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fde120;
 .timescale -12 -12;
S_0x555556fde590 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fde3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557110290 .functor XOR 1, L_0x555557110780, L_0x555557110940, C4<0>, C4<0>;
L_0x555557110300 .functor XOR 1, L_0x555557110290, L_0x555557110b60, C4<0>, C4<0>;
L_0x555557110370 .functor AND 1, L_0x555557110940, L_0x555557110b60, C4<1>, C4<1>;
L_0x555557110430 .functor AND 1, L_0x555557110780, L_0x555557110940, C4<1>, C4<1>;
L_0x5555571104f0 .functor OR 1, L_0x555557110370, L_0x555557110430, C4<0>, C4<0>;
L_0x555557110600 .functor AND 1, L_0x555557110780, L_0x555557110b60, C4<1>, C4<1>;
L_0x555557110670 .functor OR 1, L_0x5555571104f0, L_0x555557110600, C4<0>, C4<0>;
v0x555556fde810_0 .net *"_ivl_0", 0 0, L_0x555557110290;  1 drivers
v0x555556fde910_0 .net *"_ivl_10", 0 0, L_0x555557110600;  1 drivers
v0x555556fde9f0_0 .net *"_ivl_4", 0 0, L_0x555557110370;  1 drivers
v0x555556fdeae0_0 .net *"_ivl_6", 0 0, L_0x555557110430;  1 drivers
v0x555556fdebc0_0 .net *"_ivl_8", 0 0, L_0x5555571104f0;  1 drivers
v0x555556fdecf0_0 .net "c_in", 0 0, L_0x555557110b60;  1 drivers
v0x555556fdedb0_0 .net "c_out", 0 0, L_0x555557110670;  1 drivers
v0x555556fdee70_0 .net "s", 0 0, L_0x555557110300;  1 drivers
v0x555556fdef30_0 .net "x", 0 0, L_0x555557110780;  1 drivers
v0x555556fdf080_0 .net "y", 0 0, L_0x555557110940;  1 drivers
S_0x555556fdf1e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fdf3e0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fdf4c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fdf1e0;
 .timescale -12 -12;
S_0x555556fdf6a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fdf4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557110c90 .functor XOR 1, L_0x555557111080, L_0x555557111220, C4<0>, C4<0>;
L_0x555557110d00 .functor XOR 1, L_0x555557110c90, L_0x555557111350, C4<0>, C4<0>;
L_0x555557110d70 .functor AND 1, L_0x555557111220, L_0x555557111350, C4<1>, C4<1>;
L_0x555557110de0 .functor AND 1, L_0x555557111080, L_0x555557111220, C4<1>, C4<1>;
L_0x555557110e50 .functor OR 1, L_0x555557110d70, L_0x555557110de0, C4<0>, C4<0>;
L_0x555557110ec0 .functor AND 1, L_0x555557111080, L_0x555557111350, C4<1>, C4<1>;
L_0x555557110f70 .functor OR 1, L_0x555557110e50, L_0x555557110ec0, C4<0>, C4<0>;
v0x555556fdf920_0 .net *"_ivl_0", 0 0, L_0x555557110c90;  1 drivers
v0x555556fdfa20_0 .net *"_ivl_10", 0 0, L_0x555557110ec0;  1 drivers
v0x555556fdfb00_0 .net *"_ivl_4", 0 0, L_0x555557110d70;  1 drivers
v0x555556fdfbc0_0 .net *"_ivl_6", 0 0, L_0x555557110de0;  1 drivers
v0x555556fdfca0_0 .net *"_ivl_8", 0 0, L_0x555557110e50;  1 drivers
v0x555556fdfdd0_0 .net "c_in", 0 0, L_0x555557111350;  1 drivers
v0x555556fdfe90_0 .net "c_out", 0 0, L_0x555557110f70;  1 drivers
v0x555556fdff50_0 .net "s", 0 0, L_0x555557110d00;  1 drivers
v0x555556fe0010_0 .net "x", 0 0, L_0x555557111080;  1 drivers
v0x555556fe0160_0 .net "y", 0 0, L_0x555557111220;  1 drivers
S_0x555556fe02c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fe0470 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556fe0550 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe02c0;
 .timescale -12 -12;
S_0x555556fe0730 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe0550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555571111b0 .functor XOR 1, L_0x555557111930, L_0x555557111a60, C4<0>, C4<0>;
L_0x555557111510 .functor XOR 1, L_0x5555571111b0, L_0x555557111c20, C4<0>, C4<0>;
L_0x555557111580 .functor AND 1, L_0x555557111a60, L_0x555557111c20, C4<1>, C4<1>;
L_0x5555571115f0 .functor AND 1, L_0x555557111930, L_0x555557111a60, C4<1>, C4<1>;
L_0x555557111660 .functor OR 1, L_0x555557111580, L_0x5555571115f0, C4<0>, C4<0>;
L_0x555557111770 .functor AND 1, L_0x555557111930, L_0x555557111c20, C4<1>, C4<1>;
L_0x555557111820 .functor OR 1, L_0x555557111660, L_0x555557111770, C4<0>, C4<0>;
v0x555556fe09b0_0 .net *"_ivl_0", 0 0, L_0x5555571111b0;  1 drivers
v0x555556fe0ab0_0 .net *"_ivl_10", 0 0, L_0x555557111770;  1 drivers
v0x555556fe0b90_0 .net *"_ivl_4", 0 0, L_0x555557111580;  1 drivers
v0x555556fe0c80_0 .net *"_ivl_6", 0 0, L_0x5555571115f0;  1 drivers
v0x555556fe0d60_0 .net *"_ivl_8", 0 0, L_0x555557111660;  1 drivers
v0x555556fe0e90_0 .net "c_in", 0 0, L_0x555557111c20;  1 drivers
v0x555556fe0f50_0 .net "c_out", 0 0, L_0x555557111820;  1 drivers
v0x555556fe1010_0 .net "s", 0 0, L_0x555557111510;  1 drivers
v0x555556fe10d0_0 .net "x", 0 0, L_0x555557111930;  1 drivers
v0x555556fe1220_0 .net "y", 0 0, L_0x555557111a60;  1 drivers
S_0x555556fe1380 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fe1530 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fe1610 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe1380;
 .timescale -12 -12;
S_0x555556fe17f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe1610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557111d50 .functor XOR 1, L_0x555557112230, L_0x555557112400, C4<0>, C4<0>;
L_0x555557111dc0 .functor XOR 1, L_0x555557111d50, L_0x5555571124a0, C4<0>, C4<0>;
L_0x555557111e30 .functor AND 1, L_0x555557112400, L_0x5555571124a0, C4<1>, C4<1>;
L_0x555557111ea0 .functor AND 1, L_0x555557112230, L_0x555557112400, C4<1>, C4<1>;
L_0x555557111f60 .functor OR 1, L_0x555557111e30, L_0x555557111ea0, C4<0>, C4<0>;
L_0x555557112070 .functor AND 1, L_0x555557112230, L_0x5555571124a0, C4<1>, C4<1>;
L_0x555557112120 .functor OR 1, L_0x555557111f60, L_0x555557112070, C4<0>, C4<0>;
v0x555556fe1a70_0 .net *"_ivl_0", 0 0, L_0x555557111d50;  1 drivers
v0x555556fe1b70_0 .net *"_ivl_10", 0 0, L_0x555557112070;  1 drivers
v0x555556fe1c50_0 .net *"_ivl_4", 0 0, L_0x555557111e30;  1 drivers
v0x555556fe1d40_0 .net *"_ivl_6", 0 0, L_0x555557111ea0;  1 drivers
v0x555556fe1e20_0 .net *"_ivl_8", 0 0, L_0x555557111f60;  1 drivers
v0x555556fe1f50_0 .net "c_in", 0 0, L_0x5555571124a0;  1 drivers
v0x555556fe2010_0 .net "c_out", 0 0, L_0x555557112120;  1 drivers
v0x555556fe20d0_0 .net "s", 0 0, L_0x555557111dc0;  1 drivers
v0x555556fe2190_0 .net "x", 0 0, L_0x555557112230;  1 drivers
v0x555556fe22e0_0 .net "y", 0 0, L_0x555557112400;  1 drivers
S_0x555556fe2440 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fe25f0 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556fe26d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe2440;
 .timescale -12 -12;
S_0x555556fe28b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe26d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557112680 .functor XOR 1, L_0x555557112360, L_0x555557112bf0, C4<0>, C4<0>;
L_0x5555571126f0 .functor XOR 1, L_0x555557112680, L_0x5555571125d0, C4<0>, C4<0>;
L_0x555557112760 .functor AND 1, L_0x555557112bf0, L_0x5555571125d0, C4<1>, C4<1>;
L_0x5555571127d0 .functor AND 1, L_0x555557112360, L_0x555557112bf0, C4<1>, C4<1>;
L_0x555557112890 .functor OR 1, L_0x555557112760, L_0x5555571127d0, C4<0>, C4<0>;
L_0x5555571129a0 .functor AND 1, L_0x555557112360, L_0x5555571125d0, C4<1>, C4<1>;
L_0x555557112a50 .functor OR 1, L_0x555557112890, L_0x5555571129a0, C4<0>, C4<0>;
v0x555556fe2b30_0 .net *"_ivl_0", 0 0, L_0x555557112680;  1 drivers
v0x555556fe2c30_0 .net *"_ivl_10", 0 0, L_0x5555571129a0;  1 drivers
v0x555556fe2d10_0 .net *"_ivl_4", 0 0, L_0x555557112760;  1 drivers
v0x555556fe2e00_0 .net *"_ivl_6", 0 0, L_0x5555571127d0;  1 drivers
v0x555556fe2ee0_0 .net *"_ivl_8", 0 0, L_0x555557112890;  1 drivers
v0x555556fe3010_0 .net "c_in", 0 0, L_0x5555571125d0;  1 drivers
v0x555556fe30d0_0 .net "c_out", 0 0, L_0x555557112a50;  1 drivers
v0x555556fe3190_0 .net "s", 0 0, L_0x5555571126f0;  1 drivers
v0x555556fe3250_0 .net "x", 0 0, L_0x555557112360;  1 drivers
v0x555556fe33a0_0 .net "y", 0 0, L_0x555557112bf0;  1 drivers
S_0x555556fe3500 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556fdb0c0;
 .timescale -12 -12;
P_0x555556fdf390 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fe37d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe3500;
 .timescale -12 -12;
S_0x555556fe39b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe37d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557112d50 .functor XOR 1, L_0x555557113230, L_0x555557112c90, C4<0>, C4<0>;
L_0x555557112dc0 .functor XOR 1, L_0x555557112d50, L_0x5555571134c0, C4<0>, C4<0>;
L_0x555557112e30 .functor AND 1, L_0x555557112c90, L_0x5555571134c0, C4<1>, C4<1>;
L_0x555557112ea0 .functor AND 1, L_0x555557113230, L_0x555557112c90, C4<1>, C4<1>;
L_0x555557112f60 .functor OR 1, L_0x555557112e30, L_0x555557112ea0, C4<0>, C4<0>;
L_0x555557113070 .functor AND 1, L_0x555557113230, L_0x5555571134c0, C4<1>, C4<1>;
L_0x555557113120 .functor OR 1, L_0x555557112f60, L_0x555557113070, C4<0>, C4<0>;
v0x555556fe3c30_0 .net *"_ivl_0", 0 0, L_0x555557112d50;  1 drivers
v0x555556fe3d30_0 .net *"_ivl_10", 0 0, L_0x555557113070;  1 drivers
v0x555556fe3e10_0 .net *"_ivl_4", 0 0, L_0x555557112e30;  1 drivers
v0x555556fe3f00_0 .net *"_ivl_6", 0 0, L_0x555557112ea0;  1 drivers
v0x555556fe3fe0_0 .net *"_ivl_8", 0 0, L_0x555557112f60;  1 drivers
v0x555556fe4110_0 .net "c_in", 0 0, L_0x5555571134c0;  1 drivers
v0x555556fe41d0_0 .net "c_out", 0 0, L_0x555557113120;  1 drivers
v0x555556fe4290_0 .net "s", 0 0, L_0x555557112dc0;  1 drivers
v0x555556fe4350_0 .net "x", 0 0, L_0x555557113230;  1 drivers
v0x555556fe44a0_0 .net "y", 0 0, L_0x555557112c90;  1 drivers
S_0x555556fe4ac0 .scope module, "adder_E_im" "N_bit_adder" 17 61, 18 1 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556fe4ca0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556fee010_0 .net "answer", 8 0, L_0x55555711df00;  alias, 1 drivers
v0x555556fee110_0 .net "carry", 8 0, L_0x55555711e560;  1 drivers
v0x555556fee1f0_0 .net "carry_out", 0 0, L_0x55555711e2a0;  1 drivers
v0x555556fee290_0 .net "input1", 8 0, L_0x55555711ea60;  1 drivers
v0x555556fee370_0 .net "input2", 8 0, L_0x55555711ec60;  1 drivers
L_0x5555571198e0 .part L_0x55555711ea60, 0, 1;
L_0x555557119980 .part L_0x55555711ec60, 0, 1;
L_0x555557119fb0 .part L_0x55555711ea60, 1, 1;
L_0x55555711a050 .part L_0x55555711ec60, 1, 1;
L_0x55555711a180 .part L_0x55555711e560, 0, 1;
L_0x55555711a7f0 .part L_0x55555711ea60, 2, 1;
L_0x55555711a960 .part L_0x55555711ec60, 2, 1;
L_0x55555711aa90 .part L_0x55555711e560, 1, 1;
L_0x55555711b100 .part L_0x55555711ea60, 3, 1;
L_0x55555711b2c0 .part L_0x55555711ec60, 3, 1;
L_0x55555711b4e0 .part L_0x55555711e560, 2, 1;
L_0x55555711ba00 .part L_0x55555711ea60, 4, 1;
L_0x55555711bba0 .part L_0x55555711ec60, 4, 1;
L_0x55555711bcd0 .part L_0x55555711e560, 3, 1;
L_0x55555711c2b0 .part L_0x55555711ea60, 5, 1;
L_0x55555711c3e0 .part L_0x55555711ec60, 5, 1;
L_0x55555711c5a0 .part L_0x55555711e560, 4, 1;
L_0x55555711cbb0 .part L_0x55555711ea60, 6, 1;
L_0x55555711cd80 .part L_0x55555711ec60, 6, 1;
L_0x55555711ce20 .part L_0x55555711e560, 5, 1;
L_0x55555711cce0 .part L_0x55555711ea60, 7, 1;
L_0x55555711d680 .part L_0x55555711ec60, 7, 1;
L_0x55555711cf50 .part L_0x55555711e560, 6, 1;
L_0x55555711ddd0 .part L_0x55555711ea60, 8, 1;
L_0x55555711d830 .part L_0x55555711ec60, 8, 1;
L_0x55555711e060 .part L_0x55555711e560, 7, 1;
LS_0x55555711df00_0_0 .concat8 [ 1 1 1 1], L_0x5555571197b0, L_0x555557119a90, L_0x55555711a320, L_0x55555711ac80;
LS_0x55555711df00_0_4 .concat8 [ 1 1 1 1], L_0x55555711b680, L_0x55555711be90, L_0x55555711c740, L_0x55555711d070;
LS_0x55555711df00_0_8 .concat8 [ 1 0 0 0], L_0x55555711d960;
L_0x55555711df00 .concat8 [ 4 4 1 0], LS_0x55555711df00_0_0, LS_0x55555711df00_0_4, LS_0x55555711df00_0_8;
LS_0x55555711e560_0_0 .concat8 [ 1 1 1 1], L_0x555557119820, L_0x555557119ea0, L_0x55555711a6e0, L_0x55555711aff0;
LS_0x55555711e560_0_4 .concat8 [ 1 1 1 1], L_0x55555711b8f0, L_0x55555711c1a0, L_0x55555711caa0, L_0x55555711d3d0;
LS_0x55555711e560_0_8 .concat8 [ 1 0 0 0], L_0x55555711dcc0;
L_0x55555711e560 .concat8 [ 4 4 1 0], LS_0x55555711e560_0_0, LS_0x55555711e560_0_4, LS_0x55555711e560_0_8;
L_0x55555711e2a0 .part L_0x55555711e560, 8, 1;
S_0x555556fe4ea0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe50a0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556fe5180 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556fe4ea0;
 .timescale -12 -12;
S_0x555556fe5360 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556fe5180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555571197b0 .functor XOR 1, L_0x5555571198e0, L_0x555557119980, C4<0>, C4<0>;
L_0x555557119820 .functor AND 1, L_0x5555571198e0, L_0x555557119980, C4<1>, C4<1>;
v0x555556fe5600_0 .net "c", 0 0, L_0x555557119820;  1 drivers
v0x555556fe56e0_0 .net "s", 0 0, L_0x5555571197b0;  1 drivers
v0x555556fe57a0_0 .net "x", 0 0, L_0x5555571198e0;  1 drivers
v0x555556fe5870_0 .net "y", 0 0, L_0x555557119980;  1 drivers
S_0x555556fe59e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe5c00 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fe5cc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe59e0;
 .timescale -12 -12;
S_0x555556fe5ea0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe5cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557119a20 .functor XOR 1, L_0x555557119fb0, L_0x55555711a050, C4<0>, C4<0>;
L_0x555557119a90 .functor XOR 1, L_0x555557119a20, L_0x55555711a180, C4<0>, C4<0>;
L_0x555557119b50 .functor AND 1, L_0x55555711a050, L_0x55555711a180, C4<1>, C4<1>;
L_0x555557119c60 .functor AND 1, L_0x555557119fb0, L_0x55555711a050, C4<1>, C4<1>;
L_0x555557119d20 .functor OR 1, L_0x555557119b50, L_0x555557119c60, C4<0>, C4<0>;
L_0x555557119e30 .functor AND 1, L_0x555557119fb0, L_0x55555711a180, C4<1>, C4<1>;
L_0x555557119ea0 .functor OR 1, L_0x555557119d20, L_0x555557119e30, C4<0>, C4<0>;
v0x555556fe6120_0 .net *"_ivl_0", 0 0, L_0x555557119a20;  1 drivers
v0x555556fe6220_0 .net *"_ivl_10", 0 0, L_0x555557119e30;  1 drivers
v0x555556fe6300_0 .net *"_ivl_4", 0 0, L_0x555557119b50;  1 drivers
v0x555556fe63f0_0 .net *"_ivl_6", 0 0, L_0x555557119c60;  1 drivers
v0x555556fe64d0_0 .net *"_ivl_8", 0 0, L_0x555557119d20;  1 drivers
v0x555556fe6600_0 .net "c_in", 0 0, L_0x55555711a180;  1 drivers
v0x555556fe66c0_0 .net "c_out", 0 0, L_0x555557119ea0;  1 drivers
v0x555556fe6780_0 .net "s", 0 0, L_0x555557119a90;  1 drivers
v0x555556fe6840_0 .net "x", 0 0, L_0x555557119fb0;  1 drivers
v0x555556fe6900_0 .net "y", 0 0, L_0x55555711a050;  1 drivers
S_0x555556fe6a60 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe6c10 .param/l "i" 0 18 14, +C4<010>;
S_0x555556fe6cd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe6a60;
 .timescale -12 -12;
S_0x555556fe6eb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe6cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711a2b0 .functor XOR 1, L_0x55555711a7f0, L_0x55555711a960, C4<0>, C4<0>;
L_0x55555711a320 .functor XOR 1, L_0x55555711a2b0, L_0x55555711aa90, C4<0>, C4<0>;
L_0x55555711a390 .functor AND 1, L_0x55555711a960, L_0x55555711aa90, C4<1>, C4<1>;
L_0x55555711a4a0 .functor AND 1, L_0x55555711a7f0, L_0x55555711a960, C4<1>, C4<1>;
L_0x55555711a560 .functor OR 1, L_0x55555711a390, L_0x55555711a4a0, C4<0>, C4<0>;
L_0x55555711a670 .functor AND 1, L_0x55555711a7f0, L_0x55555711aa90, C4<1>, C4<1>;
L_0x55555711a6e0 .functor OR 1, L_0x55555711a560, L_0x55555711a670, C4<0>, C4<0>;
v0x555556fe7160_0 .net *"_ivl_0", 0 0, L_0x55555711a2b0;  1 drivers
v0x555556fe7260_0 .net *"_ivl_10", 0 0, L_0x55555711a670;  1 drivers
v0x555556fe7340_0 .net *"_ivl_4", 0 0, L_0x55555711a390;  1 drivers
v0x555556fe7430_0 .net *"_ivl_6", 0 0, L_0x55555711a4a0;  1 drivers
v0x555556fe7510_0 .net *"_ivl_8", 0 0, L_0x55555711a560;  1 drivers
v0x555556fe7640_0 .net "c_in", 0 0, L_0x55555711aa90;  1 drivers
v0x555556fe7700_0 .net "c_out", 0 0, L_0x55555711a6e0;  1 drivers
v0x555556fe77c0_0 .net "s", 0 0, L_0x55555711a320;  1 drivers
v0x555556fe7880_0 .net "x", 0 0, L_0x55555711a7f0;  1 drivers
v0x555556fe79d0_0 .net "y", 0 0, L_0x55555711a960;  1 drivers
S_0x555556fe7b30 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe7ce0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556fe7dc0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe7b30;
 .timescale -12 -12;
S_0x555556fe7fa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe7dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711ac10 .functor XOR 1, L_0x55555711b100, L_0x55555711b2c0, C4<0>, C4<0>;
L_0x55555711ac80 .functor XOR 1, L_0x55555711ac10, L_0x55555711b4e0, C4<0>, C4<0>;
L_0x55555711acf0 .functor AND 1, L_0x55555711b2c0, L_0x55555711b4e0, C4<1>, C4<1>;
L_0x55555711adb0 .functor AND 1, L_0x55555711b100, L_0x55555711b2c0, C4<1>, C4<1>;
L_0x55555711ae70 .functor OR 1, L_0x55555711acf0, L_0x55555711adb0, C4<0>, C4<0>;
L_0x55555711af80 .functor AND 1, L_0x55555711b100, L_0x55555711b4e0, C4<1>, C4<1>;
L_0x55555711aff0 .functor OR 1, L_0x55555711ae70, L_0x55555711af80, C4<0>, C4<0>;
v0x555556fe8220_0 .net *"_ivl_0", 0 0, L_0x55555711ac10;  1 drivers
v0x555556fe8320_0 .net *"_ivl_10", 0 0, L_0x55555711af80;  1 drivers
v0x555556fe8400_0 .net *"_ivl_4", 0 0, L_0x55555711acf0;  1 drivers
v0x555556fe84f0_0 .net *"_ivl_6", 0 0, L_0x55555711adb0;  1 drivers
v0x555556fe85d0_0 .net *"_ivl_8", 0 0, L_0x55555711ae70;  1 drivers
v0x555556fe8700_0 .net "c_in", 0 0, L_0x55555711b4e0;  1 drivers
v0x555556fe87c0_0 .net "c_out", 0 0, L_0x55555711aff0;  1 drivers
v0x555556fe8880_0 .net "s", 0 0, L_0x55555711ac80;  1 drivers
v0x555556fe8940_0 .net "x", 0 0, L_0x55555711b100;  1 drivers
v0x555556fe8a90_0 .net "y", 0 0, L_0x55555711b2c0;  1 drivers
S_0x555556fe8bf0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe8df0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556fe8ed0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe8bf0;
 .timescale -12 -12;
S_0x555556fe90b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe8ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711b610 .functor XOR 1, L_0x55555711ba00, L_0x55555711bba0, C4<0>, C4<0>;
L_0x55555711b680 .functor XOR 1, L_0x55555711b610, L_0x55555711bcd0, C4<0>, C4<0>;
L_0x55555711b6f0 .functor AND 1, L_0x55555711bba0, L_0x55555711bcd0, C4<1>, C4<1>;
L_0x55555711b760 .functor AND 1, L_0x55555711ba00, L_0x55555711bba0, C4<1>, C4<1>;
L_0x55555711b7d0 .functor OR 1, L_0x55555711b6f0, L_0x55555711b760, C4<0>, C4<0>;
L_0x55555711b840 .functor AND 1, L_0x55555711ba00, L_0x55555711bcd0, C4<1>, C4<1>;
L_0x55555711b8f0 .functor OR 1, L_0x55555711b7d0, L_0x55555711b840, C4<0>, C4<0>;
v0x555556fe9330_0 .net *"_ivl_0", 0 0, L_0x55555711b610;  1 drivers
v0x555556fe9430_0 .net *"_ivl_10", 0 0, L_0x55555711b840;  1 drivers
v0x555556fe9510_0 .net *"_ivl_4", 0 0, L_0x55555711b6f0;  1 drivers
v0x555556fe95d0_0 .net *"_ivl_6", 0 0, L_0x55555711b760;  1 drivers
v0x555556fe96b0_0 .net *"_ivl_8", 0 0, L_0x55555711b7d0;  1 drivers
v0x555556fe97e0_0 .net "c_in", 0 0, L_0x55555711bcd0;  1 drivers
v0x555556fe98a0_0 .net "c_out", 0 0, L_0x55555711b8f0;  1 drivers
v0x555556fe9960_0 .net "s", 0 0, L_0x55555711b680;  1 drivers
v0x555556fe9a20_0 .net "x", 0 0, L_0x55555711ba00;  1 drivers
v0x555556fe9b70_0 .net "y", 0 0, L_0x55555711bba0;  1 drivers
S_0x555556fe9cd0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe9e80 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556fe9f60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fe9cd0;
 .timescale -12 -12;
S_0x555556fea140 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fe9f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711bb30 .functor XOR 1, L_0x55555711c2b0, L_0x55555711c3e0, C4<0>, C4<0>;
L_0x55555711be90 .functor XOR 1, L_0x55555711bb30, L_0x55555711c5a0, C4<0>, C4<0>;
L_0x55555711bf00 .functor AND 1, L_0x55555711c3e0, L_0x55555711c5a0, C4<1>, C4<1>;
L_0x55555711bf70 .functor AND 1, L_0x55555711c2b0, L_0x55555711c3e0, C4<1>, C4<1>;
L_0x55555711bfe0 .functor OR 1, L_0x55555711bf00, L_0x55555711bf70, C4<0>, C4<0>;
L_0x55555711c0f0 .functor AND 1, L_0x55555711c2b0, L_0x55555711c5a0, C4<1>, C4<1>;
L_0x55555711c1a0 .functor OR 1, L_0x55555711bfe0, L_0x55555711c0f0, C4<0>, C4<0>;
v0x555556fea3c0_0 .net *"_ivl_0", 0 0, L_0x55555711bb30;  1 drivers
v0x555556fea4c0_0 .net *"_ivl_10", 0 0, L_0x55555711c0f0;  1 drivers
v0x555556fea5a0_0 .net *"_ivl_4", 0 0, L_0x55555711bf00;  1 drivers
v0x555556fea690_0 .net *"_ivl_6", 0 0, L_0x55555711bf70;  1 drivers
v0x555556fea770_0 .net *"_ivl_8", 0 0, L_0x55555711bfe0;  1 drivers
v0x555556fea8a0_0 .net "c_in", 0 0, L_0x55555711c5a0;  1 drivers
v0x555556fea960_0 .net "c_out", 0 0, L_0x55555711c1a0;  1 drivers
v0x555556feaa20_0 .net "s", 0 0, L_0x55555711be90;  1 drivers
v0x555556feaae0_0 .net "x", 0 0, L_0x55555711c2b0;  1 drivers
v0x555556feac30_0 .net "y", 0 0, L_0x55555711c3e0;  1 drivers
S_0x555556fead90 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556feaf40 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556feb020 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fead90;
 .timescale -12 -12;
S_0x555556feb200 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556feb020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711c6d0 .functor XOR 1, L_0x55555711cbb0, L_0x55555711cd80, C4<0>, C4<0>;
L_0x55555711c740 .functor XOR 1, L_0x55555711c6d0, L_0x55555711ce20, C4<0>, C4<0>;
L_0x55555711c7b0 .functor AND 1, L_0x55555711cd80, L_0x55555711ce20, C4<1>, C4<1>;
L_0x55555711c820 .functor AND 1, L_0x55555711cbb0, L_0x55555711cd80, C4<1>, C4<1>;
L_0x55555711c8e0 .functor OR 1, L_0x55555711c7b0, L_0x55555711c820, C4<0>, C4<0>;
L_0x55555711c9f0 .functor AND 1, L_0x55555711cbb0, L_0x55555711ce20, C4<1>, C4<1>;
L_0x55555711caa0 .functor OR 1, L_0x55555711c8e0, L_0x55555711c9f0, C4<0>, C4<0>;
v0x555556feb480_0 .net *"_ivl_0", 0 0, L_0x55555711c6d0;  1 drivers
v0x555556feb580_0 .net *"_ivl_10", 0 0, L_0x55555711c9f0;  1 drivers
v0x555556feb660_0 .net *"_ivl_4", 0 0, L_0x55555711c7b0;  1 drivers
v0x555556feb750_0 .net *"_ivl_6", 0 0, L_0x55555711c820;  1 drivers
v0x555556feb830_0 .net *"_ivl_8", 0 0, L_0x55555711c8e0;  1 drivers
v0x555556feb960_0 .net "c_in", 0 0, L_0x55555711ce20;  1 drivers
v0x555556feba20_0 .net "c_out", 0 0, L_0x55555711caa0;  1 drivers
v0x555556febae0_0 .net "s", 0 0, L_0x55555711c740;  1 drivers
v0x555556febba0_0 .net "x", 0 0, L_0x55555711cbb0;  1 drivers
v0x555556febcf0_0 .net "y", 0 0, L_0x55555711cd80;  1 drivers
S_0x555556febe50 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fec000 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556fec0e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556febe50;
 .timescale -12 -12;
S_0x555556fec2c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fec0e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711d000 .functor XOR 1, L_0x55555711cce0, L_0x55555711d680, C4<0>, C4<0>;
L_0x55555711d070 .functor XOR 1, L_0x55555711d000, L_0x55555711cf50, C4<0>, C4<0>;
L_0x55555711d0e0 .functor AND 1, L_0x55555711d680, L_0x55555711cf50, C4<1>, C4<1>;
L_0x55555711d150 .functor AND 1, L_0x55555711cce0, L_0x55555711d680, C4<1>, C4<1>;
L_0x55555711d210 .functor OR 1, L_0x55555711d0e0, L_0x55555711d150, C4<0>, C4<0>;
L_0x55555711d320 .functor AND 1, L_0x55555711cce0, L_0x55555711cf50, C4<1>, C4<1>;
L_0x55555711d3d0 .functor OR 1, L_0x55555711d210, L_0x55555711d320, C4<0>, C4<0>;
v0x555556fec540_0 .net *"_ivl_0", 0 0, L_0x55555711d000;  1 drivers
v0x555556fec640_0 .net *"_ivl_10", 0 0, L_0x55555711d320;  1 drivers
v0x555556fec720_0 .net *"_ivl_4", 0 0, L_0x55555711d0e0;  1 drivers
v0x555556fec810_0 .net *"_ivl_6", 0 0, L_0x55555711d150;  1 drivers
v0x555556fec8f0_0 .net *"_ivl_8", 0 0, L_0x55555711d210;  1 drivers
v0x555556feca20_0 .net "c_in", 0 0, L_0x55555711cf50;  1 drivers
v0x555556fecae0_0 .net "c_out", 0 0, L_0x55555711d3d0;  1 drivers
v0x555556fecba0_0 .net "s", 0 0, L_0x55555711d070;  1 drivers
v0x555556fecc60_0 .net "x", 0 0, L_0x55555711cce0;  1 drivers
v0x555556fecdb0_0 .net "y", 0 0, L_0x55555711d680;  1 drivers
S_0x555556fecf10 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556fe4ac0;
 .timescale -12 -12;
P_0x555556fe8da0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556fed1e0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fecf10;
 .timescale -12 -12;
S_0x555556fed3c0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fed1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711d8f0 .functor XOR 1, L_0x55555711ddd0, L_0x55555711d830, C4<0>, C4<0>;
L_0x55555711d960 .functor XOR 1, L_0x55555711d8f0, L_0x55555711e060, C4<0>, C4<0>;
L_0x55555711d9d0 .functor AND 1, L_0x55555711d830, L_0x55555711e060, C4<1>, C4<1>;
L_0x55555711da40 .functor AND 1, L_0x55555711ddd0, L_0x55555711d830, C4<1>, C4<1>;
L_0x55555711db00 .functor OR 1, L_0x55555711d9d0, L_0x55555711da40, C4<0>, C4<0>;
L_0x55555711dc10 .functor AND 1, L_0x55555711ddd0, L_0x55555711e060, C4<1>, C4<1>;
L_0x55555711dcc0 .functor OR 1, L_0x55555711db00, L_0x55555711dc10, C4<0>, C4<0>;
v0x555556fed640_0 .net *"_ivl_0", 0 0, L_0x55555711d8f0;  1 drivers
v0x555556fed740_0 .net *"_ivl_10", 0 0, L_0x55555711dc10;  1 drivers
v0x555556fed820_0 .net *"_ivl_4", 0 0, L_0x55555711d9d0;  1 drivers
v0x555556fed910_0 .net *"_ivl_6", 0 0, L_0x55555711da40;  1 drivers
v0x555556fed9f0_0 .net *"_ivl_8", 0 0, L_0x55555711db00;  1 drivers
v0x555556fedb20_0 .net "c_in", 0 0, L_0x55555711e060;  1 drivers
v0x555556fedbe0_0 .net "c_out", 0 0, L_0x55555711dcc0;  1 drivers
v0x555556fedca0_0 .net "s", 0 0, L_0x55555711d960;  1 drivers
v0x555556fedd60_0 .net "x", 0 0, L_0x55555711ddd0;  1 drivers
v0x555556fedeb0_0 .net "y", 0 0, L_0x55555711d830;  1 drivers
S_0x555556fee4d0 .scope module, "adder_E_re" "N_bit_adder" 17 69, 18 1 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556fee6b0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555556ff7a10_0 .net "answer", 8 0, L_0x555557123440;  alias, 1 drivers
v0x555556ff7b10_0 .net "carry", 8 0, L_0x555557123aa0;  1 drivers
v0x555556ff7bf0_0 .net "carry_out", 0 0, L_0x5555571237e0;  1 drivers
v0x555556ff7c90_0 .net "input1", 8 0, L_0x555557123fa0;  1 drivers
v0x555556ff7d70_0 .net "input2", 8 0, L_0x5555571241c0;  1 drivers
L_0x55555711ee60 .part L_0x555557123fa0, 0, 1;
L_0x55555711ef00 .part L_0x5555571241c0, 0, 1;
L_0x55555711f4e0 .part L_0x555557123fa0, 1, 1;
L_0x55555711f610 .part L_0x5555571241c0, 1, 1;
L_0x55555711f740 .part L_0x555557123aa0, 0, 1;
L_0x55555711fdb0 .part L_0x555557123fa0, 2, 1;
L_0x55555711fee0 .part L_0x5555571241c0, 2, 1;
L_0x555557120010 .part L_0x555557123aa0, 1, 1;
L_0x555557120680 .part L_0x555557123fa0, 3, 1;
L_0x555557120840 .part L_0x5555571241c0, 3, 1;
L_0x555557120a60 .part L_0x555557123aa0, 2, 1;
L_0x555557120f40 .part L_0x555557123fa0, 4, 1;
L_0x5555571210e0 .part L_0x5555571241c0, 4, 1;
L_0x555557121210 .part L_0x555557123aa0, 3, 1;
L_0x555557121830 .part L_0x555557123fa0, 5, 1;
L_0x555557121960 .part L_0x5555571241c0, 5, 1;
L_0x555557121b20 .part L_0x555557123aa0, 4, 1;
L_0x5555571220f0 .part L_0x555557123fa0, 6, 1;
L_0x5555571222c0 .part L_0x5555571241c0, 6, 1;
L_0x555557122360 .part L_0x555557123aa0, 5, 1;
L_0x555557122220 .part L_0x555557123fa0, 7, 1;
L_0x555557122bc0 .part L_0x5555571241c0, 7, 1;
L_0x555557122490 .part L_0x555557123aa0, 6, 1;
L_0x555557123310 .part L_0x555557123fa0, 8, 1;
L_0x555557122d70 .part L_0x5555571241c0, 8, 1;
L_0x5555571235a0 .part L_0x555557123aa0, 7, 1;
LS_0x555557123440_0_0 .concat8 [ 1 1 1 1], L_0x55555711eb00, L_0x55555711f010, L_0x55555711f8e0, L_0x555557120200;
LS_0x555557123440_0_4 .concat8 [ 1 1 1 1], L_0x555557120c00, L_0x555557121450, L_0x555557121cc0, L_0x5555571225b0;
LS_0x555557123440_0_8 .concat8 [ 1 0 0 0], L_0x555557122ea0;
L_0x555557123440 .concat8 [ 4 4 1 0], LS_0x555557123440_0_0, LS_0x555557123440_0_4, LS_0x555557123440_0_8;
LS_0x555557123aa0_0_0 .concat8 [ 1 1 1 1], L_0x55555711ed50, L_0x55555711f3d0, L_0x55555711fca0, L_0x555557120570;
LS_0x555557123aa0_0_4 .concat8 [ 1 1 1 1], L_0x555557120e30, L_0x555557121720, L_0x555557121fe0, L_0x555557122910;
LS_0x555557123aa0_0_8 .concat8 [ 1 0 0 0], L_0x555557123200;
L_0x555557123aa0 .concat8 [ 4 4 1 0], LS_0x555557123aa0_0_0, LS_0x555557123aa0_0_4, LS_0x555557123aa0_0_8;
L_0x5555571237e0 .part L_0x555557123aa0, 8, 1;
S_0x555556fee880 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556feeaa0 .param/l "i" 0 18 14, +C4<00>;
S_0x555556feeb80 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556fee880;
 .timescale -12 -12;
S_0x555556feed60 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556feeb80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555711eb00 .functor XOR 1, L_0x55555711ee60, L_0x55555711ef00, C4<0>, C4<0>;
L_0x55555711ed50 .functor AND 1, L_0x55555711ee60, L_0x55555711ef00, C4<1>, C4<1>;
v0x555556fef000_0 .net "c", 0 0, L_0x55555711ed50;  1 drivers
v0x555556fef0e0_0 .net "s", 0 0, L_0x55555711eb00;  1 drivers
v0x555556fef1a0_0 .net "x", 0 0, L_0x55555711ee60;  1 drivers
v0x555556fef270_0 .net "y", 0 0, L_0x55555711ef00;  1 drivers
S_0x555556fef3e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556fef600 .param/l "i" 0 18 14, +C4<01>;
S_0x555556fef6c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fef3e0;
 .timescale -12 -12;
S_0x555556fef8a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fef6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711efa0 .functor XOR 1, L_0x55555711f4e0, L_0x55555711f610, C4<0>, C4<0>;
L_0x55555711f010 .functor XOR 1, L_0x55555711efa0, L_0x55555711f740, C4<0>, C4<0>;
L_0x55555711f080 .functor AND 1, L_0x55555711f610, L_0x55555711f740, C4<1>, C4<1>;
L_0x55555711f190 .functor AND 1, L_0x55555711f4e0, L_0x55555711f610, C4<1>, C4<1>;
L_0x55555711f250 .functor OR 1, L_0x55555711f080, L_0x55555711f190, C4<0>, C4<0>;
L_0x55555711f360 .functor AND 1, L_0x55555711f4e0, L_0x55555711f740, C4<1>, C4<1>;
L_0x55555711f3d0 .functor OR 1, L_0x55555711f250, L_0x55555711f360, C4<0>, C4<0>;
v0x555556fefb20_0 .net *"_ivl_0", 0 0, L_0x55555711efa0;  1 drivers
v0x555556fefc20_0 .net *"_ivl_10", 0 0, L_0x55555711f360;  1 drivers
v0x555556fefd00_0 .net *"_ivl_4", 0 0, L_0x55555711f080;  1 drivers
v0x555556fefdf0_0 .net *"_ivl_6", 0 0, L_0x55555711f190;  1 drivers
v0x555556fefed0_0 .net *"_ivl_8", 0 0, L_0x55555711f250;  1 drivers
v0x555556ff0000_0 .net "c_in", 0 0, L_0x55555711f740;  1 drivers
v0x555556ff00c0_0 .net "c_out", 0 0, L_0x55555711f3d0;  1 drivers
v0x555556ff0180_0 .net "s", 0 0, L_0x55555711f010;  1 drivers
v0x555556ff0240_0 .net "x", 0 0, L_0x55555711f4e0;  1 drivers
v0x555556ff0300_0 .net "y", 0 0, L_0x55555711f610;  1 drivers
S_0x555556ff0460 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff0610 .param/l "i" 0 18 14, +C4<010>;
S_0x555556ff06d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff0460;
 .timescale -12 -12;
S_0x555556ff08b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff06d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555711f870 .functor XOR 1, L_0x55555711fdb0, L_0x55555711fee0, C4<0>, C4<0>;
L_0x55555711f8e0 .functor XOR 1, L_0x55555711f870, L_0x555557120010, C4<0>, C4<0>;
L_0x55555711f950 .functor AND 1, L_0x55555711fee0, L_0x555557120010, C4<1>, C4<1>;
L_0x55555711fa60 .functor AND 1, L_0x55555711fdb0, L_0x55555711fee0, C4<1>, C4<1>;
L_0x55555711fb20 .functor OR 1, L_0x55555711f950, L_0x55555711fa60, C4<0>, C4<0>;
L_0x55555711fc30 .functor AND 1, L_0x55555711fdb0, L_0x555557120010, C4<1>, C4<1>;
L_0x55555711fca0 .functor OR 1, L_0x55555711fb20, L_0x55555711fc30, C4<0>, C4<0>;
v0x555556ff0b60_0 .net *"_ivl_0", 0 0, L_0x55555711f870;  1 drivers
v0x555556ff0c60_0 .net *"_ivl_10", 0 0, L_0x55555711fc30;  1 drivers
v0x555556ff0d40_0 .net *"_ivl_4", 0 0, L_0x55555711f950;  1 drivers
v0x555556ff0e30_0 .net *"_ivl_6", 0 0, L_0x55555711fa60;  1 drivers
v0x555556ff0f10_0 .net *"_ivl_8", 0 0, L_0x55555711fb20;  1 drivers
v0x555556ff1040_0 .net "c_in", 0 0, L_0x555557120010;  1 drivers
v0x555556ff1100_0 .net "c_out", 0 0, L_0x55555711fca0;  1 drivers
v0x555556ff11c0_0 .net "s", 0 0, L_0x55555711f8e0;  1 drivers
v0x555556ff1280_0 .net "x", 0 0, L_0x55555711fdb0;  1 drivers
v0x555556ff13d0_0 .net "y", 0 0, L_0x55555711fee0;  1 drivers
S_0x555556ff1530 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff16e0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556ff17c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff1530;
 .timescale -12 -12;
S_0x555556ff19a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff17c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557120190 .functor XOR 1, L_0x555557120680, L_0x555557120840, C4<0>, C4<0>;
L_0x555557120200 .functor XOR 1, L_0x555557120190, L_0x555557120a60, C4<0>, C4<0>;
L_0x555557120270 .functor AND 1, L_0x555557120840, L_0x555557120a60, C4<1>, C4<1>;
L_0x555557120330 .functor AND 1, L_0x555557120680, L_0x555557120840, C4<1>, C4<1>;
L_0x5555571203f0 .functor OR 1, L_0x555557120270, L_0x555557120330, C4<0>, C4<0>;
L_0x555557120500 .functor AND 1, L_0x555557120680, L_0x555557120a60, C4<1>, C4<1>;
L_0x555557120570 .functor OR 1, L_0x5555571203f0, L_0x555557120500, C4<0>, C4<0>;
v0x555556ff1c20_0 .net *"_ivl_0", 0 0, L_0x555557120190;  1 drivers
v0x555556ff1d20_0 .net *"_ivl_10", 0 0, L_0x555557120500;  1 drivers
v0x555556ff1e00_0 .net *"_ivl_4", 0 0, L_0x555557120270;  1 drivers
v0x555556ff1ef0_0 .net *"_ivl_6", 0 0, L_0x555557120330;  1 drivers
v0x555556ff1fd0_0 .net *"_ivl_8", 0 0, L_0x5555571203f0;  1 drivers
v0x555556ff2100_0 .net "c_in", 0 0, L_0x555557120a60;  1 drivers
v0x555556ff21c0_0 .net "c_out", 0 0, L_0x555557120570;  1 drivers
v0x555556ff2280_0 .net "s", 0 0, L_0x555557120200;  1 drivers
v0x555556ff2340_0 .net "x", 0 0, L_0x555557120680;  1 drivers
v0x555556ff2490_0 .net "y", 0 0, L_0x555557120840;  1 drivers
S_0x555556ff25f0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff27f0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556ff28d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff25f0;
 .timescale -12 -12;
S_0x555556ff2ab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff28d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557120b90 .functor XOR 1, L_0x555557120f40, L_0x5555571210e0, C4<0>, C4<0>;
L_0x555557120c00 .functor XOR 1, L_0x555557120b90, L_0x555557121210, C4<0>, C4<0>;
L_0x555557120c70 .functor AND 1, L_0x5555571210e0, L_0x555557121210, C4<1>, C4<1>;
L_0x555557120ce0 .functor AND 1, L_0x555557120f40, L_0x5555571210e0, C4<1>, C4<1>;
L_0x555557120d50 .functor OR 1, L_0x555557120c70, L_0x555557120ce0, C4<0>, C4<0>;
L_0x555557120dc0 .functor AND 1, L_0x555557120f40, L_0x555557121210, C4<1>, C4<1>;
L_0x555557120e30 .functor OR 1, L_0x555557120d50, L_0x555557120dc0, C4<0>, C4<0>;
v0x555556ff2d30_0 .net *"_ivl_0", 0 0, L_0x555557120b90;  1 drivers
v0x555556ff2e30_0 .net *"_ivl_10", 0 0, L_0x555557120dc0;  1 drivers
v0x555556ff2f10_0 .net *"_ivl_4", 0 0, L_0x555557120c70;  1 drivers
v0x555556ff2fd0_0 .net *"_ivl_6", 0 0, L_0x555557120ce0;  1 drivers
v0x555556ff30b0_0 .net *"_ivl_8", 0 0, L_0x555557120d50;  1 drivers
v0x555556ff31e0_0 .net "c_in", 0 0, L_0x555557121210;  1 drivers
v0x555556ff32a0_0 .net "c_out", 0 0, L_0x555557120e30;  1 drivers
v0x555556ff3360_0 .net "s", 0 0, L_0x555557120c00;  1 drivers
v0x555556ff3420_0 .net "x", 0 0, L_0x555557120f40;  1 drivers
v0x555556ff3570_0 .net "y", 0 0, L_0x5555571210e0;  1 drivers
S_0x555556ff36d0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff3880 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556ff3960 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff36d0;
 .timescale -12 -12;
S_0x555556ff3b40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff3960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557121070 .functor XOR 1, L_0x555557121830, L_0x555557121960, C4<0>, C4<0>;
L_0x555557121450 .functor XOR 1, L_0x555557121070, L_0x555557121b20, C4<0>, C4<0>;
L_0x5555571214c0 .functor AND 1, L_0x555557121960, L_0x555557121b20, C4<1>, C4<1>;
L_0x555557121530 .functor AND 1, L_0x555557121830, L_0x555557121960, C4<1>, C4<1>;
L_0x5555571215a0 .functor OR 1, L_0x5555571214c0, L_0x555557121530, C4<0>, C4<0>;
L_0x5555571216b0 .functor AND 1, L_0x555557121830, L_0x555557121b20, C4<1>, C4<1>;
L_0x555557121720 .functor OR 1, L_0x5555571215a0, L_0x5555571216b0, C4<0>, C4<0>;
v0x555556ff3dc0_0 .net *"_ivl_0", 0 0, L_0x555557121070;  1 drivers
v0x555556ff3ec0_0 .net *"_ivl_10", 0 0, L_0x5555571216b0;  1 drivers
v0x555556ff3fa0_0 .net *"_ivl_4", 0 0, L_0x5555571214c0;  1 drivers
v0x555556ff4090_0 .net *"_ivl_6", 0 0, L_0x555557121530;  1 drivers
v0x555556ff4170_0 .net *"_ivl_8", 0 0, L_0x5555571215a0;  1 drivers
v0x555556ff42a0_0 .net "c_in", 0 0, L_0x555557121b20;  1 drivers
v0x555556ff4360_0 .net "c_out", 0 0, L_0x555557121720;  1 drivers
v0x555556ff4420_0 .net "s", 0 0, L_0x555557121450;  1 drivers
v0x555556ff44e0_0 .net "x", 0 0, L_0x555557121830;  1 drivers
v0x555556ff4630_0 .net "y", 0 0, L_0x555557121960;  1 drivers
S_0x555556ff4790 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff4940 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556ff4a20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff4790;
 .timescale -12 -12;
S_0x555556ff4c00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff4a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557121c50 .functor XOR 1, L_0x5555571220f0, L_0x5555571222c0, C4<0>, C4<0>;
L_0x555557121cc0 .functor XOR 1, L_0x555557121c50, L_0x555557122360, C4<0>, C4<0>;
L_0x555557121d30 .functor AND 1, L_0x5555571222c0, L_0x555557122360, C4<1>, C4<1>;
L_0x555557121da0 .functor AND 1, L_0x5555571220f0, L_0x5555571222c0, C4<1>, C4<1>;
L_0x555557121e60 .functor OR 1, L_0x555557121d30, L_0x555557121da0, C4<0>, C4<0>;
L_0x555557121f70 .functor AND 1, L_0x5555571220f0, L_0x555557122360, C4<1>, C4<1>;
L_0x555557121fe0 .functor OR 1, L_0x555557121e60, L_0x555557121f70, C4<0>, C4<0>;
v0x555556ff4e80_0 .net *"_ivl_0", 0 0, L_0x555557121c50;  1 drivers
v0x555556ff4f80_0 .net *"_ivl_10", 0 0, L_0x555557121f70;  1 drivers
v0x555556ff5060_0 .net *"_ivl_4", 0 0, L_0x555557121d30;  1 drivers
v0x555556ff5150_0 .net *"_ivl_6", 0 0, L_0x555557121da0;  1 drivers
v0x555556ff5230_0 .net *"_ivl_8", 0 0, L_0x555557121e60;  1 drivers
v0x555556ff5360_0 .net "c_in", 0 0, L_0x555557122360;  1 drivers
v0x555556ff5420_0 .net "c_out", 0 0, L_0x555557121fe0;  1 drivers
v0x555556ff54e0_0 .net "s", 0 0, L_0x555557121cc0;  1 drivers
v0x555556ff55a0_0 .net "x", 0 0, L_0x5555571220f0;  1 drivers
v0x555556ff56f0_0 .net "y", 0 0, L_0x5555571222c0;  1 drivers
S_0x555556ff5850 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff5a00 .param/l "i" 0 18 14, +C4<0111>;
S_0x555556ff5ae0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff5850;
 .timescale -12 -12;
S_0x555556ff5cc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff5ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557122540 .functor XOR 1, L_0x555557122220, L_0x555557122bc0, C4<0>, C4<0>;
L_0x5555571225b0 .functor XOR 1, L_0x555557122540, L_0x555557122490, C4<0>, C4<0>;
L_0x555557122620 .functor AND 1, L_0x555557122bc0, L_0x555557122490, C4<1>, C4<1>;
L_0x555557122690 .functor AND 1, L_0x555557122220, L_0x555557122bc0, C4<1>, C4<1>;
L_0x555557122750 .functor OR 1, L_0x555557122620, L_0x555557122690, C4<0>, C4<0>;
L_0x555557122860 .functor AND 1, L_0x555557122220, L_0x555557122490, C4<1>, C4<1>;
L_0x555557122910 .functor OR 1, L_0x555557122750, L_0x555557122860, C4<0>, C4<0>;
v0x555556ff5f40_0 .net *"_ivl_0", 0 0, L_0x555557122540;  1 drivers
v0x555556ff6040_0 .net *"_ivl_10", 0 0, L_0x555557122860;  1 drivers
v0x555556ff6120_0 .net *"_ivl_4", 0 0, L_0x555557122620;  1 drivers
v0x555556ff6210_0 .net *"_ivl_6", 0 0, L_0x555557122690;  1 drivers
v0x555556ff62f0_0 .net *"_ivl_8", 0 0, L_0x555557122750;  1 drivers
v0x555556ff6420_0 .net "c_in", 0 0, L_0x555557122490;  1 drivers
v0x555556ff64e0_0 .net "c_out", 0 0, L_0x555557122910;  1 drivers
v0x555556ff65a0_0 .net "s", 0 0, L_0x5555571225b0;  1 drivers
v0x555556ff6660_0 .net "x", 0 0, L_0x555557122220;  1 drivers
v0x555556ff67b0_0 .net "y", 0 0, L_0x555557122bc0;  1 drivers
S_0x555556ff6910 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556fee4d0;
 .timescale -12 -12;
P_0x555556ff27a0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555556ff6be0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ff6910;
 .timescale -12 -12;
S_0x555556ff6dc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ff6be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557122e30 .functor XOR 1, L_0x555557123310, L_0x555557122d70, C4<0>, C4<0>;
L_0x555557122ea0 .functor XOR 1, L_0x555557122e30, L_0x5555571235a0, C4<0>, C4<0>;
L_0x555557122f10 .functor AND 1, L_0x555557122d70, L_0x5555571235a0, C4<1>, C4<1>;
L_0x555557122f80 .functor AND 1, L_0x555557123310, L_0x555557122d70, C4<1>, C4<1>;
L_0x555557123040 .functor OR 1, L_0x555557122f10, L_0x555557122f80, C4<0>, C4<0>;
L_0x555557123150 .functor AND 1, L_0x555557123310, L_0x5555571235a0, C4<1>, C4<1>;
L_0x555557123200 .functor OR 1, L_0x555557123040, L_0x555557123150, C4<0>, C4<0>;
v0x555556ff7040_0 .net *"_ivl_0", 0 0, L_0x555557122e30;  1 drivers
v0x555556ff7140_0 .net *"_ivl_10", 0 0, L_0x555557123150;  1 drivers
v0x555556ff7220_0 .net *"_ivl_4", 0 0, L_0x555557122f10;  1 drivers
v0x555556ff7310_0 .net *"_ivl_6", 0 0, L_0x555557122f80;  1 drivers
v0x555556ff73f0_0 .net *"_ivl_8", 0 0, L_0x555557123040;  1 drivers
v0x555556ff7520_0 .net "c_in", 0 0, L_0x5555571235a0;  1 drivers
v0x555556ff75e0_0 .net "c_out", 0 0, L_0x555557123200;  1 drivers
v0x555556ff76a0_0 .net "s", 0 0, L_0x555557122ea0;  1 drivers
v0x555556ff7760_0 .net "x", 0 0, L_0x555557123310;  1 drivers
v0x555556ff78b0_0 .net "y", 0 0, L_0x555557122d70;  1 drivers
S_0x555556ff7ed0 .scope module, "neg_b_im" "pos_2_neg" 17 84, 18 39 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556ff8100 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x555557124460 .functor NOT 8, L_0x555557124830, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556ff8290_0 .net *"_ivl_0", 7 0, L_0x555557124460;  1 drivers
L_0x7f28706f00f8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556ff8390_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706f00f8;  1 drivers
v0x555556ff8470_0 .net "neg", 7 0, L_0x5555571245f0;  alias, 1 drivers
v0x555556ff8530_0 .net "pos", 7 0, L_0x555557124830;  alias, 1 drivers
L_0x5555571245f0 .arith/sum 8, L_0x555557124460, L_0x7f28706f00f8;
S_0x555556ff8670 .scope module, "neg_b_re" "pos_2_neg" 17 77, 18 39 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556ff8850 .param/l "N" 0 18 40, +C4<00000000000000000000000000001000>;
L_0x555557124350 .functor NOT 8, L_0x555557124b00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556ff8960_0 .net *"_ivl_0", 7 0, L_0x555557124350;  1 drivers
L_0x7f28706f00b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556ff8a60_0 .net/2u *"_ivl_2", 7 0, L_0x7f28706f00b0;  1 drivers
v0x555556ff8b40_0 .net "neg", 7 0, L_0x5555571243c0;  alias, 1 drivers
v0x555556ff8c30_0 .net "pos", 7 0, L_0x555557124b00;  alias, 1 drivers
L_0x5555571243c0 .arith/sum 8, L_0x555557124350, L_0x7f28706f00b0;
S_0x555556ff8d70 .scope module, "twid_mult" "twiddle_mult" 17 28, 19 1 0, S_0x555556fd1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
P_0x555556ff8f50 .param/l "CALC_I" 1 19 136, C4<11>;
P_0x555556ff8f90 .param/l "CALC_R" 1 19 135, C4<10>;
P_0x555556ff8fd0 .param/l "CALC_Z" 1 19 134, C4<01>;
P_0x555556ff9010 .param/l "IDLE" 1 19 133, C4<00>;
L_0x5555571031a0 .functor OR 1, L_0x555557102fc0, L_0x5555571030b0, C4<0>, C4<0>;
v0x55555702b2b0_0 .net *"_ivl_1", 0 0, L_0x5555570f8710;  1 drivers
v0x55555702b390_0 .net *"_ivl_13", 0 0, L_0x555557102fc0;  1 drivers
v0x55555702b470_0 .net *"_ivl_15", 0 0, L_0x5555571030b0;  1 drivers
v0x55555702b560_0 .net *"_ivl_23", 0 0, L_0x55555710e620;  1 drivers
v0x55555702b640_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x55555702b730_0 .var "data_valid", 0 0;
v0x55555702b7f0_0 .net "i_c", 7 0, L_0x555557124c70;  alias, 1 drivers
v0x55555702b8d0_0 .net "i_c_minus_s", 8 0, L_0x555557124df0;  alias, 1 drivers
v0x55555702b9b0_0 .net "i_c_plus_s", 8 0, L_0x555557124ba0;  alias, 1 drivers
v0x55555702ba90_0 .net "i_x", 7 0, L_0x55555710eb00;  1 drivers
v0x55555702bb70_0 .net "i_y", 7 0, L_0x55555710eba0;  1 drivers
v0x55555702bc50_0 .var "o_Im_out", 7 0;
v0x55555702bd30_0 .var "o_Re_out", 7 0;
v0x55555702be10_0 .var "reg_z", 16 0;
v0x55555702bef0_0 .var "sel", 1 0;
v0x55555702bfb0_0 .net "start", 0 0, v0x555557030e20_0;  alias, 1 drivers
v0x55555702c050_0 .var "start_mult", 0 0;
v0x55555702c230_0 .var "state", 1 0;
v0x55555702c2d0_0 .net "w_8Bit_mux", 7 0, v0x555557029940_0;  1 drivers
v0x55555702c390_0 .net "w_9Bit_mux", 8 0, v0x55555702a1a0_0;  1 drivers
v0x55555702c4a0_0 .net "w_add_answer", 8 0, L_0x5555570f7c00;  1 drivers
v0x55555702c560_0 .net "w_i_out", 8 0, L_0x555557102320;  1 drivers
v0x55555702c600_0 .net "w_mult", 16 0, v0x555557028bb0_0;  1 drivers
v0x55555702c6d0_0 .net "w_mult_dv", 0 0, v0x555557028820_0;  1 drivers
v0x55555702c7a0_0 .net "w_neg_y", 8 0, L_0x55555710e470;  1 drivers
v0x55555702c890_0 .net "w_neg_z", 16 0, L_0x55555710e8c0;  1 drivers
v0x55555702c930_0 .net "w_r_out", 8 0, L_0x5555570fd0d0;  1 drivers
v0x55555702ca00_0 .net "w_z", 16 0, v0x55555702be10_0;  1 drivers
L_0x5555570f8710 .part L_0x55555710eb00, 7, 1;
L_0x5555570f87b0 .concat [ 8 1 0 0], L_0x55555710eb00, L_0x5555570f8710;
L_0x5555570fdc40 .part v0x555557028bb0_0, 7, 9;
L_0x5555570fdd30 .part v0x55555702be10_0, 7, 9;
L_0x555557102e30 .part v0x555557028bb0_0, 7, 9;
L_0x555557102ed0 .part L_0x55555710e8c0, 7, 9;
L_0x555557102fc0 .part v0x55555702bef0_0, 1, 1;
L_0x5555571030b0 .part v0x55555702bef0_0, 0, 1;
L_0x5555571032b0 .concat [ 8 8 0 0], L_0x555557124c70, L_0x55555710eba0;
L_0x5555571033a0 .concat [ 9 9 9 0], L_0x5555570f7c00, L_0x555557124df0, L_0x555557124ba0;
L_0x55555710e620 .part L_0x55555710eba0, 7, 1;
L_0x55555710e710 .concat [ 8 1 0 0], L_0x55555710eba0, L_0x55555710e620;
S_0x555556ff9320 .scope module, "adder_E" "N_bit_adder" 19 32, 18 1 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556ff9500 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557002800_0 .net "answer", 8 0, L_0x5555570f7c00;  alias, 1 drivers
v0x555557002900_0 .net "carry", 8 0, L_0x5555570f82b0;  1 drivers
v0x5555570029e0_0 .net "carry_out", 0 0, L_0x5555570f7fa0;  1 drivers
v0x555557002a80_0 .net "input1", 8 0, L_0x5555570f87b0;  1 drivers
v0x555557002b60_0 .net "input2", 8 0, L_0x55555710e470;  alias, 1 drivers
L_0x5555570f35f0 .part L_0x5555570f87b0, 0, 1;
L_0x5555570f3690 .part L_0x55555710e470, 0, 1;
L_0x5555570f3cc0 .part L_0x5555570f87b0, 1, 1;
L_0x5555570f3d60 .part L_0x55555710e470, 1, 1;
L_0x5555570f3f20 .part L_0x5555570f82b0, 0, 1;
L_0x5555570f4530 .part L_0x5555570f87b0, 2, 1;
L_0x5555570f46a0 .part L_0x55555710e470, 2, 1;
L_0x5555570f47d0 .part L_0x5555570f82b0, 1, 1;
L_0x5555570f4e40 .part L_0x5555570f87b0, 3, 1;
L_0x5555570f5000 .part L_0x55555710e470, 3, 1;
L_0x5555570f5190 .part L_0x5555570f82b0, 2, 1;
L_0x5555570f5700 .part L_0x5555570f87b0, 4, 1;
L_0x5555570f58a0 .part L_0x55555710e470, 4, 1;
L_0x5555570f59d0 .part L_0x5555570f82b0, 3, 1;
L_0x5555570f5fb0 .part L_0x5555570f87b0, 5, 1;
L_0x5555570f60e0 .part L_0x55555710e470, 5, 1;
L_0x5555570f63b0 .part L_0x5555570f82b0, 4, 1;
L_0x5555570f6930 .part L_0x5555570f87b0, 6, 1;
L_0x5555570f6b00 .part L_0x55555710e470, 6, 1;
L_0x5555570f6ba0 .part L_0x5555570f82b0, 5, 1;
L_0x5555570f6a60 .part L_0x5555570f87b0, 7, 1;
L_0x5555570f7400 .part L_0x55555710e470, 7, 1;
L_0x5555570f6cd0 .part L_0x5555570f82b0, 6, 1;
L_0x5555570f7ad0 .part L_0x5555570f87b0, 8, 1;
L_0x5555570f74a0 .part L_0x55555710e470, 8, 1;
L_0x5555570f7d60 .part L_0x5555570f82b0, 7, 1;
LS_0x5555570f7c00_0_0 .concat8 [ 1 1 1 1], L_0x5555570f2e40, L_0x5555570f37a0, L_0x5555570f40c0, L_0x5555570f49c0;
LS_0x5555570f7c00_0_4 .concat8 [ 1 1 1 1], L_0x5555570f5330, L_0x5555570f5b90, L_0x5555570f64c0, L_0x5555570f6df0;
LS_0x5555570f7c00_0_8 .concat8 [ 1 0 0 0], L_0x5555570f7660;
L_0x5555570f7c00 .concat8 [ 4 4 1 0], LS_0x5555570f7c00_0_0, LS_0x5555570f7c00_0_4, LS_0x5555570f7c00_0_8;
LS_0x5555570f82b0_0_0 .concat8 [ 1 1 1 1], L_0x5555570f34e0, L_0x5555570f3bb0, L_0x5555570f4420, L_0x5555570f4d30;
LS_0x5555570f82b0_0_4 .concat8 [ 1 1 1 1], L_0x5555570f55f0, L_0x5555570f5ea0, L_0x5555570f6820, L_0x5555570f7150;
LS_0x5555570f82b0_0_8 .concat8 [ 1 0 0 0], L_0x5555570f79c0;
L_0x5555570f82b0 .concat8 [ 4 4 1 0], LS_0x5555570f82b0_0_0, LS_0x5555570f82b0_0_4, LS_0x5555570f82b0_0_8;
L_0x5555570f7fa0 .part L_0x5555570f82b0, 8, 1;
S_0x555556ff9670 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ff9890 .param/l "i" 0 18 14, +C4<00>;
S_0x555556ff9970 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555556ff9670;
 .timescale -12 -12;
S_0x555556ff9b50 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555556ff9970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570f2e40 .functor XOR 1, L_0x5555570f35f0, L_0x5555570f3690, C4<0>, C4<0>;
L_0x5555570f34e0 .functor AND 1, L_0x5555570f35f0, L_0x5555570f3690, C4<1>, C4<1>;
v0x555556ff9df0_0 .net "c", 0 0, L_0x5555570f34e0;  1 drivers
v0x555556ff9ed0_0 .net "s", 0 0, L_0x5555570f2e40;  1 drivers
v0x555556ff9f90_0 .net "x", 0 0, L_0x5555570f35f0;  1 drivers
v0x555556ffa060_0 .net "y", 0 0, L_0x5555570f3690;  1 drivers
S_0x555556ffa1d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ffa3f0 .param/l "i" 0 18 14, +C4<01>;
S_0x555556ffa4b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ffa1d0;
 .timescale -12 -12;
S_0x555556ffa690 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ffa4b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f3730 .functor XOR 1, L_0x5555570f3cc0, L_0x5555570f3d60, C4<0>, C4<0>;
L_0x5555570f37a0 .functor XOR 1, L_0x5555570f3730, L_0x5555570f3f20, C4<0>, C4<0>;
L_0x5555570f3860 .functor AND 1, L_0x5555570f3d60, L_0x5555570f3f20, C4<1>, C4<1>;
L_0x5555570f3970 .functor AND 1, L_0x5555570f3cc0, L_0x5555570f3d60, C4<1>, C4<1>;
L_0x5555570f3a30 .functor OR 1, L_0x5555570f3860, L_0x5555570f3970, C4<0>, C4<0>;
L_0x5555570f3b40 .functor AND 1, L_0x5555570f3cc0, L_0x5555570f3f20, C4<1>, C4<1>;
L_0x5555570f3bb0 .functor OR 1, L_0x5555570f3a30, L_0x5555570f3b40, C4<0>, C4<0>;
v0x555556ffa910_0 .net *"_ivl_0", 0 0, L_0x5555570f3730;  1 drivers
v0x555556ffaa10_0 .net *"_ivl_10", 0 0, L_0x5555570f3b40;  1 drivers
v0x555556ffaaf0_0 .net *"_ivl_4", 0 0, L_0x5555570f3860;  1 drivers
v0x555556ffabe0_0 .net *"_ivl_6", 0 0, L_0x5555570f3970;  1 drivers
v0x555556ffacc0_0 .net *"_ivl_8", 0 0, L_0x5555570f3a30;  1 drivers
v0x555556ffadf0_0 .net "c_in", 0 0, L_0x5555570f3f20;  1 drivers
v0x555556ffaeb0_0 .net "c_out", 0 0, L_0x5555570f3bb0;  1 drivers
v0x555556ffaf70_0 .net "s", 0 0, L_0x5555570f37a0;  1 drivers
v0x555556ffb030_0 .net "x", 0 0, L_0x5555570f3cc0;  1 drivers
v0x555556ffb0f0_0 .net "y", 0 0, L_0x5555570f3d60;  1 drivers
S_0x555556ffb250 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ffb400 .param/l "i" 0 18 14, +C4<010>;
S_0x555556ffb4c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ffb250;
 .timescale -12 -12;
S_0x555556ffb6a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ffb4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f4050 .functor XOR 1, L_0x5555570f4530, L_0x5555570f46a0, C4<0>, C4<0>;
L_0x5555570f40c0 .functor XOR 1, L_0x5555570f4050, L_0x5555570f47d0, C4<0>, C4<0>;
L_0x5555570f4130 .functor AND 1, L_0x5555570f46a0, L_0x5555570f47d0, C4<1>, C4<1>;
L_0x5555570f41a0 .functor AND 1, L_0x5555570f4530, L_0x5555570f46a0, C4<1>, C4<1>;
L_0x5555570f4260 .functor OR 1, L_0x5555570f4130, L_0x5555570f41a0, C4<0>, C4<0>;
L_0x5555570f4370 .functor AND 1, L_0x5555570f4530, L_0x5555570f47d0, C4<1>, C4<1>;
L_0x5555570f4420 .functor OR 1, L_0x5555570f4260, L_0x5555570f4370, C4<0>, C4<0>;
v0x555556ffb950_0 .net *"_ivl_0", 0 0, L_0x5555570f4050;  1 drivers
v0x555556ffba50_0 .net *"_ivl_10", 0 0, L_0x5555570f4370;  1 drivers
v0x555556ffbb30_0 .net *"_ivl_4", 0 0, L_0x5555570f4130;  1 drivers
v0x555556ffbc20_0 .net *"_ivl_6", 0 0, L_0x5555570f41a0;  1 drivers
v0x555556ffbd00_0 .net *"_ivl_8", 0 0, L_0x5555570f4260;  1 drivers
v0x555556ffbe30_0 .net "c_in", 0 0, L_0x5555570f47d0;  1 drivers
v0x555556ffbef0_0 .net "c_out", 0 0, L_0x5555570f4420;  1 drivers
v0x555556ffbfb0_0 .net "s", 0 0, L_0x5555570f40c0;  1 drivers
v0x555556ffc070_0 .net "x", 0 0, L_0x5555570f4530;  1 drivers
v0x555556ffc1c0_0 .net "y", 0 0, L_0x5555570f46a0;  1 drivers
S_0x555556ffc320 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ffc4d0 .param/l "i" 0 18 14, +C4<011>;
S_0x555556ffc5b0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ffc320;
 .timescale -12 -12;
S_0x555556ffc790 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ffc5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f4950 .functor XOR 1, L_0x5555570f4e40, L_0x5555570f5000, C4<0>, C4<0>;
L_0x5555570f49c0 .functor XOR 1, L_0x5555570f4950, L_0x5555570f5190, C4<0>, C4<0>;
L_0x5555570f4a30 .functor AND 1, L_0x5555570f5000, L_0x5555570f5190, C4<1>, C4<1>;
L_0x5555570f4af0 .functor AND 1, L_0x5555570f4e40, L_0x5555570f5000, C4<1>, C4<1>;
L_0x5555570f4bb0 .functor OR 1, L_0x5555570f4a30, L_0x5555570f4af0, C4<0>, C4<0>;
L_0x5555570f4cc0 .functor AND 1, L_0x5555570f4e40, L_0x5555570f5190, C4<1>, C4<1>;
L_0x5555570f4d30 .functor OR 1, L_0x5555570f4bb0, L_0x5555570f4cc0, C4<0>, C4<0>;
v0x555556ffca10_0 .net *"_ivl_0", 0 0, L_0x5555570f4950;  1 drivers
v0x555556ffcb10_0 .net *"_ivl_10", 0 0, L_0x5555570f4cc0;  1 drivers
v0x555556ffcbf0_0 .net *"_ivl_4", 0 0, L_0x5555570f4a30;  1 drivers
v0x555556ffcce0_0 .net *"_ivl_6", 0 0, L_0x5555570f4af0;  1 drivers
v0x555556ffcdc0_0 .net *"_ivl_8", 0 0, L_0x5555570f4bb0;  1 drivers
v0x555556ffcef0_0 .net "c_in", 0 0, L_0x5555570f5190;  1 drivers
v0x555556ffcfb0_0 .net "c_out", 0 0, L_0x5555570f4d30;  1 drivers
v0x555556ffd070_0 .net "s", 0 0, L_0x5555570f49c0;  1 drivers
v0x555556ffd130_0 .net "x", 0 0, L_0x5555570f4e40;  1 drivers
v0x555556ffd280_0 .net "y", 0 0, L_0x5555570f5000;  1 drivers
S_0x555556ffd3e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ffd5e0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555556ffd6c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ffd3e0;
 .timescale -12 -12;
S_0x555556ffd8a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ffd6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f52c0 .functor XOR 1, L_0x5555570f5700, L_0x5555570f58a0, C4<0>, C4<0>;
L_0x5555570f5330 .functor XOR 1, L_0x5555570f52c0, L_0x5555570f59d0, C4<0>, C4<0>;
L_0x5555570f53a0 .functor AND 1, L_0x5555570f58a0, L_0x5555570f59d0, C4<1>, C4<1>;
L_0x5555570f5410 .functor AND 1, L_0x5555570f5700, L_0x5555570f58a0, C4<1>, C4<1>;
L_0x5555570f5480 .functor OR 1, L_0x5555570f53a0, L_0x5555570f5410, C4<0>, C4<0>;
L_0x5555570f5540 .functor AND 1, L_0x5555570f5700, L_0x5555570f59d0, C4<1>, C4<1>;
L_0x5555570f55f0 .functor OR 1, L_0x5555570f5480, L_0x5555570f5540, C4<0>, C4<0>;
v0x555556ffdb20_0 .net *"_ivl_0", 0 0, L_0x5555570f52c0;  1 drivers
v0x555556ffdc20_0 .net *"_ivl_10", 0 0, L_0x5555570f5540;  1 drivers
v0x555556ffdd00_0 .net *"_ivl_4", 0 0, L_0x5555570f53a0;  1 drivers
v0x555556ffddc0_0 .net *"_ivl_6", 0 0, L_0x5555570f5410;  1 drivers
v0x555556ffdea0_0 .net *"_ivl_8", 0 0, L_0x5555570f5480;  1 drivers
v0x555556ffdfd0_0 .net "c_in", 0 0, L_0x5555570f59d0;  1 drivers
v0x555556ffe090_0 .net "c_out", 0 0, L_0x5555570f55f0;  1 drivers
v0x555556ffe150_0 .net "s", 0 0, L_0x5555570f5330;  1 drivers
v0x555556ffe210_0 .net "x", 0 0, L_0x5555570f5700;  1 drivers
v0x555556ffe360_0 .net "y", 0 0, L_0x5555570f58a0;  1 drivers
S_0x555556ffe4c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ffe670 .param/l "i" 0 18 14, +C4<0101>;
S_0x555556ffe750 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556ffe4c0;
 .timescale -12 -12;
S_0x555556ffe930 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556ffe750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f5830 .functor XOR 1, L_0x5555570f5fb0, L_0x5555570f60e0, C4<0>, C4<0>;
L_0x5555570f5b90 .functor XOR 1, L_0x5555570f5830, L_0x5555570f63b0, C4<0>, C4<0>;
L_0x5555570f5c00 .functor AND 1, L_0x5555570f60e0, L_0x5555570f63b0, C4<1>, C4<1>;
L_0x5555570f5c70 .functor AND 1, L_0x5555570f5fb0, L_0x5555570f60e0, C4<1>, C4<1>;
L_0x5555570f5ce0 .functor OR 1, L_0x5555570f5c00, L_0x5555570f5c70, C4<0>, C4<0>;
L_0x5555570f5df0 .functor AND 1, L_0x5555570f5fb0, L_0x5555570f63b0, C4<1>, C4<1>;
L_0x5555570f5ea0 .functor OR 1, L_0x5555570f5ce0, L_0x5555570f5df0, C4<0>, C4<0>;
v0x555556ffebb0_0 .net *"_ivl_0", 0 0, L_0x5555570f5830;  1 drivers
v0x555556ffecb0_0 .net *"_ivl_10", 0 0, L_0x5555570f5df0;  1 drivers
v0x555556ffed90_0 .net *"_ivl_4", 0 0, L_0x5555570f5c00;  1 drivers
v0x555556ffee80_0 .net *"_ivl_6", 0 0, L_0x5555570f5c70;  1 drivers
v0x555556ffef60_0 .net *"_ivl_8", 0 0, L_0x5555570f5ce0;  1 drivers
v0x555556fff090_0 .net "c_in", 0 0, L_0x5555570f63b0;  1 drivers
v0x555556fff150_0 .net "c_out", 0 0, L_0x5555570f5ea0;  1 drivers
v0x555556fff210_0 .net "s", 0 0, L_0x5555570f5b90;  1 drivers
v0x555556fff2d0_0 .net "x", 0 0, L_0x5555570f5fb0;  1 drivers
v0x555556fff420_0 .net "y", 0 0, L_0x5555570f60e0;  1 drivers
S_0x555556fff580 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556fff730 .param/l "i" 0 18 14, +C4<0110>;
S_0x555556fff810 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555556fff580;
 .timescale -12 -12;
S_0x555556fff9f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555556fff810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f6450 .functor XOR 1, L_0x5555570f6930, L_0x5555570f6b00, C4<0>, C4<0>;
L_0x5555570f64c0 .functor XOR 1, L_0x5555570f6450, L_0x5555570f6ba0, C4<0>, C4<0>;
L_0x5555570f6530 .functor AND 1, L_0x5555570f6b00, L_0x5555570f6ba0, C4<1>, C4<1>;
L_0x5555570f65a0 .functor AND 1, L_0x5555570f6930, L_0x5555570f6b00, C4<1>, C4<1>;
L_0x5555570f6660 .functor OR 1, L_0x5555570f6530, L_0x5555570f65a0, C4<0>, C4<0>;
L_0x5555570f6770 .functor AND 1, L_0x5555570f6930, L_0x5555570f6ba0, C4<1>, C4<1>;
L_0x5555570f6820 .functor OR 1, L_0x5555570f6660, L_0x5555570f6770, C4<0>, C4<0>;
v0x555556fffc70_0 .net *"_ivl_0", 0 0, L_0x5555570f6450;  1 drivers
v0x555556fffd70_0 .net *"_ivl_10", 0 0, L_0x5555570f6770;  1 drivers
v0x555556fffe50_0 .net *"_ivl_4", 0 0, L_0x5555570f6530;  1 drivers
v0x555556ffff40_0 .net *"_ivl_6", 0 0, L_0x5555570f65a0;  1 drivers
v0x555557000020_0 .net *"_ivl_8", 0 0, L_0x5555570f6660;  1 drivers
v0x555557000150_0 .net "c_in", 0 0, L_0x5555570f6ba0;  1 drivers
v0x555557000210_0 .net "c_out", 0 0, L_0x5555570f6820;  1 drivers
v0x5555570002d0_0 .net "s", 0 0, L_0x5555570f64c0;  1 drivers
v0x555557000390_0 .net "x", 0 0, L_0x5555570f6930;  1 drivers
v0x5555570004e0_0 .net "y", 0 0, L_0x5555570f6b00;  1 drivers
S_0x555557000640 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x5555570007f0 .param/l "i" 0 18 14, +C4<0111>;
S_0x5555570008d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557000640;
 .timescale -12 -12;
S_0x555557000ab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570008d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f6d80 .functor XOR 1, L_0x5555570f6a60, L_0x5555570f7400, C4<0>, C4<0>;
L_0x5555570f6df0 .functor XOR 1, L_0x5555570f6d80, L_0x5555570f6cd0, C4<0>, C4<0>;
L_0x5555570f6e60 .functor AND 1, L_0x5555570f7400, L_0x5555570f6cd0, C4<1>, C4<1>;
L_0x5555570f6ed0 .functor AND 1, L_0x5555570f6a60, L_0x5555570f7400, C4<1>, C4<1>;
L_0x5555570f6f90 .functor OR 1, L_0x5555570f6e60, L_0x5555570f6ed0, C4<0>, C4<0>;
L_0x5555570f70a0 .functor AND 1, L_0x5555570f6a60, L_0x5555570f6cd0, C4<1>, C4<1>;
L_0x5555570f7150 .functor OR 1, L_0x5555570f6f90, L_0x5555570f70a0, C4<0>, C4<0>;
v0x555557000d30_0 .net *"_ivl_0", 0 0, L_0x5555570f6d80;  1 drivers
v0x555557000e30_0 .net *"_ivl_10", 0 0, L_0x5555570f70a0;  1 drivers
v0x555557000f10_0 .net *"_ivl_4", 0 0, L_0x5555570f6e60;  1 drivers
v0x555557001000_0 .net *"_ivl_6", 0 0, L_0x5555570f6ed0;  1 drivers
v0x5555570010e0_0 .net *"_ivl_8", 0 0, L_0x5555570f6f90;  1 drivers
v0x555557001210_0 .net "c_in", 0 0, L_0x5555570f6cd0;  1 drivers
v0x5555570012d0_0 .net "c_out", 0 0, L_0x5555570f7150;  1 drivers
v0x555557001390_0 .net "s", 0 0, L_0x5555570f6df0;  1 drivers
v0x555557001450_0 .net "x", 0 0, L_0x5555570f6a60;  1 drivers
v0x5555570015a0_0 .net "y", 0 0, L_0x5555570f7400;  1 drivers
S_0x555557001700 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555556ff9320;
 .timescale -12 -12;
P_0x555556ffd590 .param/l "i" 0 18 14, +C4<01000>;
S_0x5555570019d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557001700;
 .timescale -12 -12;
S_0x555557001bb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570019d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f75f0 .functor XOR 1, L_0x5555570f7ad0, L_0x5555570f74a0, C4<0>, C4<0>;
L_0x5555570f7660 .functor XOR 1, L_0x5555570f75f0, L_0x5555570f7d60, C4<0>, C4<0>;
L_0x5555570f76d0 .functor AND 1, L_0x5555570f74a0, L_0x5555570f7d60, C4<1>, C4<1>;
L_0x5555570f7740 .functor AND 1, L_0x5555570f7ad0, L_0x5555570f74a0, C4<1>, C4<1>;
L_0x5555570f7800 .functor OR 1, L_0x5555570f76d0, L_0x5555570f7740, C4<0>, C4<0>;
L_0x5555570f7910 .functor AND 1, L_0x5555570f7ad0, L_0x5555570f7d60, C4<1>, C4<1>;
L_0x5555570f79c0 .functor OR 1, L_0x5555570f7800, L_0x5555570f7910, C4<0>, C4<0>;
v0x555557001e30_0 .net *"_ivl_0", 0 0, L_0x5555570f75f0;  1 drivers
v0x555557001f30_0 .net *"_ivl_10", 0 0, L_0x5555570f7910;  1 drivers
v0x555557002010_0 .net *"_ivl_4", 0 0, L_0x5555570f76d0;  1 drivers
v0x555557002100_0 .net *"_ivl_6", 0 0, L_0x5555570f7740;  1 drivers
v0x5555570021e0_0 .net *"_ivl_8", 0 0, L_0x5555570f7800;  1 drivers
v0x555557002310_0 .net "c_in", 0 0, L_0x5555570f7d60;  1 drivers
v0x5555570023d0_0 .net "c_out", 0 0, L_0x5555570f79c0;  1 drivers
v0x555557002490_0 .net "s", 0 0, L_0x5555570f7660;  1 drivers
v0x555557002550_0 .net "x", 0 0, L_0x5555570f7ad0;  1 drivers
v0x5555570026a0_0 .net "y", 0 0, L_0x5555570f74a0;  1 drivers
S_0x555557002cc0 .scope module, "adder_I" "N_bit_adder" 19 49, 18 1 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557002ec0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x55555700c200_0 .net "answer", 8 0, L_0x555557102320;  alias, 1 drivers
v0x55555700c300_0 .net "carry", 8 0, L_0x5555571029d0;  1 drivers
v0x55555700c3e0_0 .net "carry_out", 0 0, L_0x5555571026c0;  1 drivers
v0x55555700c480_0 .net "input1", 8 0, L_0x555557102e30;  1 drivers
v0x55555700c560_0 .net "input2", 8 0, L_0x555557102ed0;  1 drivers
L_0x5555570fdfa0 .part L_0x555557102e30, 0, 1;
L_0x5555570fe040 .part L_0x555557102ed0, 0, 1;
L_0x5555570fe480 .part L_0x555557102e30, 1, 1;
L_0x5555570fe520 .part L_0x555557102ed0, 1, 1;
L_0x5555570fe6a0 .part L_0x5555571029d0, 0, 1;
L_0x5555570fed10 .part L_0x555557102e30, 2, 1;
L_0x5555570fee40 .part L_0x555557102ed0, 2, 1;
L_0x5555570fef70 .part L_0x5555571029d0, 1, 1;
L_0x5555570ff5e0 .part L_0x555557102e30, 3, 1;
L_0x5555570ff7a0 .part L_0x555557102ed0, 3, 1;
L_0x5555570ff9c0 .part L_0x5555571029d0, 2, 1;
L_0x5555570ffea0 .part L_0x555557102e30, 4, 1;
L_0x555557100040 .part L_0x555557102ed0, 4, 1;
L_0x555557100170 .part L_0x5555571029d0, 3, 1;
L_0x555557100790 .part L_0x555557102e30, 5, 1;
L_0x5555571008c0 .part L_0x555557102ed0, 5, 1;
L_0x555557100a80 .part L_0x5555571029d0, 4, 1;
L_0x555557101050 .part L_0x555557102e30, 6, 1;
L_0x555557101220 .part L_0x555557102ed0, 6, 1;
L_0x5555571012c0 .part L_0x5555571029d0, 5, 1;
L_0x555557101180 .part L_0x555557102e30, 7, 1;
L_0x555557101ae0 .part L_0x555557102ed0, 7, 1;
L_0x5555571013f0 .part L_0x5555571029d0, 6, 1;
L_0x5555571021f0 .part L_0x555557102e30, 8, 1;
L_0x555557101c90 .part L_0x555557102ed0, 8, 1;
L_0x555557102480 .part L_0x5555571029d0, 7, 1;
LS_0x555557102320_0_0 .concat8 [ 1 1 1 1], L_0x5555570fde20, L_0x5555570dfab0, L_0x5555570fe840, L_0x5555570ff160;
LS_0x555557102320_0_4 .concat8 [ 1 1 1 1], L_0x5555570ffb60, L_0x5555571003b0, L_0x555557100c20, L_0x555557101510;
LS_0x555557102320_0_8 .concat8 [ 1 0 0 0], L_0x555557101dc0;
L_0x555557102320 .concat8 [ 4 4 1 0], LS_0x555557102320_0_0, LS_0x555557102320_0_4, LS_0x555557102320_0_8;
LS_0x5555571029d0_0_0 .concat8 [ 1 1 1 1], L_0x5555570fde90, L_0x5555570fe370, L_0x5555570fec00, L_0x5555570ff4d0;
LS_0x5555571029d0_0_4 .concat8 [ 1 1 1 1], L_0x5555570ffd90, L_0x555557100680, L_0x555557100f40, L_0x555557101830;
LS_0x5555571029d0_0_8 .concat8 [ 1 0 0 0], L_0x5555571020e0;
L_0x5555571029d0 .concat8 [ 4 4 1 0], LS_0x5555571029d0_0_0, LS_0x5555571029d0_0_4, LS_0x5555571029d0_0_8;
L_0x5555571026c0 .part L_0x5555571029d0, 8, 1;
S_0x555557003090 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557003290 .param/l "i" 0 18 14, +C4<00>;
S_0x555557003370 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x555557003090;
 .timescale -12 -12;
S_0x555557003550 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557003370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570fde20 .functor XOR 1, L_0x5555570fdfa0, L_0x5555570fe040, C4<0>, C4<0>;
L_0x5555570fde90 .functor AND 1, L_0x5555570fdfa0, L_0x5555570fe040, C4<1>, C4<1>;
v0x5555570037f0_0 .net "c", 0 0, L_0x5555570fde90;  1 drivers
v0x5555570038d0_0 .net "s", 0 0, L_0x5555570fde20;  1 drivers
v0x555557003990_0 .net "x", 0 0, L_0x5555570fdfa0;  1 drivers
v0x555557003a60_0 .net "y", 0 0, L_0x5555570fe040;  1 drivers
S_0x555557003bd0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557003df0 .param/l "i" 0 18 14, +C4<01>;
S_0x555557003eb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557003bd0;
 .timescale -12 -12;
S_0x555557004090 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557003eb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555709cbf0 .functor XOR 1, L_0x5555570fe480, L_0x5555570fe520, C4<0>, C4<0>;
L_0x5555570dfab0 .functor XOR 1, L_0x55555709cbf0, L_0x5555570fe6a0, C4<0>, C4<0>;
L_0x5555570efb00 .functor AND 1, L_0x5555570fe520, L_0x5555570fe6a0, C4<1>, C4<1>;
L_0x5555570fe130 .functor AND 1, L_0x5555570fe480, L_0x5555570fe520, C4<1>, C4<1>;
L_0x5555570fe1f0 .functor OR 1, L_0x5555570efb00, L_0x5555570fe130, C4<0>, C4<0>;
L_0x5555570fe300 .functor AND 1, L_0x5555570fe480, L_0x5555570fe6a0, C4<1>, C4<1>;
L_0x5555570fe370 .functor OR 1, L_0x5555570fe1f0, L_0x5555570fe300, C4<0>, C4<0>;
v0x555557004310_0 .net *"_ivl_0", 0 0, L_0x55555709cbf0;  1 drivers
v0x555557004410_0 .net *"_ivl_10", 0 0, L_0x5555570fe300;  1 drivers
v0x5555570044f0_0 .net *"_ivl_4", 0 0, L_0x5555570efb00;  1 drivers
v0x5555570045e0_0 .net *"_ivl_6", 0 0, L_0x5555570fe130;  1 drivers
v0x5555570046c0_0 .net *"_ivl_8", 0 0, L_0x5555570fe1f0;  1 drivers
v0x5555570047f0_0 .net "c_in", 0 0, L_0x5555570fe6a0;  1 drivers
v0x5555570048b0_0 .net "c_out", 0 0, L_0x5555570fe370;  1 drivers
v0x555557004970_0 .net "s", 0 0, L_0x5555570dfab0;  1 drivers
v0x555557004a30_0 .net "x", 0 0, L_0x5555570fe480;  1 drivers
v0x555557004af0_0 .net "y", 0 0, L_0x5555570fe520;  1 drivers
S_0x555557004c50 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557004e00 .param/l "i" 0 18 14, +C4<010>;
S_0x555557004ec0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557004c50;
 .timescale -12 -12;
S_0x5555570050a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557004ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fe7d0 .functor XOR 1, L_0x5555570fed10, L_0x5555570fee40, C4<0>, C4<0>;
L_0x5555570fe840 .functor XOR 1, L_0x5555570fe7d0, L_0x5555570fef70, C4<0>, C4<0>;
L_0x5555570fe8b0 .functor AND 1, L_0x5555570fee40, L_0x5555570fef70, C4<1>, C4<1>;
L_0x5555570fe9c0 .functor AND 1, L_0x5555570fed10, L_0x5555570fee40, C4<1>, C4<1>;
L_0x5555570fea80 .functor OR 1, L_0x5555570fe8b0, L_0x5555570fe9c0, C4<0>, C4<0>;
L_0x5555570feb90 .functor AND 1, L_0x5555570fed10, L_0x5555570fef70, C4<1>, C4<1>;
L_0x5555570fec00 .functor OR 1, L_0x5555570fea80, L_0x5555570feb90, C4<0>, C4<0>;
v0x555557005350_0 .net *"_ivl_0", 0 0, L_0x5555570fe7d0;  1 drivers
v0x555557005450_0 .net *"_ivl_10", 0 0, L_0x5555570feb90;  1 drivers
v0x555557005530_0 .net *"_ivl_4", 0 0, L_0x5555570fe8b0;  1 drivers
v0x555557005620_0 .net *"_ivl_6", 0 0, L_0x5555570fe9c0;  1 drivers
v0x555557005700_0 .net *"_ivl_8", 0 0, L_0x5555570fea80;  1 drivers
v0x555557005830_0 .net "c_in", 0 0, L_0x5555570fef70;  1 drivers
v0x5555570058f0_0 .net "c_out", 0 0, L_0x5555570fec00;  1 drivers
v0x5555570059b0_0 .net "s", 0 0, L_0x5555570fe840;  1 drivers
v0x555557005a70_0 .net "x", 0 0, L_0x5555570fed10;  1 drivers
v0x555557005bc0_0 .net "y", 0 0, L_0x5555570fee40;  1 drivers
S_0x555557005d20 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557005ed0 .param/l "i" 0 18 14, +C4<011>;
S_0x555557005fb0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557005d20;
 .timescale -12 -12;
S_0x555557006190 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557005fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ff0f0 .functor XOR 1, L_0x5555570ff5e0, L_0x5555570ff7a0, C4<0>, C4<0>;
L_0x5555570ff160 .functor XOR 1, L_0x5555570ff0f0, L_0x5555570ff9c0, C4<0>, C4<0>;
L_0x5555570ff1d0 .functor AND 1, L_0x5555570ff7a0, L_0x5555570ff9c0, C4<1>, C4<1>;
L_0x5555570ff290 .functor AND 1, L_0x5555570ff5e0, L_0x5555570ff7a0, C4<1>, C4<1>;
L_0x5555570ff350 .functor OR 1, L_0x5555570ff1d0, L_0x5555570ff290, C4<0>, C4<0>;
L_0x5555570ff460 .functor AND 1, L_0x5555570ff5e0, L_0x5555570ff9c0, C4<1>, C4<1>;
L_0x5555570ff4d0 .functor OR 1, L_0x5555570ff350, L_0x5555570ff460, C4<0>, C4<0>;
v0x555557006410_0 .net *"_ivl_0", 0 0, L_0x5555570ff0f0;  1 drivers
v0x555557006510_0 .net *"_ivl_10", 0 0, L_0x5555570ff460;  1 drivers
v0x5555570065f0_0 .net *"_ivl_4", 0 0, L_0x5555570ff1d0;  1 drivers
v0x5555570066e0_0 .net *"_ivl_6", 0 0, L_0x5555570ff290;  1 drivers
v0x5555570067c0_0 .net *"_ivl_8", 0 0, L_0x5555570ff350;  1 drivers
v0x5555570068f0_0 .net "c_in", 0 0, L_0x5555570ff9c0;  1 drivers
v0x5555570069b0_0 .net "c_out", 0 0, L_0x5555570ff4d0;  1 drivers
v0x555557006a70_0 .net "s", 0 0, L_0x5555570ff160;  1 drivers
v0x555557006b30_0 .net "x", 0 0, L_0x5555570ff5e0;  1 drivers
v0x555557006c80_0 .net "y", 0 0, L_0x5555570ff7a0;  1 drivers
S_0x555557006de0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557006fe0 .param/l "i" 0 18 14, +C4<0100>;
S_0x5555570070c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557006de0;
 .timescale -12 -12;
S_0x5555570072a0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570070c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570ffaf0 .functor XOR 1, L_0x5555570ffea0, L_0x555557100040, C4<0>, C4<0>;
L_0x5555570ffb60 .functor XOR 1, L_0x5555570ffaf0, L_0x555557100170, C4<0>, C4<0>;
L_0x5555570ffbd0 .functor AND 1, L_0x555557100040, L_0x555557100170, C4<1>, C4<1>;
L_0x5555570ffc40 .functor AND 1, L_0x5555570ffea0, L_0x555557100040, C4<1>, C4<1>;
L_0x5555570ffcb0 .functor OR 1, L_0x5555570ffbd0, L_0x5555570ffc40, C4<0>, C4<0>;
L_0x5555570ffd20 .functor AND 1, L_0x5555570ffea0, L_0x555557100170, C4<1>, C4<1>;
L_0x5555570ffd90 .functor OR 1, L_0x5555570ffcb0, L_0x5555570ffd20, C4<0>, C4<0>;
v0x555557007520_0 .net *"_ivl_0", 0 0, L_0x5555570ffaf0;  1 drivers
v0x555557007620_0 .net *"_ivl_10", 0 0, L_0x5555570ffd20;  1 drivers
v0x555557007700_0 .net *"_ivl_4", 0 0, L_0x5555570ffbd0;  1 drivers
v0x5555570077c0_0 .net *"_ivl_6", 0 0, L_0x5555570ffc40;  1 drivers
v0x5555570078a0_0 .net *"_ivl_8", 0 0, L_0x5555570ffcb0;  1 drivers
v0x5555570079d0_0 .net "c_in", 0 0, L_0x555557100170;  1 drivers
v0x555557007a90_0 .net "c_out", 0 0, L_0x5555570ffd90;  1 drivers
v0x555557007b50_0 .net "s", 0 0, L_0x5555570ffb60;  1 drivers
v0x555557007c10_0 .net "x", 0 0, L_0x5555570ffea0;  1 drivers
v0x555557007d60_0 .net "y", 0 0, L_0x555557100040;  1 drivers
S_0x555557007ec0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557008070 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557008150 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557007ec0;
 .timescale -12 -12;
S_0x555557008330 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557008150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fffd0 .functor XOR 1, L_0x555557100790, L_0x5555571008c0, C4<0>, C4<0>;
L_0x5555571003b0 .functor XOR 1, L_0x5555570fffd0, L_0x555557100a80, C4<0>, C4<0>;
L_0x555557100420 .functor AND 1, L_0x5555571008c0, L_0x555557100a80, C4<1>, C4<1>;
L_0x555557100490 .functor AND 1, L_0x555557100790, L_0x5555571008c0, C4<1>, C4<1>;
L_0x555557100500 .functor OR 1, L_0x555557100420, L_0x555557100490, C4<0>, C4<0>;
L_0x555557100610 .functor AND 1, L_0x555557100790, L_0x555557100a80, C4<1>, C4<1>;
L_0x555557100680 .functor OR 1, L_0x555557100500, L_0x555557100610, C4<0>, C4<0>;
v0x5555570085b0_0 .net *"_ivl_0", 0 0, L_0x5555570fffd0;  1 drivers
v0x5555570086b0_0 .net *"_ivl_10", 0 0, L_0x555557100610;  1 drivers
v0x555557008790_0 .net *"_ivl_4", 0 0, L_0x555557100420;  1 drivers
v0x555557008880_0 .net *"_ivl_6", 0 0, L_0x555557100490;  1 drivers
v0x555557008960_0 .net *"_ivl_8", 0 0, L_0x555557100500;  1 drivers
v0x555557008a90_0 .net "c_in", 0 0, L_0x555557100a80;  1 drivers
v0x555557008b50_0 .net "c_out", 0 0, L_0x555557100680;  1 drivers
v0x555557008c10_0 .net "s", 0 0, L_0x5555571003b0;  1 drivers
v0x555557008cd0_0 .net "x", 0 0, L_0x555557100790;  1 drivers
v0x555557008e20_0 .net "y", 0 0, L_0x5555571008c0;  1 drivers
S_0x555557008f80 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557009130 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557009210 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557008f80;
 .timescale -12 -12;
S_0x5555570093f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557009210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557100bb0 .functor XOR 1, L_0x555557101050, L_0x555557101220, C4<0>, C4<0>;
L_0x555557100c20 .functor XOR 1, L_0x555557100bb0, L_0x5555571012c0, C4<0>, C4<0>;
L_0x555557100c90 .functor AND 1, L_0x555557101220, L_0x5555571012c0, C4<1>, C4<1>;
L_0x555557100d00 .functor AND 1, L_0x555557101050, L_0x555557101220, C4<1>, C4<1>;
L_0x555557100dc0 .functor OR 1, L_0x555557100c90, L_0x555557100d00, C4<0>, C4<0>;
L_0x555557100ed0 .functor AND 1, L_0x555557101050, L_0x5555571012c0, C4<1>, C4<1>;
L_0x555557100f40 .functor OR 1, L_0x555557100dc0, L_0x555557100ed0, C4<0>, C4<0>;
v0x555557009670_0 .net *"_ivl_0", 0 0, L_0x555557100bb0;  1 drivers
v0x555557009770_0 .net *"_ivl_10", 0 0, L_0x555557100ed0;  1 drivers
v0x555557009850_0 .net *"_ivl_4", 0 0, L_0x555557100c90;  1 drivers
v0x555557009940_0 .net *"_ivl_6", 0 0, L_0x555557100d00;  1 drivers
v0x555557009a20_0 .net *"_ivl_8", 0 0, L_0x555557100dc0;  1 drivers
v0x555557009b50_0 .net "c_in", 0 0, L_0x5555571012c0;  1 drivers
v0x555557009c10_0 .net "c_out", 0 0, L_0x555557100f40;  1 drivers
v0x555557009cd0_0 .net "s", 0 0, L_0x555557100c20;  1 drivers
v0x555557009d90_0 .net "x", 0 0, L_0x555557101050;  1 drivers
v0x555557009ee0_0 .net "y", 0 0, L_0x555557101220;  1 drivers
S_0x55555700a040 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x55555700a1f0 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555700a2d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555700a040;
 .timescale -12 -12;
S_0x55555700a4b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555700a2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555571014a0 .functor XOR 1, L_0x555557101180, L_0x555557101ae0, C4<0>, C4<0>;
L_0x555557101510 .functor XOR 1, L_0x5555571014a0, L_0x5555571013f0, C4<0>, C4<0>;
L_0x555557101580 .functor AND 1, L_0x555557101ae0, L_0x5555571013f0, C4<1>, C4<1>;
L_0x5555571015f0 .functor AND 1, L_0x555557101180, L_0x555557101ae0, C4<1>, C4<1>;
L_0x5555571016b0 .functor OR 1, L_0x555557101580, L_0x5555571015f0, C4<0>, C4<0>;
L_0x5555571017c0 .functor AND 1, L_0x555557101180, L_0x5555571013f0, C4<1>, C4<1>;
L_0x555557101830 .functor OR 1, L_0x5555571016b0, L_0x5555571017c0, C4<0>, C4<0>;
v0x55555700a730_0 .net *"_ivl_0", 0 0, L_0x5555571014a0;  1 drivers
v0x55555700a830_0 .net *"_ivl_10", 0 0, L_0x5555571017c0;  1 drivers
v0x55555700a910_0 .net *"_ivl_4", 0 0, L_0x555557101580;  1 drivers
v0x55555700aa00_0 .net *"_ivl_6", 0 0, L_0x5555571015f0;  1 drivers
v0x55555700aae0_0 .net *"_ivl_8", 0 0, L_0x5555571016b0;  1 drivers
v0x55555700ac10_0 .net "c_in", 0 0, L_0x5555571013f0;  1 drivers
v0x55555700acd0_0 .net "c_out", 0 0, L_0x555557101830;  1 drivers
v0x55555700ad90_0 .net "s", 0 0, L_0x555557101510;  1 drivers
v0x55555700ae50_0 .net "x", 0 0, L_0x555557101180;  1 drivers
v0x55555700afa0_0 .net "y", 0 0, L_0x555557101ae0;  1 drivers
S_0x55555700b100 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555557002cc0;
 .timescale -12 -12;
P_0x555557006f90 .param/l "i" 0 18 14, +C4<01000>;
S_0x55555700b3d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555700b100;
 .timescale -12 -12;
S_0x55555700b5b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555700b3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557101d50 .functor XOR 1, L_0x5555571021f0, L_0x555557101c90, C4<0>, C4<0>;
L_0x555557101dc0 .functor XOR 1, L_0x555557101d50, L_0x555557102480, C4<0>, C4<0>;
L_0x555557101e30 .functor AND 1, L_0x555557101c90, L_0x555557102480, C4<1>, C4<1>;
L_0x555557101ea0 .functor AND 1, L_0x5555571021f0, L_0x555557101c90, C4<1>, C4<1>;
L_0x555557101f60 .functor OR 1, L_0x555557101e30, L_0x555557101ea0, C4<0>, C4<0>;
L_0x555557102070 .functor AND 1, L_0x5555571021f0, L_0x555557102480, C4<1>, C4<1>;
L_0x5555571020e0 .functor OR 1, L_0x555557101f60, L_0x555557102070, C4<0>, C4<0>;
v0x55555700b830_0 .net *"_ivl_0", 0 0, L_0x555557101d50;  1 drivers
v0x55555700b930_0 .net *"_ivl_10", 0 0, L_0x555557102070;  1 drivers
v0x55555700ba10_0 .net *"_ivl_4", 0 0, L_0x555557101e30;  1 drivers
v0x55555700bb00_0 .net *"_ivl_6", 0 0, L_0x555557101ea0;  1 drivers
v0x55555700bbe0_0 .net *"_ivl_8", 0 0, L_0x555557101f60;  1 drivers
v0x55555700bd10_0 .net "c_in", 0 0, L_0x555557102480;  1 drivers
v0x55555700bdd0_0 .net "c_out", 0 0, L_0x5555571020e0;  1 drivers
v0x55555700be90_0 .net "s", 0 0, L_0x555557101dc0;  1 drivers
v0x55555700bf50_0 .net "x", 0 0, L_0x5555571021f0;  1 drivers
v0x55555700c0a0_0 .net "y", 0 0, L_0x555557101c90;  1 drivers
S_0x55555700c6c0 .scope module, "adder_R" "N_bit_adder" 19 40, 18 1 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555700c8a0 .param/l "N" 0 18 2, +C4<00000000000000000000000000001001>;
v0x555557015c10_0 .net "answer", 8 0, L_0x5555570fd0d0;  alias, 1 drivers
v0x555557015d10_0 .net "carry", 8 0, L_0x5555570fd780;  1 drivers
v0x555557015df0_0 .net "carry_out", 0 0, L_0x5555570fd470;  1 drivers
v0x555557015e90_0 .net "input1", 8 0, L_0x5555570fdc40;  1 drivers
v0x555557015f70_0 .net "input2", 8 0, L_0x5555570fdd30;  1 drivers
L_0x5555570f8a70 .part L_0x5555570fdc40, 0, 1;
L_0x5555570f8b10 .part L_0x5555570fdd30, 0, 1;
L_0x5555570f9140 .part L_0x5555570fdc40, 1, 1;
L_0x5555570f91e0 .part L_0x5555570fdd30, 1, 1;
L_0x5555570f9310 .part L_0x5555570fd780, 0, 1;
L_0x5555570f99c0 .part L_0x5555570fdc40, 2, 1;
L_0x5555570f9b30 .part L_0x5555570fdd30, 2, 1;
L_0x5555570f9c60 .part L_0x5555570fd780, 1, 1;
L_0x5555570fa2d0 .part L_0x5555570fdc40, 3, 1;
L_0x5555570fa490 .part L_0x5555570fdd30, 3, 1;
L_0x5555570fa6b0 .part L_0x5555570fd780, 2, 1;
L_0x5555570fabd0 .part L_0x5555570fdc40, 4, 1;
L_0x5555570fad70 .part L_0x5555570fdd30, 4, 1;
L_0x5555570faea0 .part L_0x5555570fd780, 3, 1;
L_0x5555570fb480 .part L_0x5555570fdc40, 5, 1;
L_0x5555570fb5b0 .part L_0x5555570fdd30, 5, 1;
L_0x5555570fb770 .part L_0x5555570fd780, 4, 1;
L_0x5555570fbd80 .part L_0x5555570fdc40, 6, 1;
L_0x5555570fbf50 .part L_0x5555570fdd30, 6, 1;
L_0x5555570fbff0 .part L_0x5555570fd780, 5, 1;
L_0x5555570fbeb0 .part L_0x5555570fdc40, 7, 1;
L_0x5555570fc850 .part L_0x5555570fdd30, 7, 1;
L_0x5555570fc120 .part L_0x5555570fd780, 6, 1;
L_0x5555570fcfa0 .part L_0x5555570fdc40, 8, 1;
L_0x5555570fca00 .part L_0x5555570fdd30, 8, 1;
L_0x5555570fd230 .part L_0x5555570fd780, 7, 1;
LS_0x5555570fd0d0_0_0 .concat8 [ 1 1 1 1], L_0x5555570f88f0, L_0x5555570f8c20, L_0x5555570f94b0, L_0x5555570f9e50;
LS_0x5555570fd0d0_0_4 .concat8 [ 1 1 1 1], L_0x5555570fa850, L_0x5555570fb060, L_0x5555570fb910, L_0x5555570fc240;
LS_0x5555570fd0d0_0_8 .concat8 [ 1 0 0 0], L_0x5555570fcb30;
L_0x5555570fd0d0 .concat8 [ 4 4 1 0], LS_0x5555570fd0d0_0_0, LS_0x5555570fd0d0_0_4, LS_0x5555570fd0d0_0_8;
LS_0x5555570fd780_0_0 .concat8 [ 1 1 1 1], L_0x5555570f8960, L_0x5555570f9030, L_0x5555570f98b0, L_0x5555570fa1c0;
LS_0x5555570fd780_0_4 .concat8 [ 1 1 1 1], L_0x5555570faac0, L_0x5555570fb370, L_0x5555570fbc70, L_0x5555570fc5a0;
LS_0x5555570fd780_0_8 .concat8 [ 1 0 0 0], L_0x5555570fce90;
L_0x5555570fd780 .concat8 [ 4 4 1 0], LS_0x5555570fd780_0_0, LS_0x5555570fd780_0_4, LS_0x5555570fd780_0_8;
L_0x5555570fd470 .part L_0x5555570fd780, 8, 1;
S_0x55555700caa0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x55555700cca0 .param/l "i" 0 18 14, +C4<00>;
S_0x55555700cd80 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x55555700caa0;
 .timescale -12 -12;
S_0x55555700cf60 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x55555700cd80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555570f88f0 .functor XOR 1, L_0x5555570f8a70, L_0x5555570f8b10, C4<0>, C4<0>;
L_0x5555570f8960 .functor AND 1, L_0x5555570f8a70, L_0x5555570f8b10, C4<1>, C4<1>;
v0x55555700d200_0 .net "c", 0 0, L_0x5555570f8960;  1 drivers
v0x55555700d2e0_0 .net "s", 0 0, L_0x5555570f88f0;  1 drivers
v0x55555700d3a0_0 .net "x", 0 0, L_0x5555570f8a70;  1 drivers
v0x55555700d470_0 .net "y", 0 0, L_0x5555570f8b10;  1 drivers
S_0x55555700d5e0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x55555700d800 .param/l "i" 0 18 14, +C4<01>;
S_0x55555700d8c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555700d5e0;
 .timescale -12 -12;
S_0x55555700daa0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555700d8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f8bb0 .functor XOR 1, L_0x5555570f9140, L_0x5555570f91e0, C4<0>, C4<0>;
L_0x5555570f8c20 .functor XOR 1, L_0x5555570f8bb0, L_0x5555570f9310, C4<0>, C4<0>;
L_0x5555570f8ce0 .functor AND 1, L_0x5555570f91e0, L_0x5555570f9310, C4<1>, C4<1>;
L_0x5555570f8df0 .functor AND 1, L_0x5555570f9140, L_0x5555570f91e0, C4<1>, C4<1>;
L_0x5555570f8eb0 .functor OR 1, L_0x5555570f8ce0, L_0x5555570f8df0, C4<0>, C4<0>;
L_0x5555570f8fc0 .functor AND 1, L_0x5555570f9140, L_0x5555570f9310, C4<1>, C4<1>;
L_0x5555570f9030 .functor OR 1, L_0x5555570f8eb0, L_0x5555570f8fc0, C4<0>, C4<0>;
v0x55555700dd20_0 .net *"_ivl_0", 0 0, L_0x5555570f8bb0;  1 drivers
v0x55555700de20_0 .net *"_ivl_10", 0 0, L_0x5555570f8fc0;  1 drivers
v0x55555700df00_0 .net *"_ivl_4", 0 0, L_0x5555570f8ce0;  1 drivers
v0x55555700dff0_0 .net *"_ivl_6", 0 0, L_0x5555570f8df0;  1 drivers
v0x55555700e0d0_0 .net *"_ivl_8", 0 0, L_0x5555570f8eb0;  1 drivers
v0x55555700e200_0 .net "c_in", 0 0, L_0x5555570f9310;  1 drivers
v0x55555700e2c0_0 .net "c_out", 0 0, L_0x5555570f9030;  1 drivers
v0x55555700e380_0 .net "s", 0 0, L_0x5555570f8c20;  1 drivers
v0x55555700e440_0 .net "x", 0 0, L_0x5555570f9140;  1 drivers
v0x55555700e500_0 .net "y", 0 0, L_0x5555570f91e0;  1 drivers
S_0x55555700e660 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x55555700e810 .param/l "i" 0 18 14, +C4<010>;
S_0x55555700e8d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555700e660;
 .timescale -12 -12;
S_0x55555700eab0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555700e8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f9440 .functor XOR 1, L_0x5555570f99c0, L_0x5555570f9b30, C4<0>, C4<0>;
L_0x5555570f94b0 .functor XOR 1, L_0x5555570f9440, L_0x5555570f9c60, C4<0>, C4<0>;
L_0x5555570f9520 .functor AND 1, L_0x5555570f9b30, L_0x5555570f9c60, C4<1>, C4<1>;
L_0x5555570f9630 .functor AND 1, L_0x5555570f99c0, L_0x5555570f9b30, C4<1>, C4<1>;
L_0x5555570f96f0 .functor OR 1, L_0x5555570f9520, L_0x5555570f9630, C4<0>, C4<0>;
L_0x5555570f9800 .functor AND 1, L_0x5555570f99c0, L_0x5555570f9c60, C4<1>, C4<1>;
L_0x5555570f98b0 .functor OR 1, L_0x5555570f96f0, L_0x5555570f9800, C4<0>, C4<0>;
v0x55555700ed60_0 .net *"_ivl_0", 0 0, L_0x5555570f9440;  1 drivers
v0x55555700ee60_0 .net *"_ivl_10", 0 0, L_0x5555570f9800;  1 drivers
v0x55555700ef40_0 .net *"_ivl_4", 0 0, L_0x5555570f9520;  1 drivers
v0x55555700f030_0 .net *"_ivl_6", 0 0, L_0x5555570f9630;  1 drivers
v0x55555700f110_0 .net *"_ivl_8", 0 0, L_0x5555570f96f0;  1 drivers
v0x55555700f240_0 .net "c_in", 0 0, L_0x5555570f9c60;  1 drivers
v0x55555700f300_0 .net "c_out", 0 0, L_0x5555570f98b0;  1 drivers
v0x55555700f3c0_0 .net "s", 0 0, L_0x5555570f94b0;  1 drivers
v0x55555700f480_0 .net "x", 0 0, L_0x5555570f99c0;  1 drivers
v0x55555700f5d0_0 .net "y", 0 0, L_0x5555570f9b30;  1 drivers
S_0x55555700f730 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x55555700f8e0 .param/l "i" 0 18 14, +C4<011>;
S_0x55555700f9c0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555700f730;
 .timescale -12 -12;
S_0x55555700fba0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555700f9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570f9de0 .functor XOR 1, L_0x5555570fa2d0, L_0x5555570fa490, C4<0>, C4<0>;
L_0x5555570f9e50 .functor XOR 1, L_0x5555570f9de0, L_0x5555570fa6b0, C4<0>, C4<0>;
L_0x5555570f9ec0 .functor AND 1, L_0x5555570fa490, L_0x5555570fa6b0, C4<1>, C4<1>;
L_0x5555570f9f80 .functor AND 1, L_0x5555570fa2d0, L_0x5555570fa490, C4<1>, C4<1>;
L_0x5555570fa040 .functor OR 1, L_0x5555570f9ec0, L_0x5555570f9f80, C4<0>, C4<0>;
L_0x5555570fa150 .functor AND 1, L_0x5555570fa2d0, L_0x5555570fa6b0, C4<1>, C4<1>;
L_0x5555570fa1c0 .functor OR 1, L_0x5555570fa040, L_0x5555570fa150, C4<0>, C4<0>;
v0x55555700fe20_0 .net *"_ivl_0", 0 0, L_0x5555570f9de0;  1 drivers
v0x55555700ff20_0 .net *"_ivl_10", 0 0, L_0x5555570fa150;  1 drivers
v0x555557010000_0 .net *"_ivl_4", 0 0, L_0x5555570f9ec0;  1 drivers
v0x5555570100f0_0 .net *"_ivl_6", 0 0, L_0x5555570f9f80;  1 drivers
v0x5555570101d0_0 .net *"_ivl_8", 0 0, L_0x5555570fa040;  1 drivers
v0x555557010300_0 .net "c_in", 0 0, L_0x5555570fa6b0;  1 drivers
v0x5555570103c0_0 .net "c_out", 0 0, L_0x5555570fa1c0;  1 drivers
v0x555557010480_0 .net "s", 0 0, L_0x5555570f9e50;  1 drivers
v0x555557010540_0 .net "x", 0 0, L_0x5555570fa2d0;  1 drivers
v0x555557010690_0 .net "y", 0 0, L_0x5555570fa490;  1 drivers
S_0x5555570107f0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x5555570109f0 .param/l "i" 0 18 14, +C4<0100>;
S_0x555557010ad0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555570107f0;
 .timescale -12 -12;
S_0x555557010cb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557010ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fa7e0 .functor XOR 1, L_0x5555570fabd0, L_0x5555570fad70, C4<0>, C4<0>;
L_0x5555570fa850 .functor XOR 1, L_0x5555570fa7e0, L_0x5555570faea0, C4<0>, C4<0>;
L_0x5555570fa8c0 .functor AND 1, L_0x5555570fad70, L_0x5555570faea0, C4<1>, C4<1>;
L_0x5555570fa930 .functor AND 1, L_0x5555570fabd0, L_0x5555570fad70, C4<1>, C4<1>;
L_0x5555570fa9a0 .functor OR 1, L_0x5555570fa8c0, L_0x5555570fa930, C4<0>, C4<0>;
L_0x5555570faa10 .functor AND 1, L_0x5555570fabd0, L_0x5555570faea0, C4<1>, C4<1>;
L_0x5555570faac0 .functor OR 1, L_0x5555570fa9a0, L_0x5555570faa10, C4<0>, C4<0>;
v0x555557010f30_0 .net *"_ivl_0", 0 0, L_0x5555570fa7e0;  1 drivers
v0x555557011030_0 .net *"_ivl_10", 0 0, L_0x5555570faa10;  1 drivers
v0x555557011110_0 .net *"_ivl_4", 0 0, L_0x5555570fa8c0;  1 drivers
v0x5555570111d0_0 .net *"_ivl_6", 0 0, L_0x5555570fa930;  1 drivers
v0x5555570112b0_0 .net *"_ivl_8", 0 0, L_0x5555570fa9a0;  1 drivers
v0x5555570113e0_0 .net "c_in", 0 0, L_0x5555570faea0;  1 drivers
v0x5555570114a0_0 .net "c_out", 0 0, L_0x5555570faac0;  1 drivers
v0x555557011560_0 .net "s", 0 0, L_0x5555570fa850;  1 drivers
v0x555557011620_0 .net "x", 0 0, L_0x5555570fabd0;  1 drivers
v0x555557011770_0 .net "y", 0 0, L_0x5555570fad70;  1 drivers
S_0x5555570118d0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x555557011a80 .param/l "i" 0 18 14, +C4<0101>;
S_0x555557011b60 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x5555570118d0;
 .timescale -12 -12;
S_0x555557011d40 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557011b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fad00 .functor XOR 1, L_0x5555570fb480, L_0x5555570fb5b0, C4<0>, C4<0>;
L_0x5555570fb060 .functor XOR 1, L_0x5555570fad00, L_0x5555570fb770, C4<0>, C4<0>;
L_0x5555570fb0d0 .functor AND 1, L_0x5555570fb5b0, L_0x5555570fb770, C4<1>, C4<1>;
L_0x5555570fb140 .functor AND 1, L_0x5555570fb480, L_0x5555570fb5b0, C4<1>, C4<1>;
L_0x5555570fb1b0 .functor OR 1, L_0x5555570fb0d0, L_0x5555570fb140, C4<0>, C4<0>;
L_0x5555570fb2c0 .functor AND 1, L_0x5555570fb480, L_0x5555570fb770, C4<1>, C4<1>;
L_0x5555570fb370 .functor OR 1, L_0x5555570fb1b0, L_0x5555570fb2c0, C4<0>, C4<0>;
v0x555557011fc0_0 .net *"_ivl_0", 0 0, L_0x5555570fad00;  1 drivers
v0x5555570120c0_0 .net *"_ivl_10", 0 0, L_0x5555570fb2c0;  1 drivers
v0x5555570121a0_0 .net *"_ivl_4", 0 0, L_0x5555570fb0d0;  1 drivers
v0x555557012290_0 .net *"_ivl_6", 0 0, L_0x5555570fb140;  1 drivers
v0x555557012370_0 .net *"_ivl_8", 0 0, L_0x5555570fb1b0;  1 drivers
v0x5555570124a0_0 .net "c_in", 0 0, L_0x5555570fb770;  1 drivers
v0x555557012560_0 .net "c_out", 0 0, L_0x5555570fb370;  1 drivers
v0x555557012620_0 .net "s", 0 0, L_0x5555570fb060;  1 drivers
v0x5555570126e0_0 .net "x", 0 0, L_0x5555570fb480;  1 drivers
v0x555557012830_0 .net "y", 0 0, L_0x5555570fb5b0;  1 drivers
S_0x555557012990 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x555557012b40 .param/l "i" 0 18 14, +C4<0110>;
S_0x555557012c20 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557012990;
 .timescale -12 -12;
S_0x555557012e00 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557012c20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fb8a0 .functor XOR 1, L_0x5555570fbd80, L_0x5555570fbf50, C4<0>, C4<0>;
L_0x5555570fb910 .functor XOR 1, L_0x5555570fb8a0, L_0x5555570fbff0, C4<0>, C4<0>;
L_0x5555570fb980 .functor AND 1, L_0x5555570fbf50, L_0x5555570fbff0, C4<1>, C4<1>;
L_0x5555570fb9f0 .functor AND 1, L_0x5555570fbd80, L_0x5555570fbf50, C4<1>, C4<1>;
L_0x5555570fbab0 .functor OR 1, L_0x5555570fb980, L_0x5555570fb9f0, C4<0>, C4<0>;
L_0x5555570fbbc0 .functor AND 1, L_0x5555570fbd80, L_0x5555570fbff0, C4<1>, C4<1>;
L_0x5555570fbc70 .functor OR 1, L_0x5555570fbab0, L_0x5555570fbbc0, C4<0>, C4<0>;
v0x555557013080_0 .net *"_ivl_0", 0 0, L_0x5555570fb8a0;  1 drivers
v0x555557013180_0 .net *"_ivl_10", 0 0, L_0x5555570fbbc0;  1 drivers
v0x555557013260_0 .net *"_ivl_4", 0 0, L_0x5555570fb980;  1 drivers
v0x555557013350_0 .net *"_ivl_6", 0 0, L_0x5555570fb9f0;  1 drivers
v0x555557013430_0 .net *"_ivl_8", 0 0, L_0x5555570fbab0;  1 drivers
v0x555557013560_0 .net "c_in", 0 0, L_0x5555570fbff0;  1 drivers
v0x555557013620_0 .net "c_out", 0 0, L_0x5555570fbc70;  1 drivers
v0x5555570136e0_0 .net "s", 0 0, L_0x5555570fb910;  1 drivers
v0x5555570137a0_0 .net "x", 0 0, L_0x5555570fbd80;  1 drivers
v0x5555570138f0_0 .net "y", 0 0, L_0x5555570fbf50;  1 drivers
S_0x555557013a50 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x555557013c00 .param/l "i" 0 18 14, +C4<0111>;
S_0x555557013ce0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557013a50;
 .timescale -12 -12;
S_0x555557013ec0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557013ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fc1d0 .functor XOR 1, L_0x5555570fbeb0, L_0x5555570fc850, C4<0>, C4<0>;
L_0x5555570fc240 .functor XOR 1, L_0x5555570fc1d0, L_0x5555570fc120, C4<0>, C4<0>;
L_0x5555570fc2b0 .functor AND 1, L_0x5555570fc850, L_0x5555570fc120, C4<1>, C4<1>;
L_0x5555570fc320 .functor AND 1, L_0x5555570fbeb0, L_0x5555570fc850, C4<1>, C4<1>;
L_0x5555570fc3e0 .functor OR 1, L_0x5555570fc2b0, L_0x5555570fc320, C4<0>, C4<0>;
L_0x5555570fc4f0 .functor AND 1, L_0x5555570fbeb0, L_0x5555570fc120, C4<1>, C4<1>;
L_0x5555570fc5a0 .functor OR 1, L_0x5555570fc3e0, L_0x5555570fc4f0, C4<0>, C4<0>;
v0x555557014140_0 .net *"_ivl_0", 0 0, L_0x5555570fc1d0;  1 drivers
v0x555557014240_0 .net *"_ivl_10", 0 0, L_0x5555570fc4f0;  1 drivers
v0x555557014320_0 .net *"_ivl_4", 0 0, L_0x5555570fc2b0;  1 drivers
v0x555557014410_0 .net *"_ivl_6", 0 0, L_0x5555570fc320;  1 drivers
v0x5555570144f0_0 .net *"_ivl_8", 0 0, L_0x5555570fc3e0;  1 drivers
v0x555557014620_0 .net "c_in", 0 0, L_0x5555570fc120;  1 drivers
v0x5555570146e0_0 .net "c_out", 0 0, L_0x5555570fc5a0;  1 drivers
v0x5555570147a0_0 .net "s", 0 0, L_0x5555570fc240;  1 drivers
v0x555557014860_0 .net "x", 0 0, L_0x5555570fbeb0;  1 drivers
v0x5555570149b0_0 .net "y", 0 0, L_0x5555570fc850;  1 drivers
S_0x555557014b10 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x55555700c6c0;
 .timescale -12 -12;
P_0x5555570109a0 .param/l "i" 0 18 14, +C4<01000>;
S_0x555557014de0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557014b10;
 .timescale -12 -12;
S_0x555557014fc0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557014de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555570fcac0 .functor XOR 1, L_0x5555570fcfa0, L_0x5555570fca00, C4<0>, C4<0>;
L_0x5555570fcb30 .functor XOR 1, L_0x5555570fcac0, L_0x5555570fd230, C4<0>, C4<0>;
L_0x5555570fcba0 .functor AND 1, L_0x5555570fca00, L_0x5555570fd230, C4<1>, C4<1>;
L_0x5555570fcc10 .functor AND 1, L_0x5555570fcfa0, L_0x5555570fca00, C4<1>, C4<1>;
L_0x5555570fccd0 .functor OR 1, L_0x5555570fcba0, L_0x5555570fcc10, C4<0>, C4<0>;
L_0x5555570fcde0 .functor AND 1, L_0x5555570fcfa0, L_0x5555570fd230, C4<1>, C4<1>;
L_0x5555570fce90 .functor OR 1, L_0x5555570fccd0, L_0x5555570fcde0, C4<0>, C4<0>;
v0x555557015240_0 .net *"_ivl_0", 0 0, L_0x5555570fcac0;  1 drivers
v0x555557015340_0 .net *"_ivl_10", 0 0, L_0x5555570fcde0;  1 drivers
v0x555557015420_0 .net *"_ivl_4", 0 0, L_0x5555570fcba0;  1 drivers
v0x555557015510_0 .net *"_ivl_6", 0 0, L_0x5555570fcc10;  1 drivers
v0x5555570155f0_0 .net *"_ivl_8", 0 0, L_0x5555570fccd0;  1 drivers
v0x555557015720_0 .net "c_in", 0 0, L_0x5555570fd230;  1 drivers
v0x5555570157e0_0 .net "c_out", 0 0, L_0x5555570fce90;  1 drivers
v0x5555570158a0_0 .net "s", 0 0, L_0x5555570fcb30;  1 drivers
v0x555557015960_0 .net "x", 0 0, L_0x5555570fcfa0;  1 drivers
v0x555557015ab0_0 .net "y", 0 0, L_0x5555570fca00;  1 drivers
S_0x5555570160d0 .scope module, "multplier" "multiplier_8_9Bit" 19 76, 20 2 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556ed73f0 .param/l "END" 1 20 34, C4<10>;
P_0x555556ed7430 .param/l "INIT" 1 20 32, C4<00>;
P_0x555556ed7470 .param/l "M" 0 20 4, +C4<00000000000000000000000000001001>;
P_0x555556ed74b0 .param/l "MULT" 1 20 33, C4<01>;
P_0x555556ed74f0 .param/l "N" 0 20 3, +C4<00000000000000000000000000001000>;
v0x555557028680_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555557028740_0 .var "count", 4 0;
v0x555557028820_0 .var "data_valid", 0 0;
v0x5555570288c0_0 .net "in_0", 7 0, v0x555557029940_0;  alias, 1 drivers
v0x5555570289a0_0 .net "in_1", 8 0, v0x55555702a1a0_0;  alias, 1 drivers
v0x555557028ad0_0 .var "input_0_exp", 16 0;
v0x555557028bb0_0 .var "out", 16 0;
v0x555557028c90_0 .var "p", 16 0;
v0x555557028d70_0 .net "start", 0 0, v0x55555702c050_0;  1 drivers
v0x555557028ec0_0 .var "state", 1 0;
v0x555557028fa0_0 .var "t", 16 0;
v0x555557029080_0 .net "w_o", 16 0, L_0x55555710d450;  1 drivers
v0x555557029140_0 .net "w_p", 16 0, v0x555557028c90_0;  1 drivers
v0x555557029210_0 .net "w_t", 16 0, v0x555557028fa0_0;  1 drivers
S_0x555557016660 .scope module, "Bit_adder" "N_bit_adder" 20 26, 18 1 0, S_0x5555570160d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555557016840 .param/l "N" 0 18 2, +C4<00000000000000000000000000010001>;
v0x5555570281c0_0 .net "answer", 16 0, L_0x55555710d450;  alias, 1 drivers
v0x5555570282c0_0 .net "carry", 16 0, L_0x55555710da40;  1 drivers
v0x5555570283a0_0 .net "carry_out", 0 0, L_0x55555710e280;  1 drivers
v0x555557028440_0 .net "input1", 16 0, v0x555557028c90_0;  alias, 1 drivers
v0x555557028520_0 .net "input2", 16 0, v0x555557028fa0_0;  alias, 1 drivers
L_0x555557103670 .part v0x555557028c90_0, 0, 1;
L_0x555557103760 .part v0x555557028fa0_0, 0, 1;
L_0x555557103de0 .part v0x555557028c90_0, 1, 1;
L_0x555557103e80 .part v0x555557028fa0_0, 1, 1;
L_0x555557103fb0 .part L_0x55555710da40, 0, 1;
L_0x555557104580 .part v0x555557028c90_0, 2, 1;
L_0x555557104740 .part v0x555557028fa0_0, 2, 1;
L_0x555557104900 .part L_0x55555710da40, 1, 1;
L_0x555557104ed0 .part v0x555557028c90_0, 3, 1;
L_0x555557105000 .part v0x555557028fa0_0, 3, 1;
L_0x555557105190 .part L_0x55555710da40, 2, 1;
L_0x555557105710 .part v0x555557028c90_0, 4, 1;
L_0x5555571058b0 .part v0x555557028fa0_0, 4, 1;
L_0x5555571059e0 .part L_0x55555710da40, 3, 1;
L_0x555557105fc0 .part v0x555557028c90_0, 5, 1;
L_0x5555571060f0 .part v0x555557028fa0_0, 5, 1;
L_0x5555571062b0 .part L_0x55555710da40, 4, 1;
L_0x5555571068c0 .part v0x555557028c90_0, 6, 1;
L_0x555557106ba0 .part v0x555557028fa0_0, 6, 1;
L_0x555557106d50 .part L_0x55555710da40, 5, 1;
L_0x555557106b00 .part v0x555557028c90_0, 7, 1;
L_0x555557107380 .part v0x555557028fa0_0, 7, 1;
L_0x555557106df0 .part L_0x55555710da40, 6, 1;
L_0x555557107ae0 .part v0x555557028c90_0, 8, 1;
L_0x5555571074b0 .part v0x555557028fa0_0, 8, 1;
L_0x555557107d70 .part L_0x55555710da40, 7, 1;
L_0x5555571084b0 .part v0x555557028c90_0, 9, 1;
L_0x555557108550 .part v0x555557028fa0_0, 9, 1;
L_0x555557107fb0 .part L_0x55555710da40, 8, 1;
L_0x555557108cf0 .part v0x555557028c90_0, 10, 1;
L_0x555557108f20 .part v0x555557028fa0_0, 10, 1;
L_0x555557109050 .part L_0x55555710da40, 9, 1;
L_0x555557109770 .part v0x555557028c90_0, 11, 1;
L_0x5555571098a0 .part v0x555557028fa0_0, 11, 1;
L_0x555557109af0 .part L_0x55555710da40, 10, 1;
L_0x55555710a100 .part v0x555557028c90_0, 12, 1;
L_0x5555571099d0 .part v0x555557028fa0_0, 12, 1;
L_0x55555710a3f0 .part L_0x55555710da40, 11, 1;
L_0x55555710aad0 .part v0x555557028c90_0, 13, 1;
L_0x55555710ac00 .part v0x555557028fa0_0, 13, 1;
L_0x55555710a520 .part L_0x55555710da40, 12, 1;
L_0x55555710b360 .part v0x555557028c90_0, 14, 1;
L_0x55555710ad30 .part v0x555557028fa0_0, 14, 1;
L_0x55555710ba10 .part L_0x55555710da40, 13, 1;
L_0x55555710c190 .part v0x555557028c90_0, 15, 1;
L_0x55555710c2c0 .part v0x555557028fa0_0, 15, 1;
L_0x55555710c570 .part L_0x55555710da40, 14, 1;
L_0x55555710cb80 .part v0x555557028c90_0, 16, 1;
L_0x55555710ce40 .part v0x555557028fa0_0, 16, 1;
L_0x55555710cf70 .part L_0x55555710da40, 15, 1;
LS_0x55555710d450_0_0 .concat8 [ 1 1 1 1], L_0x555557103540, L_0x5555571038c0, L_0x555557104150, L_0x555557104af0;
LS_0x55555710d450_0_4 .concat8 [ 1 1 1 1], L_0x555557105330, L_0x555557105ba0, L_0x555557106450, L_0x555557106f10;
LS_0x55555710d450_0_8 .concat8 [ 1 1 1 1], L_0x555557107670, L_0x555557108090, L_0x555557108870, L_0x555557109300;
LS_0x55555710d450_0_12 .concat8 [ 1 1 1 1], L_0x555557109c90, L_0x55555710a660, L_0x55555710aef0, L_0x55555710bd20;
LS_0x55555710d450_0_16 .concat8 [ 1 0 0 0], L_0x55555710c710;
LS_0x55555710d450_1_0 .concat8 [ 4 4 4 4], LS_0x55555710d450_0_0, LS_0x55555710d450_0_4, LS_0x55555710d450_0_8, LS_0x55555710d450_0_12;
LS_0x55555710d450_1_4 .concat8 [ 1 0 0 0], LS_0x55555710d450_0_16;
L_0x55555710d450 .concat8 [ 16 1 0 0], LS_0x55555710d450_1_0, LS_0x55555710d450_1_4;
LS_0x55555710da40_0_0 .concat8 [ 1 1 1 1], L_0x5555571035b0, L_0x555557103cd0, L_0x555557104470, L_0x555557104dc0;
LS_0x55555710da40_0_4 .concat8 [ 1 1 1 1], L_0x555557105600, L_0x555557105eb0, L_0x5555571067b0, L_0x555557107270;
LS_0x55555710da40_0_8 .concat8 [ 1 1 1 1], L_0x5555571079d0, L_0x5555571083a0, L_0x555557108be0, L_0x555557109660;
LS_0x55555710da40_0_12 .concat8 [ 1 1 1 1], L_0x555557109ff0, L_0x55555710a9c0, L_0x55555710b250, L_0x55555710c080;
LS_0x55555710da40_0_16 .concat8 [ 1 0 0 0], L_0x55555710ca70;
LS_0x55555710da40_1_0 .concat8 [ 4 4 4 4], LS_0x55555710da40_0_0, LS_0x55555710da40_0_4, LS_0x55555710da40_0_8, LS_0x55555710da40_0_12;
LS_0x55555710da40_1_4 .concat8 [ 1 0 0 0], LS_0x55555710da40_0_16;
L_0x55555710da40 .concat8 [ 16 1 0 0], LS_0x55555710da40_1_0, LS_0x55555710da40_1_4;
L_0x55555710e280 .part L_0x55555710da40, 16, 1;
S_0x5555570169b0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557016bd0 .param/l "i" 0 18 14, +C4<00>;
S_0x555557016cb0 .scope generate, "genblk2" "genblk2" 18 16, 18 16 0, S_0x5555570169b0;
 .timescale -12 -12;
S_0x555557016e90 .scope module, "f" "half_adder" 18 17, 18 25 0, S_0x555557016cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555557103540 .functor XOR 1, L_0x555557103670, L_0x555557103760, C4<0>, C4<0>;
L_0x5555571035b0 .functor AND 1, L_0x555557103670, L_0x555557103760, C4<1>, C4<1>;
v0x555557017130_0 .net "c", 0 0, L_0x5555571035b0;  1 drivers
v0x555557017210_0 .net "s", 0 0, L_0x555557103540;  1 drivers
v0x5555570172d0_0 .net "x", 0 0, L_0x555557103670;  1 drivers
v0x5555570173a0_0 .net "y", 0 0, L_0x555557103760;  1 drivers
S_0x555557017510 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557017730 .param/l "i" 0 18 14, +C4<01>;
S_0x5555570177f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557017510;
 .timescale -12 -12;
S_0x5555570179d0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570177f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557103850 .functor XOR 1, L_0x555557103de0, L_0x555557103e80, C4<0>, C4<0>;
L_0x5555571038c0 .functor XOR 1, L_0x555557103850, L_0x555557103fb0, C4<0>, C4<0>;
L_0x555557103980 .functor AND 1, L_0x555557103e80, L_0x555557103fb0, C4<1>, C4<1>;
L_0x555557103a90 .functor AND 1, L_0x555557103de0, L_0x555557103e80, C4<1>, C4<1>;
L_0x555557103b50 .functor OR 1, L_0x555557103980, L_0x555557103a90, C4<0>, C4<0>;
L_0x555557103c60 .functor AND 1, L_0x555557103de0, L_0x555557103fb0, C4<1>, C4<1>;
L_0x555557103cd0 .functor OR 1, L_0x555557103b50, L_0x555557103c60, C4<0>, C4<0>;
v0x555557017c50_0 .net *"_ivl_0", 0 0, L_0x555557103850;  1 drivers
v0x555557017d50_0 .net *"_ivl_10", 0 0, L_0x555557103c60;  1 drivers
v0x555557017e30_0 .net *"_ivl_4", 0 0, L_0x555557103980;  1 drivers
v0x555557017f20_0 .net *"_ivl_6", 0 0, L_0x555557103a90;  1 drivers
v0x555557018000_0 .net *"_ivl_8", 0 0, L_0x555557103b50;  1 drivers
v0x555557018130_0 .net "c_in", 0 0, L_0x555557103fb0;  1 drivers
v0x5555570181f0_0 .net "c_out", 0 0, L_0x555557103cd0;  1 drivers
v0x5555570182b0_0 .net "s", 0 0, L_0x5555571038c0;  1 drivers
v0x555557018370_0 .net "x", 0 0, L_0x555557103de0;  1 drivers
v0x555557018430_0 .net "y", 0 0, L_0x555557103e80;  1 drivers
S_0x555557018590 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557018740 .param/l "i" 0 18 14, +C4<010>;
S_0x555557018800 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557018590;
 .timescale -12 -12;
S_0x5555570189e0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557018800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555571040e0 .functor XOR 1, L_0x555557104580, L_0x555557104740, C4<0>, C4<0>;
L_0x555557104150 .functor XOR 1, L_0x5555571040e0, L_0x555557104900, C4<0>, C4<0>;
L_0x5555571041c0 .functor AND 1, L_0x555557104740, L_0x555557104900, C4<1>, C4<1>;
L_0x555557104230 .functor AND 1, L_0x555557104580, L_0x555557104740, C4<1>, C4<1>;
L_0x5555571042f0 .functor OR 1, L_0x5555571041c0, L_0x555557104230, C4<0>, C4<0>;
L_0x555557104400 .functor AND 1, L_0x555557104580, L_0x555557104900, C4<1>, C4<1>;
L_0x555557104470 .functor OR 1, L_0x5555571042f0, L_0x555557104400, C4<0>, C4<0>;
v0x555557018c90_0 .net *"_ivl_0", 0 0, L_0x5555571040e0;  1 drivers
v0x555557018d90_0 .net *"_ivl_10", 0 0, L_0x555557104400;  1 drivers
v0x555557018e70_0 .net *"_ivl_4", 0 0, L_0x5555571041c0;  1 drivers
v0x555557018f60_0 .net *"_ivl_6", 0 0, L_0x555557104230;  1 drivers
v0x555557019040_0 .net *"_ivl_8", 0 0, L_0x5555571042f0;  1 drivers
v0x555557019170_0 .net "c_in", 0 0, L_0x555557104900;  1 drivers
v0x555557019230_0 .net "c_out", 0 0, L_0x555557104470;  1 drivers
v0x5555570192f0_0 .net "s", 0 0, L_0x555557104150;  1 drivers
v0x5555570193b0_0 .net "x", 0 0, L_0x555557104580;  1 drivers
v0x555557019500_0 .net "y", 0 0, L_0x555557104740;  1 drivers
S_0x555557019660 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557019810 .param/l "i" 0 18 14, +C4<011>;
S_0x5555570198f0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557019660;
 .timescale -12 -12;
S_0x555557019ad0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570198f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557104a80 .functor XOR 1, L_0x555557104ed0, L_0x555557105000, C4<0>, C4<0>;
L_0x555557104af0 .functor XOR 1, L_0x555557104a80, L_0x555557105190, C4<0>, C4<0>;
L_0x555557104b60 .functor AND 1, L_0x555557105000, L_0x555557105190, C4<1>, C4<1>;
L_0x555557104bd0 .functor AND 1, L_0x555557104ed0, L_0x555557105000, C4<1>, C4<1>;
L_0x555557104c40 .functor OR 1, L_0x555557104b60, L_0x555557104bd0, C4<0>, C4<0>;
L_0x555557104d50 .functor AND 1, L_0x555557104ed0, L_0x555557105190, C4<1>, C4<1>;
L_0x555557104dc0 .functor OR 1, L_0x555557104c40, L_0x555557104d50, C4<0>, C4<0>;
v0x555557019d50_0 .net *"_ivl_0", 0 0, L_0x555557104a80;  1 drivers
v0x555557019e50_0 .net *"_ivl_10", 0 0, L_0x555557104d50;  1 drivers
v0x555557019f30_0 .net *"_ivl_4", 0 0, L_0x555557104b60;  1 drivers
v0x55555701a020_0 .net *"_ivl_6", 0 0, L_0x555557104bd0;  1 drivers
v0x55555701a100_0 .net *"_ivl_8", 0 0, L_0x555557104c40;  1 drivers
v0x55555701a230_0 .net "c_in", 0 0, L_0x555557105190;  1 drivers
v0x55555701a2f0_0 .net "c_out", 0 0, L_0x555557104dc0;  1 drivers
v0x55555701a3b0_0 .net "s", 0 0, L_0x555557104af0;  1 drivers
v0x55555701a470_0 .net "x", 0 0, L_0x555557104ed0;  1 drivers
v0x55555701a5c0_0 .net "y", 0 0, L_0x555557105000;  1 drivers
S_0x55555701a720 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x55555701a920 .param/l "i" 0 18 14, +C4<0100>;
S_0x55555701aa00 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555701a720;
 .timescale -12 -12;
S_0x55555701abe0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555701aa00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555571052c0 .functor XOR 1, L_0x555557105710, L_0x5555571058b0, C4<0>, C4<0>;
L_0x555557105330 .functor XOR 1, L_0x5555571052c0, L_0x5555571059e0, C4<0>, C4<0>;
L_0x5555571053a0 .functor AND 1, L_0x5555571058b0, L_0x5555571059e0, C4<1>, C4<1>;
L_0x555557105410 .functor AND 1, L_0x555557105710, L_0x5555571058b0, C4<1>, C4<1>;
L_0x555557105480 .functor OR 1, L_0x5555571053a0, L_0x555557105410, C4<0>, C4<0>;
L_0x555557105590 .functor AND 1, L_0x555557105710, L_0x5555571059e0, C4<1>, C4<1>;
L_0x555557105600 .functor OR 1, L_0x555557105480, L_0x555557105590, C4<0>, C4<0>;
v0x55555701ae60_0 .net *"_ivl_0", 0 0, L_0x5555571052c0;  1 drivers
v0x55555701af60_0 .net *"_ivl_10", 0 0, L_0x555557105590;  1 drivers
v0x55555701b040_0 .net *"_ivl_4", 0 0, L_0x5555571053a0;  1 drivers
v0x55555701b100_0 .net *"_ivl_6", 0 0, L_0x555557105410;  1 drivers
v0x55555701b1e0_0 .net *"_ivl_8", 0 0, L_0x555557105480;  1 drivers
v0x55555701b310_0 .net "c_in", 0 0, L_0x5555571059e0;  1 drivers
v0x55555701b3d0_0 .net "c_out", 0 0, L_0x555557105600;  1 drivers
v0x55555701b490_0 .net "s", 0 0, L_0x555557105330;  1 drivers
v0x55555701b550_0 .net "x", 0 0, L_0x555557105710;  1 drivers
v0x55555701b6a0_0 .net "y", 0 0, L_0x5555571058b0;  1 drivers
S_0x55555701b800 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x55555701b9b0 .param/l "i" 0 18 14, +C4<0101>;
S_0x55555701ba90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555701b800;
 .timescale -12 -12;
S_0x55555701bc70 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555701ba90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557105840 .functor XOR 1, L_0x555557105fc0, L_0x5555571060f0, C4<0>, C4<0>;
L_0x555557105ba0 .functor XOR 1, L_0x555557105840, L_0x5555571062b0, C4<0>, C4<0>;
L_0x555557105c10 .functor AND 1, L_0x5555571060f0, L_0x5555571062b0, C4<1>, C4<1>;
L_0x555557105c80 .functor AND 1, L_0x555557105fc0, L_0x5555571060f0, C4<1>, C4<1>;
L_0x555557105cf0 .functor OR 1, L_0x555557105c10, L_0x555557105c80, C4<0>, C4<0>;
L_0x555557105e00 .functor AND 1, L_0x555557105fc0, L_0x5555571062b0, C4<1>, C4<1>;
L_0x555557105eb0 .functor OR 1, L_0x555557105cf0, L_0x555557105e00, C4<0>, C4<0>;
v0x55555701bef0_0 .net *"_ivl_0", 0 0, L_0x555557105840;  1 drivers
v0x55555701bff0_0 .net *"_ivl_10", 0 0, L_0x555557105e00;  1 drivers
v0x55555701c0d0_0 .net *"_ivl_4", 0 0, L_0x555557105c10;  1 drivers
v0x55555701c1c0_0 .net *"_ivl_6", 0 0, L_0x555557105c80;  1 drivers
v0x55555701c2a0_0 .net *"_ivl_8", 0 0, L_0x555557105cf0;  1 drivers
v0x55555701c3d0_0 .net "c_in", 0 0, L_0x5555571062b0;  1 drivers
v0x55555701c490_0 .net "c_out", 0 0, L_0x555557105eb0;  1 drivers
v0x55555701c550_0 .net "s", 0 0, L_0x555557105ba0;  1 drivers
v0x55555701c610_0 .net "x", 0 0, L_0x555557105fc0;  1 drivers
v0x55555701c760_0 .net "y", 0 0, L_0x5555571060f0;  1 drivers
S_0x55555701c8c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x55555701ca70 .param/l "i" 0 18 14, +C4<0110>;
S_0x55555701cb50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555701c8c0;
 .timescale -12 -12;
S_0x55555701cd30 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555701cb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555571063e0 .functor XOR 1, L_0x5555571068c0, L_0x555557106ba0, C4<0>, C4<0>;
L_0x555557106450 .functor XOR 1, L_0x5555571063e0, L_0x555557106d50, C4<0>, C4<0>;
L_0x5555571064c0 .functor AND 1, L_0x555557106ba0, L_0x555557106d50, C4<1>, C4<1>;
L_0x555557106530 .functor AND 1, L_0x5555571068c0, L_0x555557106ba0, C4<1>, C4<1>;
L_0x5555571065f0 .functor OR 1, L_0x5555571064c0, L_0x555557106530, C4<0>, C4<0>;
L_0x555557106700 .functor AND 1, L_0x5555571068c0, L_0x555557106d50, C4<1>, C4<1>;
L_0x5555571067b0 .functor OR 1, L_0x5555571065f0, L_0x555557106700, C4<0>, C4<0>;
v0x55555701cfb0_0 .net *"_ivl_0", 0 0, L_0x5555571063e0;  1 drivers
v0x55555701d0b0_0 .net *"_ivl_10", 0 0, L_0x555557106700;  1 drivers
v0x55555701d190_0 .net *"_ivl_4", 0 0, L_0x5555571064c0;  1 drivers
v0x55555701d280_0 .net *"_ivl_6", 0 0, L_0x555557106530;  1 drivers
v0x55555701d360_0 .net *"_ivl_8", 0 0, L_0x5555571065f0;  1 drivers
v0x55555701d490_0 .net "c_in", 0 0, L_0x555557106d50;  1 drivers
v0x55555701d550_0 .net "c_out", 0 0, L_0x5555571067b0;  1 drivers
v0x55555701d610_0 .net "s", 0 0, L_0x555557106450;  1 drivers
v0x55555701d6d0_0 .net "x", 0 0, L_0x5555571068c0;  1 drivers
v0x55555701d820_0 .net "y", 0 0, L_0x555557106ba0;  1 drivers
S_0x55555701d980 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x55555701db30 .param/l "i" 0 18 14, +C4<0111>;
S_0x55555701dc10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555701d980;
 .timescale -12 -12;
S_0x55555701ddf0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555701dc10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557106ea0 .functor XOR 1, L_0x555557106b00, L_0x555557107380, C4<0>, C4<0>;
L_0x555557106f10 .functor XOR 1, L_0x555557106ea0, L_0x555557106df0, C4<0>, C4<0>;
L_0x555557106f80 .functor AND 1, L_0x555557107380, L_0x555557106df0, C4<1>, C4<1>;
L_0x555557106ff0 .functor AND 1, L_0x555557106b00, L_0x555557107380, C4<1>, C4<1>;
L_0x5555571070b0 .functor OR 1, L_0x555557106f80, L_0x555557106ff0, C4<0>, C4<0>;
L_0x5555571071c0 .functor AND 1, L_0x555557106b00, L_0x555557106df0, C4<1>, C4<1>;
L_0x555557107270 .functor OR 1, L_0x5555571070b0, L_0x5555571071c0, C4<0>, C4<0>;
v0x55555701e070_0 .net *"_ivl_0", 0 0, L_0x555557106ea0;  1 drivers
v0x55555701e170_0 .net *"_ivl_10", 0 0, L_0x5555571071c0;  1 drivers
v0x55555701e250_0 .net *"_ivl_4", 0 0, L_0x555557106f80;  1 drivers
v0x55555701e340_0 .net *"_ivl_6", 0 0, L_0x555557106ff0;  1 drivers
v0x55555701e420_0 .net *"_ivl_8", 0 0, L_0x5555571070b0;  1 drivers
v0x55555701e550_0 .net "c_in", 0 0, L_0x555557106df0;  1 drivers
v0x55555701e610_0 .net "c_out", 0 0, L_0x555557107270;  1 drivers
v0x55555701e6d0_0 .net "s", 0 0, L_0x555557106f10;  1 drivers
v0x55555701e790_0 .net "x", 0 0, L_0x555557106b00;  1 drivers
v0x55555701e8e0_0 .net "y", 0 0, L_0x555557107380;  1 drivers
S_0x55555701ea40 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x55555701a8d0 .param/l "i" 0 18 14, +C4<01000>;
S_0x55555701ed10 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555701ea40;
 .timescale -12 -12;
S_0x55555701eef0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555701ed10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557107600 .functor XOR 1, L_0x555557107ae0, L_0x5555571074b0, C4<0>, C4<0>;
L_0x555557107670 .functor XOR 1, L_0x555557107600, L_0x555557107d70, C4<0>, C4<0>;
L_0x5555571076e0 .functor AND 1, L_0x5555571074b0, L_0x555557107d70, C4<1>, C4<1>;
L_0x555557107750 .functor AND 1, L_0x555557107ae0, L_0x5555571074b0, C4<1>, C4<1>;
L_0x555557107810 .functor OR 1, L_0x5555571076e0, L_0x555557107750, C4<0>, C4<0>;
L_0x555557107920 .functor AND 1, L_0x555557107ae0, L_0x555557107d70, C4<1>, C4<1>;
L_0x5555571079d0 .functor OR 1, L_0x555557107810, L_0x555557107920, C4<0>, C4<0>;
v0x55555701f170_0 .net *"_ivl_0", 0 0, L_0x555557107600;  1 drivers
v0x55555701f270_0 .net *"_ivl_10", 0 0, L_0x555557107920;  1 drivers
v0x55555701f350_0 .net *"_ivl_4", 0 0, L_0x5555571076e0;  1 drivers
v0x55555701f440_0 .net *"_ivl_6", 0 0, L_0x555557107750;  1 drivers
v0x55555701f520_0 .net *"_ivl_8", 0 0, L_0x555557107810;  1 drivers
v0x55555701f650_0 .net "c_in", 0 0, L_0x555557107d70;  1 drivers
v0x55555701f710_0 .net "c_out", 0 0, L_0x5555571079d0;  1 drivers
v0x55555701f7d0_0 .net "s", 0 0, L_0x555557107670;  1 drivers
v0x55555701f890_0 .net "x", 0 0, L_0x555557107ae0;  1 drivers
v0x55555701f9e0_0 .net "y", 0 0, L_0x5555571074b0;  1 drivers
S_0x55555701fb40 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x55555701fcf0 .param/l "i" 0 18 14, +C4<01001>;
S_0x55555701fdd0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x55555701fb40;
 .timescale -12 -12;
S_0x55555701ffb0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x55555701fdd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557107c10 .functor XOR 1, L_0x5555571084b0, L_0x555557108550, C4<0>, C4<0>;
L_0x555557108090 .functor XOR 1, L_0x555557107c10, L_0x555557107fb0, C4<0>, C4<0>;
L_0x555557108100 .functor AND 1, L_0x555557108550, L_0x555557107fb0, C4<1>, C4<1>;
L_0x555557108170 .functor AND 1, L_0x5555571084b0, L_0x555557108550, C4<1>, C4<1>;
L_0x5555571081e0 .functor OR 1, L_0x555557108100, L_0x555557108170, C4<0>, C4<0>;
L_0x5555571082f0 .functor AND 1, L_0x5555571084b0, L_0x555557107fb0, C4<1>, C4<1>;
L_0x5555571083a0 .functor OR 1, L_0x5555571081e0, L_0x5555571082f0, C4<0>, C4<0>;
v0x555557020230_0 .net *"_ivl_0", 0 0, L_0x555557107c10;  1 drivers
v0x555557020330_0 .net *"_ivl_10", 0 0, L_0x5555571082f0;  1 drivers
v0x555557020410_0 .net *"_ivl_4", 0 0, L_0x555557108100;  1 drivers
v0x555557020500_0 .net *"_ivl_6", 0 0, L_0x555557108170;  1 drivers
v0x5555570205e0_0 .net *"_ivl_8", 0 0, L_0x5555571081e0;  1 drivers
v0x555557020710_0 .net "c_in", 0 0, L_0x555557107fb0;  1 drivers
v0x5555570207d0_0 .net "c_out", 0 0, L_0x5555571083a0;  1 drivers
v0x555557020890_0 .net "s", 0 0, L_0x555557108090;  1 drivers
v0x555557020950_0 .net "x", 0 0, L_0x5555571084b0;  1 drivers
v0x555557020aa0_0 .net "y", 0 0, L_0x555557108550;  1 drivers
S_0x555557020c00 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557020db0 .param/l "i" 0 18 14, +C4<01010>;
S_0x555557020e90 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557020c00;
 .timescale -12 -12;
S_0x555557021070 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557020e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557108800 .functor XOR 1, L_0x555557108cf0, L_0x555557108f20, C4<0>, C4<0>;
L_0x555557108870 .functor XOR 1, L_0x555557108800, L_0x555557109050, C4<0>, C4<0>;
L_0x5555571088e0 .functor AND 1, L_0x555557108f20, L_0x555557109050, C4<1>, C4<1>;
L_0x5555571089a0 .functor AND 1, L_0x555557108cf0, L_0x555557108f20, C4<1>, C4<1>;
L_0x555557108a60 .functor OR 1, L_0x5555571088e0, L_0x5555571089a0, C4<0>, C4<0>;
L_0x555557108b70 .functor AND 1, L_0x555557108cf0, L_0x555557109050, C4<1>, C4<1>;
L_0x555557108be0 .functor OR 1, L_0x555557108a60, L_0x555557108b70, C4<0>, C4<0>;
v0x5555570212f0_0 .net *"_ivl_0", 0 0, L_0x555557108800;  1 drivers
v0x5555570213f0_0 .net *"_ivl_10", 0 0, L_0x555557108b70;  1 drivers
v0x5555570214d0_0 .net *"_ivl_4", 0 0, L_0x5555571088e0;  1 drivers
v0x5555570215c0_0 .net *"_ivl_6", 0 0, L_0x5555571089a0;  1 drivers
v0x5555570216a0_0 .net *"_ivl_8", 0 0, L_0x555557108a60;  1 drivers
v0x5555570217d0_0 .net "c_in", 0 0, L_0x555557109050;  1 drivers
v0x555557021890_0 .net "c_out", 0 0, L_0x555557108be0;  1 drivers
v0x555557021950_0 .net "s", 0 0, L_0x555557108870;  1 drivers
v0x555557021a10_0 .net "x", 0 0, L_0x555557108cf0;  1 drivers
v0x555557021b60_0 .net "y", 0 0, L_0x555557108f20;  1 drivers
S_0x555557021cc0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557021e70 .param/l "i" 0 18 14, +C4<01011>;
S_0x555557021f50 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557021cc0;
 .timescale -12 -12;
S_0x555557022130 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557021f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557109290 .functor XOR 1, L_0x555557109770, L_0x5555571098a0, C4<0>, C4<0>;
L_0x555557109300 .functor XOR 1, L_0x555557109290, L_0x555557109af0, C4<0>, C4<0>;
L_0x555557109370 .functor AND 1, L_0x5555571098a0, L_0x555557109af0, C4<1>, C4<1>;
L_0x5555571093e0 .functor AND 1, L_0x555557109770, L_0x5555571098a0, C4<1>, C4<1>;
L_0x5555571094a0 .functor OR 1, L_0x555557109370, L_0x5555571093e0, C4<0>, C4<0>;
L_0x5555571095b0 .functor AND 1, L_0x555557109770, L_0x555557109af0, C4<1>, C4<1>;
L_0x555557109660 .functor OR 1, L_0x5555571094a0, L_0x5555571095b0, C4<0>, C4<0>;
v0x5555570223b0_0 .net *"_ivl_0", 0 0, L_0x555557109290;  1 drivers
v0x5555570224b0_0 .net *"_ivl_10", 0 0, L_0x5555571095b0;  1 drivers
v0x555557022590_0 .net *"_ivl_4", 0 0, L_0x555557109370;  1 drivers
v0x555557022680_0 .net *"_ivl_6", 0 0, L_0x5555571093e0;  1 drivers
v0x555557022760_0 .net *"_ivl_8", 0 0, L_0x5555571094a0;  1 drivers
v0x555557022890_0 .net "c_in", 0 0, L_0x555557109af0;  1 drivers
v0x555557022950_0 .net "c_out", 0 0, L_0x555557109660;  1 drivers
v0x555557022a10_0 .net "s", 0 0, L_0x555557109300;  1 drivers
v0x555557022ad0_0 .net "x", 0 0, L_0x555557109770;  1 drivers
v0x555557022c20_0 .net "y", 0 0, L_0x5555571098a0;  1 drivers
S_0x555557022d80 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557022f30 .param/l "i" 0 18 14, +C4<01100>;
S_0x555557023010 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557022d80;
 .timescale -12 -12;
S_0x5555570231f0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557023010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557109c20 .functor XOR 1, L_0x55555710a100, L_0x5555571099d0, C4<0>, C4<0>;
L_0x555557109c90 .functor XOR 1, L_0x555557109c20, L_0x55555710a3f0, C4<0>, C4<0>;
L_0x555557109d00 .functor AND 1, L_0x5555571099d0, L_0x55555710a3f0, C4<1>, C4<1>;
L_0x555557109d70 .functor AND 1, L_0x55555710a100, L_0x5555571099d0, C4<1>, C4<1>;
L_0x555557109e30 .functor OR 1, L_0x555557109d00, L_0x555557109d70, C4<0>, C4<0>;
L_0x555557109f40 .functor AND 1, L_0x55555710a100, L_0x55555710a3f0, C4<1>, C4<1>;
L_0x555557109ff0 .functor OR 1, L_0x555557109e30, L_0x555557109f40, C4<0>, C4<0>;
v0x555557023470_0 .net *"_ivl_0", 0 0, L_0x555557109c20;  1 drivers
v0x555557023570_0 .net *"_ivl_10", 0 0, L_0x555557109f40;  1 drivers
v0x555557023650_0 .net *"_ivl_4", 0 0, L_0x555557109d00;  1 drivers
v0x555557023740_0 .net *"_ivl_6", 0 0, L_0x555557109d70;  1 drivers
v0x555557023820_0 .net *"_ivl_8", 0 0, L_0x555557109e30;  1 drivers
v0x555557023950_0 .net "c_in", 0 0, L_0x55555710a3f0;  1 drivers
v0x555557023a10_0 .net "c_out", 0 0, L_0x555557109ff0;  1 drivers
v0x555557023ad0_0 .net "s", 0 0, L_0x555557109c90;  1 drivers
v0x555557023b90_0 .net "x", 0 0, L_0x55555710a100;  1 drivers
v0x555557023ce0_0 .net "y", 0 0, L_0x5555571099d0;  1 drivers
S_0x555557023e40 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557023ff0 .param/l "i" 0 18 14, +C4<01101>;
S_0x5555570240d0 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557023e40;
 .timescale -12 -12;
S_0x5555570242b0 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x5555570240d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555557109a70 .functor XOR 1, L_0x55555710aad0, L_0x55555710ac00, C4<0>, C4<0>;
L_0x55555710a660 .functor XOR 1, L_0x555557109a70, L_0x55555710a520, C4<0>, C4<0>;
L_0x55555710a6d0 .functor AND 1, L_0x55555710ac00, L_0x55555710a520, C4<1>, C4<1>;
L_0x55555710a740 .functor AND 1, L_0x55555710aad0, L_0x55555710ac00, C4<1>, C4<1>;
L_0x55555710a800 .functor OR 1, L_0x55555710a6d0, L_0x55555710a740, C4<0>, C4<0>;
L_0x55555710a910 .functor AND 1, L_0x55555710aad0, L_0x55555710a520, C4<1>, C4<1>;
L_0x55555710a9c0 .functor OR 1, L_0x55555710a800, L_0x55555710a910, C4<0>, C4<0>;
v0x555557024530_0 .net *"_ivl_0", 0 0, L_0x555557109a70;  1 drivers
v0x555557024630_0 .net *"_ivl_10", 0 0, L_0x55555710a910;  1 drivers
v0x555557024710_0 .net *"_ivl_4", 0 0, L_0x55555710a6d0;  1 drivers
v0x555557024800_0 .net *"_ivl_6", 0 0, L_0x55555710a740;  1 drivers
v0x5555570248e0_0 .net *"_ivl_8", 0 0, L_0x55555710a800;  1 drivers
v0x555557024a10_0 .net "c_in", 0 0, L_0x55555710a520;  1 drivers
v0x555557024ad0_0 .net "c_out", 0 0, L_0x55555710a9c0;  1 drivers
v0x555557024b90_0 .net "s", 0 0, L_0x55555710a660;  1 drivers
v0x555557024c50_0 .net "x", 0 0, L_0x55555710aad0;  1 drivers
v0x555557024da0_0 .net "y", 0 0, L_0x55555710ac00;  1 drivers
S_0x555557024f00 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x5555570250b0 .param/l "i" 0 18 14, +C4<01110>;
S_0x555557025190 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557024f00;
 .timescale -12 -12;
S_0x555557025370 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557025190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555710ae80 .functor XOR 1, L_0x55555710b360, L_0x55555710ad30, C4<0>, C4<0>;
L_0x55555710aef0 .functor XOR 1, L_0x55555710ae80, L_0x55555710ba10, C4<0>, C4<0>;
L_0x55555710af60 .functor AND 1, L_0x55555710ad30, L_0x55555710ba10, C4<1>, C4<1>;
L_0x55555710afd0 .functor AND 1, L_0x55555710b360, L_0x55555710ad30, C4<1>, C4<1>;
L_0x55555710b090 .functor OR 1, L_0x55555710af60, L_0x55555710afd0, C4<0>, C4<0>;
L_0x55555710b1a0 .functor AND 1, L_0x55555710b360, L_0x55555710ba10, C4<1>, C4<1>;
L_0x55555710b250 .functor OR 1, L_0x55555710b090, L_0x55555710b1a0, C4<0>, C4<0>;
v0x5555570255f0_0 .net *"_ivl_0", 0 0, L_0x55555710ae80;  1 drivers
v0x5555570256f0_0 .net *"_ivl_10", 0 0, L_0x55555710b1a0;  1 drivers
v0x5555570257d0_0 .net *"_ivl_4", 0 0, L_0x55555710af60;  1 drivers
v0x5555570258c0_0 .net *"_ivl_6", 0 0, L_0x55555710afd0;  1 drivers
v0x5555570259a0_0 .net *"_ivl_8", 0 0, L_0x55555710b090;  1 drivers
v0x555557025ad0_0 .net "c_in", 0 0, L_0x55555710ba10;  1 drivers
v0x555557025b90_0 .net "c_out", 0 0, L_0x55555710b250;  1 drivers
v0x555557025c50_0 .net "s", 0 0, L_0x55555710aef0;  1 drivers
v0x555557025d10_0 .net "x", 0 0, L_0x55555710b360;  1 drivers
v0x555557025e60_0 .net "y", 0 0, L_0x55555710ad30;  1 drivers
S_0x555557025fc0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557026170 .param/l "i" 0 18 14, +C4<01111>;
S_0x555557026250 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557025fc0;
 .timescale -12 -12;
S_0x555557026430 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557026250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555710bcb0 .functor XOR 1, L_0x55555710c190, L_0x55555710c2c0, C4<0>, C4<0>;
L_0x55555710bd20 .functor XOR 1, L_0x55555710bcb0, L_0x55555710c570, C4<0>, C4<0>;
L_0x55555710bd90 .functor AND 1, L_0x55555710c2c0, L_0x55555710c570, C4<1>, C4<1>;
L_0x55555710be00 .functor AND 1, L_0x55555710c190, L_0x55555710c2c0, C4<1>, C4<1>;
L_0x55555710bec0 .functor OR 1, L_0x55555710bd90, L_0x55555710be00, C4<0>, C4<0>;
L_0x55555710bfd0 .functor AND 1, L_0x55555710c190, L_0x55555710c570, C4<1>, C4<1>;
L_0x55555710c080 .functor OR 1, L_0x55555710bec0, L_0x55555710bfd0, C4<0>, C4<0>;
v0x5555570266b0_0 .net *"_ivl_0", 0 0, L_0x55555710bcb0;  1 drivers
v0x5555570267b0_0 .net *"_ivl_10", 0 0, L_0x55555710bfd0;  1 drivers
v0x555557026890_0 .net *"_ivl_4", 0 0, L_0x55555710bd90;  1 drivers
v0x555557026980_0 .net *"_ivl_6", 0 0, L_0x55555710be00;  1 drivers
v0x555557026a60_0 .net *"_ivl_8", 0 0, L_0x55555710bec0;  1 drivers
v0x555557026b90_0 .net "c_in", 0 0, L_0x55555710c570;  1 drivers
v0x555557026c50_0 .net "c_out", 0 0, L_0x55555710c080;  1 drivers
v0x555557026d10_0 .net "s", 0 0, L_0x55555710bd20;  1 drivers
v0x555557026dd0_0 .net "x", 0 0, L_0x55555710c190;  1 drivers
v0x555557026f20_0 .net "y", 0 0, L_0x55555710c2c0;  1 drivers
S_0x555557027080 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 18 14, 18 14 0, S_0x555557016660;
 .timescale -12 -12;
P_0x555557027340 .param/l "i" 0 18 14, +C4<010000>;
S_0x555557027420 .scope generate, "genblk3" "genblk3" 18 16, 18 16 0, S_0x555557027080;
 .timescale -12 -12;
S_0x555557027600 .scope module, "f" "full_adder" 18 19, 18 32 0, S_0x555557027420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555710c6a0 .functor XOR 1, L_0x55555710cb80, L_0x55555710ce40, C4<0>, C4<0>;
L_0x55555710c710 .functor XOR 1, L_0x55555710c6a0, L_0x55555710cf70, C4<0>, C4<0>;
L_0x55555710c780 .functor AND 1, L_0x55555710ce40, L_0x55555710cf70, C4<1>, C4<1>;
L_0x55555710c7f0 .functor AND 1, L_0x55555710cb80, L_0x55555710ce40, C4<1>, C4<1>;
L_0x55555710c8b0 .functor OR 1, L_0x55555710c780, L_0x55555710c7f0, C4<0>, C4<0>;
L_0x55555710c9c0 .functor AND 1, L_0x55555710cb80, L_0x55555710cf70, C4<1>, C4<1>;
L_0x55555710ca70 .functor OR 1, L_0x55555710c8b0, L_0x55555710c9c0, C4<0>, C4<0>;
v0x555557027880_0 .net *"_ivl_0", 0 0, L_0x55555710c6a0;  1 drivers
v0x555557027980_0 .net *"_ivl_10", 0 0, L_0x55555710c9c0;  1 drivers
v0x555557027a60_0 .net *"_ivl_4", 0 0, L_0x55555710c780;  1 drivers
v0x555557027b50_0 .net *"_ivl_6", 0 0, L_0x55555710c7f0;  1 drivers
v0x555557027c30_0 .net *"_ivl_8", 0 0, L_0x55555710c8b0;  1 drivers
v0x555557027d60_0 .net "c_in", 0 0, L_0x55555710cf70;  1 drivers
v0x555557027e20_0 .net "c_out", 0 0, L_0x55555710ca70;  1 drivers
v0x555557027ee0_0 .net "s", 0 0, L_0x55555710c710;  1 drivers
v0x555557027fa0_0 .net "x", 0 0, L_0x55555710cb80;  1 drivers
v0x555557028060_0 .net "y", 0 0, L_0x55555710ce40;  1 drivers
S_0x5555570293c0 .scope module, "mux_8bit" "mux" 19 60, 10 1 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "data_bus";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x5555570295a0 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x5555570295e0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000010>;
v0x555557029840_0 .net "data_bus", 15 0, L_0x5555571032b0;  1 drivers
v0x555557029940_0 .var "data_out", 7 0;
v0x555557029a30_0 .var/i "i", 31 0;
v0x555557029b00_0 .net "sel", 0 0, L_0x5555571031a0;  1 drivers
E_0x555557016580 .event anyedge, v0x555557029b00_0, v0x555557029840_0;
S_0x555557029c60 .scope module, "mux_9bit" "mux" 19 67, 10 1 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 27 "data_bus";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x555557029680 .param/l "MSB" 0 10 1, +C4<00000000000000000000000000001001>;
P_0x5555570296c0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000011>;
v0x55555702a0a0_0 .net "data_bus", 26 0, L_0x5555571033a0;  1 drivers
v0x55555702a1a0_0 .var "data_out", 8 0;
v0x55555702a290_0 .var/i "i", 31 0;
v0x55555702a360_0 .net "sel", 1 0, v0x55555702bef0_0;  1 drivers
E_0x55555702a020 .event anyedge, v0x55555702a360_0, v0x55555702a0a0_0;
S_0x55555702a4c0 .scope module, "y_neg" "pos_2_neg" 19 116, 18 39 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "pos";
    .port_info 1 /OUTPUT 9 "neg";
P_0x55555702a6a0 .param/l "N" 0 18 40, +C4<00000000000000000000000000001001>;
L_0x55555710e400 .functor NOT 9, L_0x55555710e710, C4<000000000>, C4<000000000>, C4<000000000>;
v0x55555702a7b0_0 .net *"_ivl_0", 8 0, L_0x55555710e400;  1 drivers
L_0x7f28706f0020 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55555702a8b0_0 .net/2u *"_ivl_2", 8 0, L_0x7f28706f0020;  1 drivers
v0x55555702a990_0 .net "neg", 8 0, L_0x55555710e470;  alias, 1 drivers
v0x55555702aa90_0 .net "pos", 8 0, L_0x55555710e710;  1 drivers
L_0x55555710e470 .arith/sum 9, L_0x55555710e400, L_0x7f28706f0020;
S_0x55555702abb0 .scope module, "z_neg" "pos_2_neg" 19 123, 18 39 0, S_0x555556ff8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "pos";
    .port_info 1 /OUTPUT 17 "neg";
P_0x55555702ad90 .param/l "N" 0 18 40, +C4<00000000000000000000000000010001>;
L_0x55555710e510 .functor NOT 17, v0x55555702be10_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x55555702aea0_0 .net *"_ivl_0", 16 0, L_0x55555710e510;  1 drivers
L_0x7f28706f0068 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555702afa0_0 .net/2u *"_ivl_2", 16 0, L_0x7f28706f0068;  1 drivers
v0x55555702b080_0 .net "neg", 16 0, L_0x55555710e8c0;  alias, 1 drivers
v0x55555702b170_0 .net "pos", 16 0, v0x55555702be10_0;  alias, 1 drivers
L_0x55555710e8c0 .arith/sum 17, L_0x55555710e510, L_0x7f28706f0068;
S_0x555557031550 .scope module, "sinus" "sinus_8" 8 29, 5 18 0, S_0x555556f31a70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555557031800_0 .net "addr", 2 0, v0x555557039c50_0;  alias, 1 drivers
v0x5555570318e0 .array "data", 0 7, 15 0;
v0x555557031ad0_0 .var "out", 15 0;
v0x5555570318e0_0 .array/port v0x5555570318e0, 0;
v0x5555570318e0_1 .array/port v0x5555570318e0, 1;
v0x5555570318e0_2 .array/port v0x5555570318e0, 2;
E_0x555557031750/0 .event anyedge, v0x555557030660_0, v0x5555570318e0_0, v0x5555570318e0_1, v0x5555570318e0_2;
v0x5555570318e0_3 .array/port v0x5555570318e0, 3;
v0x5555570318e0_4 .array/port v0x5555570318e0, 4;
v0x5555570318e0_5 .array/port v0x5555570318e0, 5;
v0x5555570318e0_6 .array/port v0x5555570318e0, 6;
E_0x555557031750/1 .event anyedge, v0x5555570318e0_3, v0x5555570318e0_4, v0x5555570318e0_5, v0x5555570318e0_6;
v0x5555570318e0_7 .array/port v0x5555570318e0, 7;
E_0x555557031750/2 .event anyedge, v0x5555570318e0_7;
E_0x555557031750 .event/or E_0x555557031750/0, E_0x555557031750/1, E_0x555557031750/2;
S_0x555557031bb0 .scope module, "spi_out" "fft_spi_out" 8 36, 21 1 0, S_0x555556f31a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /INPUT 1 "start_spi";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 1 "w_tx_ready";
P_0x5555565f53b0 .param/l "IDLE" 1 21 13, C4<00>;
P_0x5555565f53f0 .param/l "MSB_2" 0 21 2, +C4<00000000000000000000000000001000>;
P_0x5555565f5430 .param/l "N" 0 21 2, +C4<00000000000000000000000000001000>;
P_0x5555565f5470 .param/l "SENDING" 1 21 15, C4<10>;
P_0x5555565f54b0 .param/l "SET_TX" 1 21 14, C4<01>;
P_0x5555565f54f0 .param/l "WAIT" 1 21 16, C4<11>;
P_0x5555565f5530 .param/l "WAIT_TIL_NEXT" 0 21 2, +C4<00000000000000000000000001000000>;
v0x555557038720_0 .var "addr", 4 0;
v0x555557038820_0 .net "clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x5555570388e0_0 .var "count_spi", 5 0;
v0x5555570389b0_0 .net "cs", 0 0, L_0x555557127d20;  alias, 1 drivers
v0x555557038a80_0 .net "data_bus", 127 0, L_0x5555571273f0;  alias, 1 drivers
v0x555557038b20 .array "data_out", 0 15;
v0x555557038b20_0 .net v0x555557038b20 0, 7 0, L_0x555557127460; 1 drivers
v0x555557038b20_1 .net v0x555557038b20 1, 7 0, L_0x555557127590; 1 drivers
v0x555557038b20_2 .net v0x555557038b20 2, 7 0, L_0x555557127630; 1 drivers
v0x555557038b20_3 .net v0x555557038b20 3, 7 0, L_0x5555571276d0; 1 drivers
v0x555557038b20_4 .net v0x555557038b20 4, 7 0, L_0x555557127770; 1 drivers
v0x555557038b20_5 .net v0x555557038b20 5, 7 0, L_0x555557127810; 1 drivers
v0x555557038b20_6 .net v0x555557038b20 6, 7 0, L_0x5555571278b0; 1 drivers
v0x555557038b20_7 .net v0x555557038b20 7, 7 0, L_0x555557127950; 1 drivers
v0x555557038b20_8 .net v0x555557038b20 8, 7 0, L_0x555557127a40; 1 drivers
v0x555557038b20_9 .net v0x555557038b20 9, 7 0, L_0x555557127ae0; 1 drivers
v0x555557038b20_10 .net v0x555557038b20 10, 7 0, L_0x555557127be0; 1 drivers
v0x555557038b20_11 .net v0x555557038b20 11, 7 0, L_0x555557127c80; 1 drivers
v0x555557038b20_12 .net v0x555557038b20 12, 7 0, L_0x555557127d90; 1 drivers
v0x555557038b20_13 .net v0x555557038b20 13, 7 0, L_0x555557127e30; 1 drivers
v0x555557038b20_14 .net v0x555557038b20 14, 7 0, L_0x555557127f50; 1 drivers
v0x555557038b20_15 .net v0x555557038b20 15, 7 0, L_0x555557127ff0; 1 drivers
v0x555557038dc0_0 .net "mosi", 0 0, v0x5555570360f0_0;  alias, 1 drivers
v0x555557038eb0_0 .net "sclk", 0 0, v0x555557036030_0;  alias, 1 drivers
v0x555557038fa0_0 .var "send_data", 7 0;
v0x5555570390f0_0 .net "start_spi", 0 0, v0x555557030a90_0;  alias, 1 drivers
v0x555557039190_0 .var "start_tx", 0 0;
v0x555557039230_0 .var "state", 1 0;
v0x5555570392d0_0 .net "w_tx_ready", 0 0, L_0x5555571286a0;  1 drivers
L_0x555557127460 .part L_0x5555571273f0, 0, 8;
L_0x555557127590 .part L_0x5555571273f0, 8, 8;
L_0x555557127630 .part L_0x5555571273f0, 16, 8;
L_0x5555571276d0 .part L_0x5555571273f0, 24, 8;
L_0x555557127770 .part L_0x5555571273f0, 32, 8;
L_0x555557127810 .part L_0x5555571273f0, 40, 8;
L_0x5555571278b0 .part L_0x5555571273f0, 48, 8;
L_0x555557127950 .part L_0x5555571273f0, 56, 8;
L_0x555557127a40 .part L_0x5555571273f0, 64, 8;
L_0x555557127ae0 .part L_0x5555571273f0, 72, 8;
L_0x555557127be0 .part L_0x5555571273f0, 80, 8;
L_0x555557127c80 .part L_0x5555571273f0, 88, 8;
L_0x555557127d90 .part L_0x5555571273f0, 96, 8;
L_0x555557127e30 .part L_0x5555571273f0, 104, 8;
L_0x555557127f50 .part L_0x5555571273f0, 112, 8;
L_0x555557127ff0 .part L_0x5555571273f0, 120, 8;
S_0x555557032060 .scope generate, "genblk1[0]" "genblk1[0]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557032260 .param/l "i" 0 21 43, +C4<00>;
S_0x555557032340 .scope generate, "genblk1[1]" "genblk1[1]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557032540 .param/l "i" 0 21 43, +C4<01>;
S_0x555557032600 .scope generate, "genblk1[2]" "genblk1[2]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x5555570327e0 .param/l "i" 0 21 43, +C4<010>;
S_0x5555570328a0 .scope generate, "genblk1[3]" "genblk1[3]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557032a80 .param/l "i" 0 21 43, +C4<011>;
S_0x555557032b60 .scope generate, "genblk1[4]" "genblk1[4]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557032d90 .param/l "i" 0 21 43, +C4<0100>;
S_0x555557032e70 .scope generate, "genblk1[5]" "genblk1[5]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557033050 .param/l "i" 0 21 43, +C4<0101>;
S_0x555557033130 .scope generate, "genblk1[6]" "genblk1[6]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557033310 .param/l "i" 0 21 43, +C4<0110>;
S_0x5555570333f0 .scope generate, "genblk1[7]" "genblk1[7]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x5555570335d0 .param/l "i" 0 21 43, +C4<0111>;
S_0x5555570336b0 .scope generate, "genblk1[8]" "genblk1[8]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557032d40 .param/l "i" 0 21 43, +C4<01000>;
S_0x555557033920 .scope generate, "genblk1[9]" "genblk1[9]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557033b00 .param/l "i" 0 21 43, +C4<01001>;
S_0x555557033be0 .scope generate, "genblk1[10]" "genblk1[10]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557033dc0 .param/l "i" 0 21 43, +C4<01010>;
S_0x555557033ea0 .scope generate, "genblk1[11]" "genblk1[11]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557034080 .param/l "i" 0 21 43, +C4<01011>;
S_0x555557034160 .scope generate, "genblk1[12]" "genblk1[12]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557034340 .param/l "i" 0 21 43, +C4<01100>;
S_0x555557034420 .scope generate, "genblk1[13]" "genblk1[13]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557034600 .param/l "i" 0 21 43, +C4<01101>;
S_0x5555570346e0 .scope generate, "genblk1[14]" "genblk1[14]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x5555570348c0 .param/l "i" 0 21 43, +C4<01110>;
S_0x5555570349a0 .scope generate, "genblk1[15]" "genblk1[15]" 21 43, 21 43 0, S_0x555557031bb0;
 .timescale -12 -12;
P_0x555557034b80 .param/l "i" 0 21 43, +C4<01111>;
S_0x555557034c60 .scope module, "spi_master" "SPI_Master_With_Single_CS" 21 23, 22 35 0, S_0x555557031bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 2 "o_RX_Count";
    .port_info 6 /OUTPUT 1 "o_RX_DV";
    .port_info 7 /OUTPUT 8 "o_RX_Byte";
    .port_info 8 /OUTPUT 1 "master_ready";
    .port_info 9 /OUTPUT 1 "o_SPI_Clk";
    .port_info 10 /INPUT 1 "i_SPI_MISO";
    .port_info 11 /OUTPUT 1 "o_SPI_MOSI";
    .port_info 12 /OUTPUT 1 "o_SPI_CS_n";
P_0x555557034f50 .param/l "CLKS_PER_HALF_BIT" 0 22 37, +C4<00000000000000000000000000000100>;
P_0x555557034f90 .param/l "CS_INACTIVE" 1 22 66, C4<11>;
P_0x555557034fd0 .param/l "CS_INACTIVE_CLKS" 0 22 39, +C4<00000000000000000000000000001010>;
P_0x555557035010 .param/l "IDLE" 1 22 63, C4<00>;
P_0x555557035050 .param/l "MAX_BYTES_PER_CS" 0 22 38, +C4<00000000000000000000000000000010>;
P_0x555557035090 .param/l "SPI_MODE" 0 22 36, +C4<00000000000000000000000000000000>;
P_0x5555570350d0 .param/l "TRANSFER" 1 22 65, C4<10>;
P_0x555557035110 .param/l "TRANSFER_2" 1 22 64, C4<01>;
L_0x555557127d20 .functor BUFZ 1, v0x555557038200_0, C4<0>, C4<0>, C4<0>;
L_0x7f28706f0380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555571282b0 .functor XNOR 1, v0x5555570361b0_0, L_0x7f28706f0380, C4<0>, C4<0>;
L_0x5555571283c0 .functor AND 1, L_0x5555571281c0, L_0x5555571282b0, C4<1>, C4<1>;
L_0x5555571284d0 .functor OR 1, L_0x555557128120, L_0x5555571283c0, C4<0>, C4<0>;
L_0x5555571285e0 .functor NOT 1, v0x555557039190_0, C4<0>, C4<0>, C4<0>;
L_0x5555571286a0 .functor AND 1, L_0x5555571284d0, L_0x5555571285e0, C4<1>, C4<1>;
L_0x5555571287b0 .functor BUFZ 1, v0x5555570361b0_0, C4<0>, C4<0>, C4<0>;
L_0x555557128820 .functor BUFZ 1, v0x555557035f70_0, C4<0>, C4<0>, C4<0>;
v0x555557036da0_0 .net/2u *"_ivl_10", 0 0, L_0x7f28706f0380;  1 drivers
v0x555557036ea0_0 .net *"_ivl_12", 0 0, L_0x5555571282b0;  1 drivers
v0x555557036f60_0 .net *"_ivl_15", 0 0, L_0x5555571283c0;  1 drivers
v0x555557037000_0 .net *"_ivl_16", 0 0, L_0x5555571284d0;  1 drivers
v0x5555570370e0_0 .net *"_ivl_18", 0 0, L_0x5555571285e0;  1 drivers
L_0x7f28706f02f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555570371c0_0 .net/2u *"_ivl_2", 1 0, L_0x7f28706f02f0;  1 drivers
v0x5555570372a0_0 .net *"_ivl_4", 0 0, L_0x555557128120;  1 drivers
L_0x7f28706f0338 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555557037360_0 .net/2u *"_ivl_6", 1 0, L_0x7f28706f0338;  1 drivers
v0x555557037440_0 .net *"_ivl_8", 0 0, L_0x5555571281c0;  1 drivers
v0x555557037500_0 .var "count", 1 0;
v0x5555570375e0_0 .net "data_valid_pulse", 0 0, v0x555557035f70_0;  1 drivers
v0x555557037680_0 .net "i_Clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
L_0x7f28706f03c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555557037720_0 .net "i_Rst_L", 0 0, L_0x7f28706f03c8;  1 drivers
o0x7f28707592e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555570377f0_0 .net "i_SPI_MISO", 0 0, o0x7f28707592e8;  0 drivers
v0x5555570378c0_0 .net "i_TX_Byte", 7 0, v0x555557038fa0_0;  1 drivers
v0x555557037990_0 .net "i_TX_DV", 0 0, v0x555557039190_0;  1 drivers
v0x555557037a30_0 .net "master_ready", 0 0, L_0x5555571287b0;  1 drivers
v0x555557037be0_0 .net "o_RX_Byte", 7 0, v0x555557035e90_0;  1 drivers
v0x555557037cb0_0 .var "o_RX_Count", 1 0;
v0x555557037d70_0 .net "o_RX_DV", 0 0, L_0x555557128820;  1 drivers
v0x555557037e30_0 .net "o_SPI_CS_n", 0 0, L_0x555557127d20;  alias, 1 drivers
v0x555557037ef0_0 .net "o_SPI_Clk", 0 0, v0x555557036030_0;  alias, 1 drivers
v0x555557037fc0_0 .net "o_SPI_MOSI", 0 0, v0x5555570360f0_0;  alias, 1 drivers
v0x555557038090_0 .net "o_TX_Ready", 0 0, L_0x5555571286a0;  alias, 1 drivers
v0x555557038160_0 .var "r_CS_Inactive_Count", 5 0;
v0x555557038200_0 .var "r_CS_n", 0 0;
v0x5555570382a0_0 .var "r_SM_CS", 1 0;
v0x555557038380_0 .net "w_Master_Ready", 0 0, v0x5555570361b0_0;  1 drivers
v0x555557038450_0 .var "wait_idle", 3 0;
L_0x555557128120 .cmp/eq 2, v0x5555570382a0_0, L_0x7f28706f02f0;
L_0x5555571281c0 .cmp/eq 2, v0x5555570382a0_0, L_0x7f28706f0338;
S_0x555557035560 .scope module, "SPI_Master_Inst" "SPI_Master" 22 84, 23 33 0, S_0x555557034c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 1 "o_RX_DV";
    .port_info 6 /OUTPUT 8 "o_RX_Byte";
    .port_info 7 /OUTPUT 1 "o_SPI_Clk";
    .port_info 8 /INPUT 1 "i_SPI_MISO";
    .port_info 9 /OUTPUT 1 "o_SPI_MOSI";
P_0x555557029e90 .param/l "CLKS_PER_HALF_BIT" 0 23 35, +C4<00000000000000000000000000000100>;
P_0x555557029ed0 .param/l "SPI_MODE" 0 23 34, +C4<00000000000000000000000000000000>;
v0x555557035a50_0 .net "i_Clk", 0 0, o0x7f287077a8f8;  alias, 0 drivers
v0x555557035b10_0 .net "i_Rst_L", 0 0, L_0x7f28706f03c8;  alias, 1 drivers
v0x555557035bd0_0 .net "i_SPI_MISO", 0 0, o0x7f28707592e8;  alias, 0 drivers
v0x555557035ca0_0 .net "i_TX_Byte", 7 0, v0x555557038fa0_0;  alias, 1 drivers
v0x555557035d80_0 .net "i_TX_DV", 0 0, L_0x5555571286a0;  alias, 1 drivers
v0x555557035e90_0 .var "o_RX_Byte", 7 0;
v0x555557035f70_0 .var "o_RX_DV", 0 0;
v0x555557036030_0 .var "o_SPI_Clk", 0 0;
v0x5555570360f0_0 .var "o_SPI_MOSI", 0 0;
v0x5555570361b0_0 .var "o_TX_Ready", 0 0;
v0x555557036270_0 .var "r_Leading_Edge", 0 0;
v0x555557036330_0 .var "r_RX_Bit_Count", 2 0;
v0x555557036410_0 .var "r_SPI_Clk", 0 0;
v0x5555570364d0_0 .var "r_SPI_Clk_Count", 2 0;
v0x5555570365b0_0 .var "r_SPI_Clk_Edges", 4 0;
v0x555557036690_0 .var "r_TX_Bit_Count", 2 0;
v0x555557036770_0 .var "r_TX_Byte", 7 0;
v0x555557036960_0 .var "r_TX_DV", 0 0;
v0x555557036a20_0 .var "r_Trailing_Edge", 0 0;
L_0x7f28706f02a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557036ae0_0 .net "w_CPHA", 0 0, L_0x7f28706f02a8;  1 drivers
L_0x7f28706f0260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557036ba0_0 .net "w_CPOL", 0 0, L_0x7f28706f0260;  1 drivers
E_0x5555570359d0/0 .event negedge, v0x555557035b10_0;
E_0x5555570359d0/1 .event posedge, v0x555556dae780_0;
E_0x5555570359d0 .event/or E_0x5555570359d0/0, E_0x5555570359d0/1;
    .scope S_0x555556f34890;
T_2 ;
    %wait E_0x555556ecbad0;
    %load/vec4 v0x555556ae12d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555556ae0430_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555556ae2200_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556ae0430_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555556ae0430_0;
    %assign/vec4 v0x555556ae0430_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555566e7590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556b88b60_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555556c0d270_0, 0, 9;
    %end;
    .thread T_3;
    .scope S_0x5555566e7590;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556dec400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ade810_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5555566e7590;
T_5 ;
    %wait E_0x555556eb7830;
    %load/vec4 v0x555556b88b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ade810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dec400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556b88b60_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x555556b24ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556b88b60_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556b41db0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556c0d270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dec400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ade810_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x555556c0d270_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0x555556c0d270_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x555556dec400_0;
    %inv;
    %assign/vec4 v0x555556dec400_0, 0;
T_5.8 ;
T_5.6 ;
    %load/vec4 v0x555556c0d270_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556b41db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ade810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dec400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556b88b60_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556ade810_0, 0;
    %load/vec4 v0x555556c0d270_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555556c0d270_0, 0;
    %load/vec4 v0x555556b214b0_0;
    %assign/vec4 v0x555556adda00_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556f6f940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555566bd790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555566be120_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555556f6f940;
T_7 ;
    %wait E_0x555556b2f4c0;
    %load/vec4 v0x5555567fe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5555567d9060_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5555566a53a0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x5555566bd790_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555556f6f940;
T_8 ;
    %wait E_0x555556b438c0;
    %load/vec4 v0x5555567d9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555566be120_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555567fe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5555566a53a0_0;
    %assign/vec4 v0x5555566be120_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555556f376b0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555566c1c50_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5555566c1c50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555566c1c50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x5555566c1c50_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555566c0e30, 4, 0;
    %load/vec4 v0x5555566c1c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555566c1c50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x555556f376b0;
T_10 ;
    %wait E_0x555556b31f70;
    %load/vec4 v0x5555566c89e0_0;
    %load/vec4 v0x5555566ba940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 0, 4;
T_10.2 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.4 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.6 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.8 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.10 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.12 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.14 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.16 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.18 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.20 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.22 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.24 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.26 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.28 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.30 ;
    %load/vec4 v0x5555566c12c0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %load/vec4 v0x5555566c10c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5555566b9c80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555566c0e30, 4, 5;
T_10.32 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555556f376b0;
T_11 ;
    %wait E_0x555556b31840;
    %load/vec4 v0x5555566ba110_0;
    %load/vec4 v0x5555566bd450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5555566bdfc0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555566c0e30, 4;
    %load/vec4 v0x5555566baaa0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555566c0f80_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555556ed67f0;
T_12 ;
    %wait E_0x55555663d670;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d097a0, 4, 0;
    %load/vec4 v0x555556d06980_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555556d097a0, 4;
    %store/vec4 v0x555556d0c5c0_0, 0, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555556a936b0;
T_13 ;
    %wait E_0x5555567881c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 129, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d12200, 4, 0;
    %load/vec4 v0x555556d0f3e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555556d12200, 4;
    %store/vec4 v0x555556d15020_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555556a94110;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d44340_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x555556a94110;
T_15 ;
    %wait E_0x555556b32260;
    %load/vec4 v0x555556d41520_0;
    %assign/vec4 v0x555556d44340_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555556a912a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d4a6f0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x555556a912a0;
T_17 ;
    %wait E_0x555556b32e60;
    %load/vec4 v0x555556d4a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x555556d49f80_0;
    %assign/vec4 v0x555556d4a6f0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555556e561d0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d54920_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x555556e561d0;
T_19 ;
    %wait E_0x555556b337d0;
    %load/vec4 v0x555556d57740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556d54920_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555556d51b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x555556d4ece0_0;
    %assign/vec4 v0x555556d54920_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555556ece340;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d62fc0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x555556ece340;
T_21 ;
    %wait E_0x555556d3b6b0;
    %load/vec4 v0x555556d634c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556d62fc0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555556d601a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x555556d5d380_0;
    %assign/vec4 v0x555556d62fc0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555556eba060;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c84c60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x555556eba060;
T_23 ;
    %wait E_0x555556d14dd0;
    %load/vec4 v0x555556c81e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x555556c87a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c84c60_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x555556c7f020_0;
    %assign/vec4 v0x555556c84c60_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x555556ebce80;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c93300_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x555556ebce80;
T_25 ;
    %wait E_0x555556d0f190;
    %load/vec4 v0x555556c904e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x555556c7c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c93300_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x555556c8d6c0_0;
    %assign/vec4 v0x555556c93300_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555556ebfca0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556caca10_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x555556ebfca0;
T_27 ;
    %wait E_0x555556d09570;
    %load/vec4 v0x555556c93a70_0;
    %assign/vec4 v0x555556caca10_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555556ec2ac0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cb8c20_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x555556ec2ac0;
T_29 ;
    %wait E_0x555556d03910;
    %load/vec4 v0x555556cb5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x555556cb2fe0_0;
    %assign/vec4 v0x555556cb8c20_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555556ec58e0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cc44a0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x555556ec58e0;
T_31 ;
    %wait E_0x555556d31200;
    %load/vec4 v0x555556cc49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cc44a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x555556cc1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x555556cbe860_0;
    %assign/vec4 v0x555556cc44a0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555556ec8700;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556c9d5a0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x555556ec8700;
T_33 ;
    %wait E_0x555556d2b050;
    %load/vec4 v0x555556ca03c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556c9d5a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555556c9a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x555556c97960_0;
    %assign/vec4 v0x555556c9d5a0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555556ecb520;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cabc40_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x555556ecb520;
T_35 ;
    %wait E_0x555556d25430;
    %load/vec4 v0x555556ca8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x555556cac140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cabc40_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x555556ca6000_0;
    %assign/vec4 v0x555556cabc40_0, 0;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x555556eb7240;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cd1690_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x555556eb7240;
T_37 ;
    %wait E_0x555556c02110;
    %load/vec4 v0x555556cce870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x555556cd44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556cd1690_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x555556ccba50_0;
    %assign/vec4 v0x555556cd1690_0, 0;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x555556e85f70;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cdcf10_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x555556e85f70;
T_39 ;
    %wait E_0x555556bfc4d0;
    %load/vec4 v0x555556cdfd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cdcf10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x555556cda0f0_0;
    %assign/vec4 v0x555556cdcf10_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555556ea5d80;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556ce8790_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x555556ea5d80;
T_41 ;
    %wait E_0x555556bf6890;
    %load/vec4 v0x555556ceb5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556ce8790_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x555556ce5970_0;
    %assign/vec4 v0x555556ce8790_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x555556ea8ba0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556cf4010_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x555556ea8ba0;
T_43 ;
    %wait E_0x555556bf3a90;
    %load/vec4 v0x555556cf7490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556cf4010_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x555556cf11f0_0;
    %assign/vec4 v0x555556cf4010_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x555556eab9c0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d66850_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x555556eab9c0;
T_45 ;
    %wait E_0x555556beb010;
    %load/vec4 v0x555556d66b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556d66850_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555556cc4dc0_0;
    %assign/vec4 v0x555556d66850_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555556eae7e0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556e06820_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x555556eae7e0;
T_47 ;
    %wait E_0x555556be53d0;
    %load/vec4 v0x555556e0a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e06820_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x555556d67ab0_0;
    %assign/vec4 v0x555556e06820_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555556eb1600;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556e12b40_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x555556eb1600;
T_49 ;
    %wait E_0x555556be25d0;
    %load/vec4 v0x555556e15960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e12b40_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x555556e0fd20_0;
    %assign/vec4 v0x555556e12b40_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x555556eb4420;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556e1e3c0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x555556eb4420;
T_51 ;
    %wait E_0x555556bd9b50;
    %load/vec4 v0x555556e1e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e1e3c0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x555556e1b5a0_0;
    %assign/vec4 v0x555556e1e3c0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x555556e83150;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556df3e60_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x555556e83150;
T_53 ;
    %wait E_0x555556bb6f20;
    %load/vec4 v0x555556df6c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556df3e60_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x555556df1040_0;
    %assign/vec4 v0x555556df3e60_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555556f1e670;
T_54 ;
    %wait E_0x555556b9e790;
    %load/vec4 v0x555556e38900_0;
    %assign/vec4 v0x555556e3c1c0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x555556f1e670;
T_55 ;
    %wait E_0x555556b9e790;
    %load/vec4 v0x555556e38900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x555556e37460_0;
    %assign/vec4 v0x555556e4a860_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x555556f1e670;
T_56 ;
    %wait E_0x555556ba1b20;
    %load/vec4 v0x555556e3c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x555556e37460_0;
    %assign/vec4 v0x555556e4d680_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555556f1e670;
T_57 ;
    %wait E_0x555556bc10e0;
    %load/vec4 v0x555556e38900_0;
    %assign/vec4 v0x555556e3efe0_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555556f1e670;
T_58 ;
    %wait E_0x555556bc10e0;
    %load/vec4 v0x555556e38900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x555556e25fa0_0;
    %assign/vec4 v0x555556e509a0_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555556f1e670;
T_59 ;
    %wait E_0x555556bbe2c0;
    %load/vec4 v0x555556e3efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x555556e28dc0_0;
    %assign/vec4 v0x555556e50c10_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555556f1e670;
T_60 ;
    %wait E_0x555556bc10e0;
    %load/vec4 v0x555556e38900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x555556e34640_0;
    %assign/vec4 v0x555556d72260_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555556f1b850;
T_61 ;
    %wait E_0x555556bc9b40;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556e2ea00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_61.0, 9;
    %load/vec4 v0x555556e4a860_0;
    %store/vec4 v0x555556e41e00_0, 0, 1;
T_61.0 ;
    %load/vec4 v0x555556e4d680_0;
    %store/vec4 v0x555556e44c20_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x555556f1b850;
T_62 ;
    %wait E_0x555556bcc960;
    %load/vec4 v0x555556e31820_0;
    %assign/vec4 v0x555556d6c620_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555556f1b850;
T_63 ;
    %wait E_0x555556bcf780;
    %load/vec4 v0x555556d6c620_0;
    %assign/vec4 v0x555556d6f440_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x555556f1b850;
T_64 ;
    %wait E_0x555556bd2b30;
    %load/vec4 v0x555556d6f440_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_64.0, 9;
    %load/vec4 v0x555556e509a0_0;
    %jmp/1 T_64.1, 9;
T_64.0 ; End of true expr.
    %load/vec4 v0x555556e50c10_0;
    %jmp/0 T_64.1, 9;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x555556e504a0_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555556eef350;
T_65 ;
    %wait E_0x555556c264b0;
    %load/vec4 v0x555556ee1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x555556f0ce70_0;
    %assign/vec4 v0x555556f1bfb0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555556eef350;
T_66 ;
    %wait E_0x555556c43da0;
    %load/vec4 v0x555556ee1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x555556f0ce70_0;
    %assign/vec4 v0x555556f1edd0_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555556eef350;
T_67 ;
    %wait E_0x555556c499e0;
    %load/vec4 v0x555556ee1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555556ee9e70_0;
    %assign/vec4 v0x555556f24f10_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555556eef350;
T_68 ;
    %wait E_0x555556c46bc0;
    %load/vec4 v0x555556ee1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x555556eecc90_0;
    %assign/vec4 v0x555556f25180_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x555556eef350;
T_69 ;
    %wait E_0x555556c499e0;
    %load/vec4 v0x555556ee1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x555556ef3040_0;
    %assign/vec4 v0x555556f2c590_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x555556e7d510;
T_70 ;
    %wait E_0x555556c4f620;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556ef28d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_70.0, 9;
    %load/vec4 v0x555556f1bfb0_0;
    %store/vec4 v0x555556f16370_0, 0, 1;
T_70.0 ;
    %load/vec4 v0x555556f1edd0_0;
    %store/vec4 v0x555556f19190_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x555556e7d510;
T_71 ;
    %wait E_0x555556c52440;
    %load/vec4 v0x555556ef2dd0_0;
    %assign/vec4 v0x555556f25eb0_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x555556e7d510;
T_72 ;
    %wait E_0x555556c55260;
    %load/vec4 v0x555556f25eb0_0;
    %assign/vec4 v0x555556f29770_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555556e7d510;
T_73 ;
    %wait E_0x555556c585f0;
    %load/vec4 v0x555556f29770_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_73.0, 9;
    %load/vec4 v0x555556f24f10_0;
    %jmp/1 T_73.1, 9;
T_73.0 ; End of true expr.
    %load/vec4 v0x555556f25180_0;
    %jmp/0 T_73.1, 9;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x555556f21bf0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x555556f0b210;
T_74 ;
    %wait E_0x555556c30960;
    %load/vec4 v0x555556f2f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x555556e5c8d0_0;
    %assign/vec4 v0x555556e65330_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x555556f0b210;
T_75 ;
    %wait E_0x555556c33780;
    %load/vec4 v0x555556f2f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x555556e5c8d0_0;
    %assign/vec4 v0x555556e68150_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555556f0b210;
T_76 ;
    %wait E_0x555556c393a0;
    %load/vec4 v0x555556f2f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x555556f37e10_0;
    %assign/vec4 v0x555556e6dd90_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x555556f0b210;
T_77 ;
    %wait E_0x555556c365a0;
    %load/vec4 v0x555556f2f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x555556f3ac30_0;
    %assign/vec4 v0x555556e56da0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x555556f0b210;
T_78 ;
    %wait E_0x555556c393a0;
    %load/vec4 v0x555556f2f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x555556e59ab0_0;
    %assign/vec4 v0x555556e8ac50_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x555556e80330;
T_79 ;
    %wait E_0x555556c3f570;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556f3df50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_79.0, 9;
    %load/vec4 v0x555556e65330_0;
    %store/vec4 v0x555556e5f6f0_0, 0, 1;
T_79.0 ;
    %load/vec4 v0x555556e68150_0;
    %store/vec4 v0x555556e62510_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x555556e80330;
T_80 ;
    %wait E_0x555556c11c80;
    %load/vec4 v0x555556f3e1c0_0;
    %assign/vec4 v0x555556e6e500_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555556e80330;
T_81 ;
    %wait E_0x555556c14aa0;
    %load/vec4 v0x555556e6e500_0;
    %assign/vec4 v0x555556e874a0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x555556e80330;
T_82 ;
    %wait E_0x555556c178a0;
    %load/vec4 v0x555556e874a0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_82.0, 9;
    %load/vec4 v0x555556e6dd90_0;
    %jmp/1 T_82.1, 9;
T_82.0 ; End of true expr.
    %load/vec4 v0x555556e56da0_0;
    %jmp/0 T_82.1, 9;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0x555556e6af70_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x555556e90130;
T_83 ;
    %wait E_0x555556e55560;
    %load/vec4 v0x555556ec64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556df9f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556dffb60_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x555556f67220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x555556f64de0_0;
    %assign/vec4 v0x555556df9f20_0, 0;
T_83.4 ;
    %load/vec4 v0x555556f63320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %load/vec4 v0x555556f5c0a0_0;
    %assign/vec4 v0x555556dffb60_0, 0;
T_83.6 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x555556e90130;
T_84 ;
    %wait E_0x555556e55870;
    %load/vec4 v0x555556ec92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556dfcd40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556df42e0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x555556f64b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x555556f64260_0;
    %assign/vec4 v0x555556dfcd40_0, 0;
T_84.4 ;
    %load/vec4 v0x555556bb9f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0x555556ba1f70_0;
    %assign/vec4 v0x555556df42e0_0, 0;
T_84.6 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x555556e90130;
T_85 ;
    %wait E_0x555556e55560;
    %load/vec4 v0x555556ec64c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556df4380_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556e1ba20_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x555556e2c060_0;
    %assign/vec4 v0x555556df4380_0, 0;
    %load/vec4 v0x555556e23600_0;
    %assign/vec4 v0x555556e1ba20_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555556e90130;
T_86 ;
    %wait E_0x555556e55870;
    %load/vec4 v0x555556ec92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556e18c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556df14c0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x555556e26420_0;
    %assign/vec4 v0x555556e18c00_0, 0;
    %load/vec4 v0x555556e02980_0;
    %assign/vec4 v0x555556df14c0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x555556e90130;
T_87 ;
    %wait E_0x555556e55870;
    %load/vec4 v0x555556ec92e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556ded100_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x555556e4db00_0;
    %assign/vec4 v0x555556ded100_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x555556e90130;
T_88 ;
    %wait E_0x555556f42a60;
    %load/vec4 v0x555556ecef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556e15de0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x555556eaf3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x555556e4ace0_0;
    %assign/vec4 v0x555556e15de0_0, 0;
T_88.4 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555556e90130;
T_89 ;
    %wait E_0x555556eceb80;
    %load/vec4 v0x555556ea6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556e12fc0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x555556f610c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x555556eb21e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x555556e450a0_0;
    %assign/vec4 v0x555556e12fc0_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x555556edde90;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556c68d30_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x555556c68d30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556c68d30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556c68d30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556c65f10, 4, 0;
    %load/vec4 v0x555556c68d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556c68d30_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x555556edde90;
T_91 ;
    %wait E_0x555556e9f930;
    %load/vec4 v0x555556c6e970_0;
    %load/vec4 v0x555556b935e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 0, 4;
T_91.2 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.4 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.6 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.8, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.8 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.10 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.12, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.12 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.14, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.14 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.16, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.16 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.18, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.18 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.20, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.20 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.22, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.22 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.24, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.24 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.26, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.26 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.28 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.30, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.30 ;
    %load/vec4 v0x555556c6bb50_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.32, 8;
    %load/vec4 v0x555556b8d9a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556b9c040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c65f10, 4, 5;
T_91.32 ;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555556edde90;
T_92 ;
    %wait E_0x555556c7b540;
    %load/vec4 v0x555556bc17b0_0;
    %load/vec4 v0x555556bcd0d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x555556bcfe50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556c65f10, 4;
    %load/vec4 v0x555556b9ee60_0;
    %inv;
    %and;
    %assign/vec4 v0x555556bc73f0_0, 0;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x555556eec530;
T_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556e9faf0_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x555556e9faf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_93.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e9faf0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556e9faf0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556aa7a10, 4, 0;
    %load/vec4 v0x555556e9faf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556e9faf0_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %end;
    .thread T_93;
    .scope S_0x555556eec530;
T_94 ;
    %wait E_0x555556ed2000;
    %load/vec4 v0x555556ea1090_0;
    %load/vec4 v0x555556e87370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 0, 4;
T_94.2 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.4 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.6 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.8 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.10 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.12 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.14 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.16 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.18 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.20 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.22, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.22 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.24, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.24 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.26, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.26 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.28, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.28 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.30, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.30 ;
    %load/vec4 v0x555556ea1150_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.32, 8;
    %load/vec4 v0x555556e6e9b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556eda090_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556aa7a10, 4, 5;
T_94.32 ;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x555556eec530;
T_95 ;
    %wait E_0x555556e870d0;
    %load/vec4 v0x555556ef3b40_0;
    %load/vec4 v0x555556ae7620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x555556b5a880_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556aa7a10, 4;
    %load/vec4 v0x555556ef3c00_0;
    %inv;
    %and;
    %assign/vec4 v0x555556f0c590_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x555556efcb70;
T_96 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556e98f10_0, 0, 32;
T_96.0 ;
    %load/vec4 v0x555556e98f10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_96.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556e98f10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556e98f10_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556e960f0, 4, 0;
    %load/vec4 v0x555556e98f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556e98f10_0, 0, 32;
    %jmp T_96.0;
T_96.1 ;
    %end;
    .thread T_96;
    .scope S_0x555556efcb70;
T_97 ;
    %wait E_0x555556dd2320;
    %load/vec4 v0x555556e9bd30_0;
    %load/vec4 v0x555556e6f490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 0, 4;
T_97.2 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.4 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.6 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.8, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.8 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.10, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.10 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.12, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.12 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.14, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.14 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.16, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.16 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.18, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.18 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.20, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.20 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.22, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.22 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.24 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.26 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.28 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.30 ;
    %load/vec4 v0x555556e9bdf0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %load/vec4 v0x555556e9eb50_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556e6f6f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556e960f0, 4, 5;
T_97.32 ;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x555556efcb70;
T_98 ;
    %wait E_0x555556e807c0;
    %load/vec4 v0x555556e72010_0;
    %load/vec4 v0x555556e77c50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555556e7d950_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556e960f0, 4;
    %load/vec4 v0x555556e720d0_0;
    %inv;
    %and;
    %assign/vec4 v0x555556e74e30_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555556f242b0;
T_99 ;
    %wait E_0x555556e33b30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556f02bf0_0, 0, 32;
T_99.0 ;
    %load/vec4 v0x555556f02bf0_0;
    %cmpi/s 16383, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_99.1, 5;
    %pushi/vec4 65535, 65535, 16;
    %ix/getv/s 4, v0x555556f02bf0_0;
    %store/vec4a v0x555556effd10, 4, 0;
    %load/vec4 v0x555556f02bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556f02bf0_0, 0, 32;
    %jmp T_99.0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555556f242b0;
T_100 ;
    %wait E_0x555556e38ee0;
    %load/vec4 v0x555556effdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556edab30_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x555556f05950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x555556edab30_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x555556edb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x555556f059f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x555556ede210_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x555556effd10, 4;
    %assign/vec4 v0x555556edab30_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x555556f0b590_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x555556edb210_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555556ede210_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556effd10, 0, 4;
T_100.8 ;
    %load/vec4 v0x555556f0b590_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
    %load/vec4 v0x555556edb210_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555556ede210_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556effd10, 4, 5;
T_100.10 ;
    %load/vec4 v0x555556f0b590_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.12, 8;
    %load/vec4 v0x555556edb210_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x555556ede210_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556effd10, 4, 5;
T_100.12 ;
    %load/vec4 v0x555556f0b590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.14, 8;
    %load/vec4 v0x555556edb210_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x555556ede210_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556effd10, 4, 5;
T_100.14 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x555556edab30_0, 0;
T_100.7 ;
T_100.4 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x555556f2be30;
T_101 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556ef4580_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556ef48a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555556ef7370_0, 0, 16;
    %end;
    .thread T_101;
    .scope S_0x555556f2be30;
T_102 ;
    %wait E_0x555556e019d0;
    %load/vec4 v0x555556e38050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x555556ef40d0_0;
    %assign/vec4 v0x555556ef4580_0, 0;
    %load/vec4 v0x555556e516e0_0;
    %assign/vec4 v0x555556ef48a0_0, 0;
    %load/vec4 v0x555556e05f40_0;
    %assign/vec4 v0x555556ef7370_0, 0;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555556f2ec50;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d99d00_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x555556f2ec50;
T_104 ;
    %wait E_0x555556df8f70;
    %load/vec4 v0x555556db2600_0;
    %nor/r;
    %load/vec4 v0x555556dc7a50_0;
    %and;
    %load/vec4 v0x555556dd86b0_0;
    %and;
    %assign/vec4 v0x555556d99d00_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555556f2ec50;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556d99dc0_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x555556f2ec50;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556dc7af0_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x555556f2ec50;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556dc7a50_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x555556f2ec50;
T_108 ;
    %wait E_0x555556df8f70;
    %load/vec4 v0x555556db2600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556d99dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dc7af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dc7a50_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x555556dc7a50_0;
    %nor/r;
    %load/vec4 v0x555556a6a0f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dc7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556dc7a50_0, 0;
    %load/vec4 v0x555556db3ae0_0;
    %assign/vec4 v0x555556d99dc0_0, 0;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v0x555556dc7a50_0;
    %load/vec4 v0x555556d99d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556dc7af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dc7a50_0, 0;
    %jmp T_108.5;
T_108.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556dc7af0_0, 0;
T_108.5 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555556f2ec50;
T_109 ;
    %wait E_0x555556df8f70;
    %load/vec4 v0x555556dc7a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555556db4d70_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x555556ddb4d0_0, 0;
    %load/vec4 v0x555556d81370_0;
    %assign/vec4 v0x555556de1110_0, 0;
    %load/vec4 v0x555556db3ba0_0;
    %assign/vec4 v0x555556dde2f0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555556dde2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555556dde2f0_0, 0;
    %load/vec4 v0x555556ddb4d0_0;
    %parti/s 8, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556ddb4d0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555556dd86b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555556ddb4d0_0;
    %parti/s 9, 9, 5;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555556dd8770_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556dd8770_0;
    %parti/s 8, 0, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556ddb4d0_0, 4, 5;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555556ddb4d0_0;
    %parti/s 9, 9, 5;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555556dd8770_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556dd8770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556ddb4d0_0, 4, 5;
T_109.3 ;
    %load/vec4 v0x555556db4d70_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555556db4d70_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555556f2ec50;
T_110 ;
    %wait E_0x555556df8f70;
    %load/vec4 v0x555556d99d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x555556ddb4d0_0;
    %addi 131584, 0, 18;
    %assign/vec4 v0x555556de3f30_0, 0;
    %load/vec4 v0x555556d99dc0_0;
    %assign/vec4 v0x555556a6a1b0_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x555556eab220;
T_111 ;
    %wait E_0x555556bc74f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556ea41b0_0, 0, 32;
T_111.0 ;
    %load/vec4 v0x555556ea41b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_111.1, 5;
    %load/vec4 v0x555556ea8400_0;
    %load/vec4 v0x555556ea41b0_0;
    %load/vec4 v0x555556ea4280_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556ea41b0_0;
    %store/vec4 v0x555556ea8500_0, 4, 1;
    %load/vec4 v0x555556ea41b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556ea41b0_0, 0, 32;
    %jmp T_111.0;
T_111.1 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x555556ea55e0;
T_112 ;
    %wait E_0x555556e15ee0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556e857d0_0, 0, 32;
T_112.0 ;
    %load/vec4 v0x555556e857d0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_112.1, 5;
    %load/vec4 v0x555556e843a0_0;
    %load/vec4 v0x555556e857d0_0;
    %load/vec4 v0x555556e858a0_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556e857d0_0;
    %store/vec4 v0x555556e84460_0, 4, 1;
    %load/vec4 v0x555556e857d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556e857d0_0, 0, 32;
    %jmp T_112.0;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555556c30430;
T_113 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556eb6b60_0, 0, 5;
    %end;
    .thread T_113;
    .scope S_0x555556c30430;
T_114 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556eb2850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556eb6b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556eacc10_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556eb0e60_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556eaccf0_0, 0;
    %end;
    .thread T_114;
    .scope S_0x555556c30430;
T_115 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556eacc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.1, 6;
    %jmp T_115.2;
T_115.0 ;
    %load/vec4 v0x555556eb0f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.3, 8;
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb2920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556eafa30_0, 0;
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556eb3c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556eaccf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556eb6b60_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556eb0e60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556eacc10_0, 0;
    %jmp T_115.4;
T_115.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556eb2850_0, 0;
T_115.4 ;
    %jmp T_115.2;
T_115.1 ;
    %load/vec4 v0x555556eb6b60_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_115.5, 4;
    %load/vec4 v0x555556eb0e60_0;
    %assign/vec4 v0x555556eafb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556eb2850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556eacc10_0, 0;
    %jmp T_115.6;
T_115.5 ;
    %load/vec4 v0x555556eafa30_0;
    %load/vec4 v0x555556eb6b60_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_115.7, 4;
    %load/vec4 v0x555556eae040_0;
    %assign/vec4 v0x555556eb0e60_0, 0;
T_115.7 ;
T_115.6 ;
    %load/vec4 v0x555556eaccf0_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556eaccf0_0, 0;
    %load/vec4 v0x555556eb6b60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556eb6b60_0, 0;
    %jmp T_115.2;
T_115.2 ;
    %pop/vec4 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555556d35540;
T_116 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e715d0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555556e714f0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556e88450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e9e030_0, 0, 2;
    %end;
    .thread T_116;
    .scope S_0x555556d35540;
T_117 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556e9e030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_117.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_117.3, 6;
    %jmp T_117.4;
T_117.0 ;
    %load/vec4 v0x555556e88390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556e9e030_0, 0, 2;
    %jmp T_117.6;
T_117.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556e715d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e75df0_0, 0;
T_117.6 ;
    %jmp T_117.4;
T_117.1 ;
    %load/vec4 v0x555556e96fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.7, 8;
    %load/vec4 v0x555556e9b2b0_0;
    %assign/vec4 v0x555556e714f0_0, 0;
    %load/vec4 v0x555556e715d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556e715d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556e9e030_0, 0;
    %jmp T_117.8;
T_117.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
T_117.8 ;
    %jmp T_117.4;
T_117.2 ;
    %load/vec4 v0x555556e96fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.9, 8;
    %load/vec4 v0x555556e98490_0;
    %pad/u 8;
    %assign/vec4 v0x555556e70240_0, 0;
    %load/vec4 v0x555556e715d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556e715d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556e9e030_0, 0;
    %jmp T_117.10;
T_117.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
T_117.10 ;
    %jmp T_117.4;
T_117.3 ;
    %load/vec4 v0x555556e96fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.11, 8;
    %load/vec4 v0x555556e9b210_0;
    %pad/u 8;
    %assign/vec4 v0x555556e70160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e75df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556e9e030_0, 0;
    %jmp T_117.12;
T_117.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e88450_0, 0;
T_117.12 ;
    %jmp T_117.4;
T_117.4 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555556d846e0;
T_118 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556e6cf50_0, 0, 8;
    %end;
    .thread T_118;
    .scope S_0x555556d846e0;
T_119 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556e68c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x555556e68d10_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556e8e560_0, 0;
    %load/vec4 v0x555556e6a070_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556e8e620_0, 0;
T_119.0 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55555668ee70;
T_120 ;
    %wait E_0x555556de3570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555566a2d40_0, 0, 32;
T_120.0 ;
    %load/vec4 v0x5555566a2d40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_120.1, 5;
    %load/vec4 v0x5555566a2b50_0;
    %load/vec4 v0x5555566a2d40_0;
    %load/vec4 v0x5555566a2e10_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555566a2d40_0;
    %store/vec4 v0x5555566a2c50_0, 4, 1;
    %load/vec4 v0x5555566a2d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555566a2d40_0, 0, 32;
    %jmp T_120.0;
T_120.1 ;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x555556698d00;
T_121 ;
    %wait E_0x555556e05b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555566d5cc0_0, 0, 32;
T_121.0 ;
    %load/vec4 v0x5555566d5cc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_121.1, 5;
    %load/vec4 v0x5555566990b0_0;
    %load/vec4 v0x5555566d5cc0_0;
    %load/vec4 v0x5555566d5d60_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555566d5cc0_0;
    %store/vec4 v0x5555566a2f70_0, 4, 1;
    %load/vec4 v0x5555566d5cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555566d5cc0_0, 0, 32;
    %jmp T_121.0;
T_121.1 ;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x555556ca8f70;
T_122 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555566b7ae0_0, 0, 5;
    %end;
    .thread T_122;
    .scope S_0x555556ca8f70;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555566b7bc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555566b7ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555566604a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555566bb2a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556660580_0, 0;
    %end;
    .thread T_123;
    .scope S_0x555556ca8f70;
T_124 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x5555566604a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_124.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_124.1, 6;
    %jmp T_124.2;
T_124.0 ;
    %load/vec4 v0x5555566603e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.3, 8;
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566baf20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555566bb0e0_0, 0;
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555566bb000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556660580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555566b7ae0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555566bb2a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555566604a0_0, 0;
    %jmp T_124.4;
T_124.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555566b7bc0_0, 0;
T_124.4 ;
    %jmp T_124.2;
T_124.1 ;
    %load/vec4 v0x5555566b7ae0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_124.5, 4;
    %load/vec4 v0x5555566bb2a0_0;
    %assign/vec4 v0x5555566bb1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555566b7bc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555566604a0_0, 0;
    %jmp T_124.6;
T_124.5 ;
    %load/vec4 v0x5555566bb0e0_0;
    %load/vec4 v0x5555566b7ae0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_124.7, 4;
    %load/vec4 v0x555556660660_0;
    %assign/vec4 v0x5555566bb2a0_0, 0;
T_124.7 ;
T_124.6 ;
    %load/vec4 v0x555556660580_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556660580_0, 0;
    %load/vec4 v0x5555566b7ae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555566b7ae0_0, 0;
    %jmp T_124.2;
T_124.2 ;
    %pop/vec4 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x555556d44e30;
T_125 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555567571e0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555556745220_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556757340_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555567574f0_0, 0, 2;
    %end;
    .thread T_125;
    .scope S_0x555556d44e30;
T_126 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x5555567574f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_126.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_126.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_126.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_126.3, 6;
    %jmp T_126.4;
T_126.0 ;
    %load/vec4 v0x5555567572a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5555567574f0_0, 0, 2;
    %jmp T_126.6;
T_126.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555567571e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555566c9ef0_0, 0;
T_126.6 ;
    %jmp T_126.4;
T_126.1 ;
    %load/vec4 v0x555556780d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.7, 8;
    %load/vec4 v0x555556780c70_0;
    %assign/vec4 v0x555556745220_0, 0;
    %load/vec4 v0x5555567571e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555567571e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555567574f0_0, 0;
    %jmp T_126.8;
T_126.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
T_126.8 ;
    %jmp T_126.4;
T_126.2 ;
    %load/vec4 v0x555556780d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.9, 8;
    %load/vec4 v0x55555678b4a0_0;
    %pad/u 8;
    %assign/vec4 v0x555556745140_0, 0;
    %load/vec4 v0x5555567571e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555567571e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555567574f0_0, 0;
    %jmp T_126.10;
T_126.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
T_126.10 ;
    %jmp T_126.4;
T_126.3 ;
    %load/vec4 v0x555556780d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.11, 8;
    %load/vec4 v0x555556780bd0_0;
    %pad/u 8;
    %assign/vec4 v0x555556745060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555566c9ef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555567574f0_0, 0;
    %jmp T_126.12;
T_126.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556757340_0, 0;
T_126.12 ;
    %jmp T_126.4;
T_126.4 ;
    %pop/vec4 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555556e64430;
T_127 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555567b9590_0, 0, 8;
    %end;
    .thread T_127;
    .scope S_0x555556e64430;
T_128 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x5555567b9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %load/vec4 v0x5555567b96d0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555679a1f0_0, 0;
    %load/vec4 v0x5555567b97c0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555679a2b0_0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x555556fcbea0;
T_129 ;
    %wait E_0x555556fb9060;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556fcc510_0, 0, 32;
T_129.0 ;
    %load/vec4 v0x555556fcc510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_129.1, 5;
    %load/vec4 v0x555556fcc320_0;
    %load/vec4 v0x555556fcc510_0;
    %load/vec4 v0x555556fcc5e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556fcc510_0;
    %store/vec4 v0x555556fcc420_0, 4, 1;
    %load/vec4 v0x555556fcc510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556fcc510_0, 0, 32;
    %jmp T_129.0;
T_129.1 ;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x555556fcc740;
T_130 ;
    %wait E_0x555556fccb00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556fccd70_0, 0, 32;
T_130.0 ;
    %load/vec4 v0x555556fccd70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_130.1, 5;
    %load/vec4 v0x555556fccb80_0;
    %load/vec4 v0x555556fccd70_0;
    %load/vec4 v0x555556fcce40_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556fccd70_0;
    %store/vec4 v0x555556fccc80_0, 4, 1;
    %load/vec4 v0x555556fccd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556fccd70_0, 0, 32;
    %jmp T_130.0;
T_130.1 ;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x555556fb8bb0;
T_131 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556fcb220_0, 0, 5;
    %end;
    .thread T_131;
    .scope S_0x555556fb8bb0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fcb300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556fcb220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556fcb9a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556fcb770_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556fcba80_0, 0;
    %end;
    .thread T_132;
    .scope S_0x555556fb8bb0;
T_133 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556fcb9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %jmp T_133.2;
T_133.0 ;
    %load/vec4 v0x555556fcb850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.3, 8;
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb3a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556fcb5b0_0, 0;
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556fcb480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556fcba80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556fcb220_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556fcb770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555556fcb9a0_0, 0;
    %jmp T_133.4;
T_133.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fcb300_0, 0;
T_133.4 ;
    %jmp T_133.2;
T_133.1 ;
    %load/vec4 v0x555556fcb220_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_133.5, 4;
    %load/vec4 v0x555556fcb770_0;
    %assign/vec4 v0x555556fcb690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556fcb300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556fcb9a0_0, 0;
    %jmp T_133.6;
T_133.5 ;
    %load/vec4 v0x555556fcb5b0_0;
    %load/vec4 v0x555556fcb220_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.7, 4;
    %load/vec4 v0x555556fcbb60_0;
    %assign/vec4 v0x555556fcb770_0, 0;
T_133.7 ;
T_133.6 ;
    %load/vec4 v0x555556fcba80_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556fcba80_0, 0;
    %load/vec4 v0x555556fcb220_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556fcb220_0, 0;
    %jmp T_133.2;
T_133.2 ;
    %pop/vec4 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555556f9b850;
T_134 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556fce9d0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x555556fce8f0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556fcebc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556fceda0_0, 0, 2;
    %end;
    .thread T_134;
    .scope S_0x555556f9b850;
T_135 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556fceda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %jmp T_135.4;
T_135.0 ;
    %load/vec4 v0x555556fcea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556fceda0_0, 0, 2;
    %jmp T_135.6;
T_135.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556fce9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fce210_0, 0;
T_135.6 ;
    %jmp T_135.4;
T_135.1 ;
    %load/vec4 v0x555556fcf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.7, 8;
    %load/vec4 v0x555556fcf120_0;
    %assign/vec4 v0x555556fce8f0_0, 0;
    %load/vec4 v0x555556fce9d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556fce9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556fceda0_0, 0;
    %jmp T_135.8;
T_135.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
T_135.8 ;
    %jmp T_135.4;
T_135.2 ;
    %load/vec4 v0x555556fcf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.9, 8;
    %load/vec4 v0x555556fcf450_0;
    %pad/u 8;
    %assign/vec4 v0x555556fce810_0, 0;
    %load/vec4 v0x555556fce9d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556fce9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555556fceda0_0, 0;
    %jmp T_135.10;
T_135.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
T_135.10 ;
    %jmp T_135.4;
T_135.3 ;
    %load/vec4 v0x555556fcf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.11, 8;
    %load/vec4 v0x555556fcf080_0;
    %pad/u 8;
    %assign/vec4 v0x555556fce730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556fce210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556fceda0_0, 0;
    %jmp T_135.12;
T_135.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556fcebc0_0, 0;
T_135.12 ;
    %jmp T_135.4;
T_135.4 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55555676ede0;
T_136 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556fd0a10_0, 0, 8;
    %end;
    .thread T_136;
    .scope S_0x55555676ede0;
T_137 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556fd0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x555556fd0b70_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556fcfc80_0, 0;
    %load/vec4 v0x555556fd0c60_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555556fcfd40_0, 0;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x5555570293c0;
T_138 ;
    %wait E_0x555557016580;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557029a30_0, 0, 32;
T_138.0 ;
    %load/vec4 v0x555557029a30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_138.1, 5;
    %load/vec4 v0x555557029840_0;
    %load/vec4 v0x555557029a30_0;
    %load/vec4 v0x555557029b00_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555557029a30_0;
    %store/vec4 v0x555557029940_0, 4, 1;
    %load/vec4 v0x555557029a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555557029a30_0, 0, 32;
    %jmp T_138.0;
T_138.1 ;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x555557029c60;
T_139 ;
    %wait E_0x55555702a020;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555702a290_0, 0, 32;
T_139.0 ;
    %load/vec4 v0x55555702a290_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_139.1, 5;
    %load/vec4 v0x55555702a0a0_0;
    %load/vec4 v0x55555702a290_0;
    %load/vec4 v0x55555702a360_0;
    %pad/u 32;
    %muli 9, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x55555702a290_0;
    %store/vec4 v0x55555702a1a0_0, 4, 1;
    %load/vec4 v0x55555702a290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555702a290_0, 0, 32;
    %jmp T_139.0;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x5555570160d0;
T_140 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555557028740_0, 0, 5;
    %end;
    .thread T_140;
    .scope S_0x5555570160d0;
T_141 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557028820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555557028740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557028ec0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555557028c90_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555557028fa0_0, 0;
    %end;
    .thread T_141;
    .scope S_0x5555570160d0;
T_142 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555557028ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %jmp T_142.2;
T_142.0 ;
    %load/vec4 v0x555557028d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.3, 8;
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570288c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557028ad0_0, 0;
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555570289a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555557028fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555557028740_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555557028c90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557028ec0_0, 0;
    %jmp T_142.4;
T_142.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557028820_0, 0;
T_142.4 ;
    %jmp T_142.2;
T_142.1 ;
    %load/vec4 v0x555557028740_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_142.5, 4;
    %load/vec4 v0x555557028c90_0;
    %assign/vec4 v0x555557028bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557028820_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557028ec0_0, 0;
    %jmp T_142.6;
T_142.5 ;
    %load/vec4 v0x555557028ad0_0;
    %load/vec4 v0x555557028740_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_142.7, 4;
    %load/vec4 v0x555557029080_0;
    %assign/vec4 v0x555557028c90_0, 0;
T_142.7 ;
T_142.6 ;
    %load/vec4 v0x555557028fa0_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555557028fa0_0, 0;
    %load/vec4 v0x555557028740_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555557028740_0, 0;
    %jmp T_142.2;
T_142.2 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555556ff8d70;
T_143 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555702bef0_0, 0, 2;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55555702be10_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555702c050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555702c230_0, 0, 2;
    %end;
    .thread T_143;
    .scope S_0x555556ff8d70;
T_144 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x55555702c230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %jmp T_144.4;
T_144.0 ;
    %load/vec4 v0x55555702bfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55555702c230_0, 0, 2;
    %jmp T_144.6;
T_144.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555702bef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555702b730_0, 0;
T_144.6 ;
    %jmp T_144.4;
T_144.1 ;
    %load/vec4 v0x55555702c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.7, 8;
    %load/vec4 v0x55555702c600_0;
    %assign/vec4 v0x55555702be10_0, 0;
    %load/vec4 v0x55555702bef0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55555702bef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555702c230_0, 0;
    %jmp T_144.8;
T_144.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
T_144.8 ;
    %jmp T_144.4;
T_144.2 ;
    %load/vec4 v0x55555702c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.9, 8;
    %load/vec4 v0x55555702c930_0;
    %pad/u 8;
    %assign/vec4 v0x55555702bd30_0, 0;
    %load/vec4 v0x55555702bef0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55555702bef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55555702c230_0, 0;
    %jmp T_144.10;
T_144.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
T_144.10 ;
    %jmp T_144.4;
T_144.3 ;
    %load/vec4 v0x55555702c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.11, 8;
    %load/vec4 v0x55555702c560_0;
    %pad/u 8;
    %assign/vec4 v0x55555702bc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555702b730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555702c230_0, 0;
    %jmp T_144.12;
T_144.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555702c050_0, 0;
T_144.12 ;
    %jmp T_144.4;
T_144.4 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x555556fd1520;
T_145 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555702def0_0, 0, 8;
    %end;
    .thread T_145;
    .scope S_0x555556fd1520;
T_146 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x55555702dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x55555702e050_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555702d160_0, 0;
    %load/vec4 v0x55555702e140_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555702d220_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x555556a567f0;
T_147 ;
    %wait E_0x555556cbdd30;
    %load/vec4 v0x555556d9a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555556d818e0_0;
    %load/vec4 v0x555556d81ee0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556da2f00, 0, 4;
    %load/vec4 v0x555556da00e0_0;
    %load/vec4 v0x555556d81ee0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556da5d20, 0, 4;
    %load/vec4 v0x555556dae840_0;
    %load/vec4 v0x555556d81ee0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556da8b40, 0, 4;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x555556dd26f0;
T_148 ;
    %wait E_0x555556d116d0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d80520, 4, 0;
    %load/vec4 v0x555556d9a210_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556d80520, 4;
    %store/vec4 v0x555556d7d700_0, 0, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x555556dd8330;
T_149 ;
    %wait E_0x555556d1eef0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 385, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 334, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d71f40, 4, 0;
    %load/vec4 v0x555556d71e80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556d71f40, 4;
    %store/vec4 v0x555556d6f060_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x555556dd5510;
T_150 ;
    %wait E_0x555556d005a0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 178, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555556d77ac0, 4, 0;
    %load/vec4 v0x555556d7a8e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556d77ac0, 4;
    %store/vec4 v0x555556d74ca0_0, 0, 16;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x555556dcf8d0;
T_151 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e47660_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e3bde0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e39490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556e44840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556e38c00_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x555556dcf8d0;
T_152 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555556e39490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %jmp T_152.2;
T_152.0 ;
    %load/vec4 v0x555556e393d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.3, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e47660_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555556e3bde0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e38c00_0, 0;
    %load/vec4 v0x555556e3eca0_0;
    %pad/u 32;
    %store/vec4 v0x555556e41a20_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555556e39490_0, 0, 2;
    %jmp T_152.4;
T_152.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e44840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556e38c00_0, 0;
T_152.4 ;
    %jmp T_152.2;
T_152.1 ;
    %load/vec4 v0x555556e47660_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_152.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556e44840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556e39490_0, 0;
    %jmp T_152.6;
T_152.5 ;
    %load/vec4 v0x555556e47660_0;
    %addi 1, 0, 2;
    %store/vec4 v0x555556e47660_0, 0, 2;
    %load/vec4 v0x555556e47660_0;
    %ix/getv 4, v0x555556e3eca0_0;
    %shiftl 4;
    %store/vec4 v0x555556e3bde0_0, 0, 2;
T_152.6 ;
    %jmp T_152.2;
T_152.2 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x555556d92d80;
T_153 ;
    %wait E_0x555556cbdd30;
    %load/vec4 v0x555556df0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x555556df68a0_0;
    %load/vec4 v0x555556dfc4e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556df3a80, 0, 4;
T_153.0 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x555556dc4050;
T_154 ;
    %wait E_0x555556bf0370;
    %load/vec4 v0x555556e2e620_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555556e2b800_0, 0;
    %load/vec4 v0x555556e2e620_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_154.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556e37080_0, 0, 32;
T_154.2 ;
    %load/vec4 v0x555556e37080_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_154.3, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555556e2b800_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x555556e37080_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_154.4, 5;
    %load/vec4 v0x555556e34260_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x555556e2b800_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555556e37080_0;
    %sub;
    %add;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555556e37080_0;
    %assign/vec4/off/d v0x555556e289e0_0, 4, 5;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x555556e37080_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555556e2b800_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_154.6, 5;
    %load/vec4 v0x555556e34260_0;
    %load/vec4 v0x555556e37080_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555556e37080_0;
    %assign/vec4/off/d v0x555556e289e0_0, 4, 5;
T_154.6 ;
T_154.5 ;
    %load/vec4 v0x555556e37080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556e37080_0, 0, 32;
    %jmp T_154.2;
T_154.3 ;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x555556e34260_0;
    %parti/s 2, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556e289e0_0, 4, 5;
    %load/vec4 v0x555556e34260_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556e289e0_0, 4, 5;
    %load/vec4 v0x555556e34260_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556e289e0_0, 4, 5;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x555556a55d90;
T_155 ;
    %wait E_0x555556ccaf20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556db5f60_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x555556db5f60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_155.1, 5;
    %load/vec4 v0x555556dbb970_0;
    %load/vec4 v0x555556db5f60_0;
    %load/vec4 v0x555556db5b50_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556db5f60_0;
    %store/vec4 v0x555556db8b50_0, 4, 1;
    %load/vec4 v0x555556db5f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556db5f60_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x555556de9240;
T_156 ;
    %wait E_0x555556cdf200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556dc15b0_0, 0, 32;
T_156.0 ;
    %load/vec4 v0x555556dc15b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_156.1, 5;
    %load/vec4 v0x555556dc71f0_0;
    %load/vec4 v0x555556dc15b0_0;
    %load/vec4 v0x555556dbe790_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556dc15b0_0;
    %store/vec4 v0x555556dc43d0_0, 4, 1;
    %load/vec4 v0x555556dc15b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556dc15b0_0, 0, 32;
    %jmp T_156.0;
T_156.1 ;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x555556de3bb0;
T_157 ;
    %wait E_0x555556cf06c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556dcce30_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x555556dcce30_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_157.1, 5;
    %load/vec4 v0x555556dd2a70_0;
    %load/vec4 v0x555556dcce30_0;
    %load/vec4 v0x555556dca010_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555556dcce30_0;
    %store/vec4 v0x555556dcfc50_0, 4, 1;
    %load/vec4 v0x555556dcce30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556dcce30_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x555556f3a4d0;
T_158 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557030b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557030e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557031430_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557030d80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557030820_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557030ce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557030ec0_0, 0, 2;
    %end;
    .thread T_158;
    .scope S_0x555556f3a4d0;
T_159 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555557030ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_159.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_159.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_159.2, 6;
    %jmp T_159.3;
T_159.0 ;
    %load/vec4 v0x555557030c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557031430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557030b50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557030820_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557030ec0_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557030a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557030d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557030820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557030ce0_0, 0;
T_159.5 ;
    %jmp T_159.3;
T_159.1 ;
    %load/vec4 v0x555557030660_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555557030820_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557030e20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557030ec0_0, 0;
    %jmp T_159.7;
T_159.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557030b50_0, 0;
    %load/vec4 v0x555557030c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.8, 8;
    %load/vec4 v0x555557030820_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555557030820_0, 0;
T_159.8 ;
T_159.7 ;
    %jmp T_159.3;
T_159.2 ;
    %load/vec4 v0x555557031040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.10, 8;
    %load/vec4 v0x555557030d80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_159.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557030a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557030ec0_0, 0;
    %jmp T_159.13;
T_159.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557030ce0_0, 0;
    %load/vec4 v0x555557030d80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555557030d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557030820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557030b50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557030ec0_0, 0;
T_159.13 ;
    %jmp T_159.11;
T_159.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557030e20_0, 0;
T_159.11 ;
    %jmp T_159.3;
T_159.3 ;
    %pop/vec4 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x555557031550;
T_160 ;
    %wait E_0x555557031750;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 107, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 116, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 160, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 134, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 221, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %pushi/vec4 84, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555570318e0, 4, 0;
    %load/vec4 v0x555557031800_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5555570318e0, 4;
    %store/vec4 v0x555557031ad0_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x555557035560;
T_161 ;
    %wait E_0x5555570359d0;
    %load/vec4 v0x555557035b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570361b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555570365b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557036270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557036a20_0, 0;
    %load/vec4 v0x555557036ba0_0;
    %assign/vec4 v0x555557036410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555570364d0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557036270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557036a20_0, 0;
    %load/vec4 v0x555557035d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570361b0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5555570365b0_0, 0;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v0x5555570365b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_161.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570361b0_0, 0;
    %load/vec4 v0x5555570364d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_161.6, 4;
    %load/vec4 v0x5555570365b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5555570365b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557036a20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555570364d0_0, 0;
    %load/vec4 v0x555557036410_0;
    %inv;
    %assign/vec4 v0x555557036410_0, 0;
    %jmp T_161.7;
T_161.6 ;
    %load/vec4 v0x5555570364d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_161.8, 4;
    %load/vec4 v0x5555570365b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5555570365b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557036270_0, 0;
    %load/vec4 v0x5555570364d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555570364d0_0, 0;
    %load/vec4 v0x555557036410_0;
    %inv;
    %assign/vec4 v0x555557036410_0, 0;
    %jmp T_161.9;
T_161.8 ;
    %load/vec4 v0x5555570364d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555570364d0_0, 0;
T_161.9 ;
T_161.7 ;
    %jmp T_161.5;
T_161.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555570361b0_0, 0;
T_161.5 ;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x555557035560;
T_162 ;
    %wait E_0x5555570359d0;
    %load/vec4 v0x555557035b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557036770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557036960_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x555557035d80_0;
    %assign/vec4 v0x555557036960_0, 0;
    %load/vec4 v0x555557035d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x555557035ca0_0;
    %assign/vec4 v0x555557036770_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x555557035560;
T_163 ;
    %wait E_0x5555570359d0;
    %load/vec4 v0x555557035b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555570360f0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555557036690_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x5555570361b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555557036690_0, 0;
    %jmp T_163.3;
T_163.2 ;
    %load/vec4 v0x555557036960_0;
    %load/vec4 v0x555557036ae0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.4, 8;
    %load/vec4 v0x555557036770_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5555570360f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555557036690_0, 0;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x555557036270_0;
    %load/vec4 v0x555557036ae0_0;
    %and;
    %load/vec4 v0x555557036a20_0;
    %load/vec4 v0x555557036ae0_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.6, 8;
    %load/vec4 v0x555557036690_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555557036690_0, 0;
    %load/vec4 v0x555557036770_0;
    %load/vec4 v0x555557036690_0;
    %part/u 1;
    %assign/vec4 v0x5555570360f0_0, 0;
T_163.6 ;
T_163.5 ;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x555557035560;
T_164 ;
    %wait E_0x5555570359d0;
    %load/vec4 v0x555557035b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555557035e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557035f70_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555557036330_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557035f70_0, 0;
    %load/vec4 v0x5555570361b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555557036330_0, 0;
    %jmp T_164.3;
T_164.2 ;
    %load/vec4 v0x555557036270_0;
    %load/vec4 v0x555557036ae0_0;
    %inv;
    %and;
    %load/vec4 v0x555557036a20_0;
    %load/vec4 v0x555557036ae0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.4, 8;
    %load/vec4 v0x555557035bd0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555557036330_0;
    %assign/vec4/off/d v0x555557035e90_0, 4, 5;
    %load/vec4 v0x555557036330_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x555557036330_0, 0;
    %load/vec4 v0x555557036330_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_164.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557035f70_0, 0;
T_164.6 ;
T_164.4 ;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x555557035560;
T_165 ;
    %wait E_0x5555570359d0;
    %load/vec4 v0x555557035b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x555557036ba0_0;
    %assign/vec4 v0x555557036030_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x555557036410_0;
    %assign/vec4 v0x555557036030_0, 0;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x555557034c60;
T_166 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557037500_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555570382a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557038200_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555557038450_0, 0, 4;
    %end;
    .thread T_166;
    .scope S_0x555557034c60;
T_167 ;
    %wait E_0x555556cbdd30;
    %load/vec4 v0x5555570382a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_167.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_167.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_167.2, 6;
    %jmp T_167.3;
T_167.0 ;
    %load/vec4 v0x555557038200_0;
    %load/vec4 v0x555557037990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557038200_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555570382a0_0, 0;
    %jmp T_167.5;
T_167.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557038200_0, 0;
T_167.5 ;
    %jmp T_167.3;
T_167.1 ;
    %load/vec4 v0x555557038380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.6, 8;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x555557038160_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555570382a0_0, 0;
T_167.6 ;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x555557038160_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_167.8, 5;
    %load/vec4 v0x555557038160_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555557038160_0, 0;
    %jmp T_167.9;
T_167.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555570382a0_0, 0;
T_167.9 ;
    %jmp T_167.3;
T_167.3 ;
    %pop/vec4 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x555557031bb0;
T_168 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557039230_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557038fa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557039190_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555557038720_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5555570388e0_0, 0, 6;
    %end;
    .thread T_168;
    .scope S_0x555557031bb0;
T_169 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555557039230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_169.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_169.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_169.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_169.3, 6;
    %jmp T_169.4;
T_169.0 ;
    %load/vec4 v0x5555570390f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.5, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555557038720_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557039230_0, 0;
    %jmp T_169.6;
T_169.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557039190_0, 0;
T_169.6 ;
    %jmp T_169.4;
T_169.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557039190_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555557039230_0, 0;
    %jmp T_169.4;
T_169.2 ;
    %load/vec4 v0x5555570392d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5555570388e0_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555557039230_0, 0;
    %jmp T_169.8;
T_169.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557039190_0, 0;
T_169.8 ;
    %jmp T_169.4;
T_169.3 ;
    %load/vec4 v0x5555570388e0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_169.9, 4;
    %load/vec4 v0x555557038720_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_169.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557039230_0, 0;
    %jmp T_169.12;
T_169.11 ;
    %load/vec4 v0x555557038720_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555557038720_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555557039230_0, 0;
T_169.12 ;
    %jmp T_169.10;
T_169.9 ;
    %load/vec4 v0x5555570388e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5555570388e0_0, 0;
T_169.10 ;
    %jmp T_169.4;
T_169.4 ;
    %pop/vec4 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x555557031bb0;
T_170 ;
    %wait E_0x555556cbdd30;
    %load/vec4 v0x555557038720_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555557038b20, 4;
    %assign/vec4 v0x555557038fa0_0, 0;
    %jmp T_170;
    .thread T_170;
    .scope S_0x555556f31a70;
T_171 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x555557039d30_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557039e10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555557039c50_0, 0, 3;
    %end;
    .thread T_171;
    .scope S_0x555556f31a70;
T_172 ;
    %wait E_0x555556d35170;
    %load/vec4 v0x555557039d30_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x555557039d30_0, 0;
    %load/vec4 v0x555557039d30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_172.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557039e10_0, 0;
T_172.0 ;
    %load/vec4 v0x555557039e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x555557039c50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_172.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555557039c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557039e10_0, 0;
    %jmp T_172.5;
T_172.4 ;
    %load/vec4 v0x555557039c50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555557039c50_0, 0;
T_172.5 ;
T_172.2 ;
    %jmp T_172;
    .thread T_172;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "adc-spi.v";
    "shift_reg.v";
    "/home/misterdulister/.apio/packages/tools-oss-cad-suite/share/yosys/ice40/cells_sim.v";
    "sim_rom.v";
    "c_reg.v";
    "better_mult.v";
    "top.v";
    "fft.v";
    "mux.v";
    "fft_reg_stage.v";
    "c_regs_bank.v";
    "c_mapper.v";
    "index_mapper.v";
    "reg_array.v";
    "fft_stage.v";
    "bfprocessor.v";
    "adder.v";
    "twiddle_multiplier.v";
    "mult.v";
    "fft_spi_out.v";
    "SPI_Master_With_Single_CS.v";
    "SPI_Master.v";
