-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_64_768_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_32_ce0 : OUT STD_LOGIC;
    x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_33_ce0 : OUT STD_LOGIC;
    x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_34_ce0 : OUT STD_LOGIC;
    x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_35_ce0 : OUT STD_LOGIC;
    x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_36_ce0 : OUT STD_LOGIC;
    x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_37_ce0 : OUT STD_LOGIC;
    x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_38_ce0 : OUT STD_LOGIC;
    x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_39_ce0 : OUT STD_LOGIC;
    x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_40_ce0 : OUT STD_LOGIC;
    x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_41_ce0 : OUT STD_LOGIC;
    x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_42_ce0 : OUT STD_LOGIC;
    x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_43_ce0 : OUT STD_LOGIC;
    x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_44_ce0 : OUT STD_LOGIC;
    x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_45_ce0 : OUT STD_LOGIC;
    x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_46_ce0 : OUT STD_LOGIC;
    x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_47_ce0 : OUT STD_LOGIC;
    x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_48_ce0 : OUT STD_LOGIC;
    x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_49_ce0 : OUT STD_LOGIC;
    x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_50_ce0 : OUT STD_LOGIC;
    x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_51_ce0 : OUT STD_LOGIC;
    x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_52_ce0 : OUT STD_LOGIC;
    x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_53_ce0 : OUT STD_LOGIC;
    x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_54_ce0 : OUT STD_LOGIC;
    x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_55_ce0 : OUT STD_LOGIC;
    x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_56_ce0 : OUT STD_LOGIC;
    x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_57_ce0 : OUT STD_LOGIC;
    x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_58_ce0 : OUT STD_LOGIC;
    x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_59_ce0 : OUT STD_LOGIC;
    x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_60_ce0 : OUT STD_LOGIC;
    x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_61_ce0 : OUT STD_LOGIC;
    x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_62_ce0 : OUT STD_LOGIC;
    x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_63_ce0 : OUT STD_LOGIC;
    x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_safe_softmax3_64_768_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal notlhs_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_reg_7202 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal notrhs_fu_3066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_reg_7207 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs131_fu_3090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs131_reg_7212 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs132_fu_3096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs132_reg_7217 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs133_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs133_reg_7222 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs134_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs134_reg_7227 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs135_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs135_reg_7232 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs136_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs136_reg_7237 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs137_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs137_reg_7242 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs138_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs138_reg_7247 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs139_fu_3210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs139_reg_7252 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs140_fu_3216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs140_reg_7257 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs141_fu_3240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs141_reg_7262 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs142_fu_3246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs142_reg_7267 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs143_fu_3270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs143_reg_7272 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs144_fu_3276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs144_reg_7277 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs145_fu_3300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs145_reg_7282 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs146_fu_3306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs146_reg_7287 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs147_fu_3330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs147_reg_7292 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs148_fu_3336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs148_reg_7297 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs149_fu_3360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs149_reg_7302 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs150_fu_3366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs150_reg_7307 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs151_fu_3390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs151_reg_7312 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs152_fu_3396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs152_reg_7317 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs153_fu_3420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs153_reg_7322 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs154_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs154_reg_7327 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs155_fu_3450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs155_reg_7332 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs156_fu_3456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs156_reg_7337 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs157_fu_3480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs157_reg_7342 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs158_fu_3486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs158_reg_7347 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs159_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs159_reg_7352 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs160_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs160_reg_7357 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs161_fu_3540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs161_reg_7362 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs162_fu_3546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs162_reg_7367 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs163_fu_3570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs163_reg_7372 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs164_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs164_reg_7377 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs165_fu_3600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs165_reg_7382 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs166_fu_3606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs166_reg_7387 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs167_fu_3630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs167_reg_7392 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs168_fu_3636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs168_reg_7397 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs169_fu_3660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs169_reg_7402 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs170_fu_3666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs170_reg_7407 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs171_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs171_reg_7412 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs172_fu_3696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs172_reg_7417 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs173_fu_3720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs173_reg_7422 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs174_fu_3726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs174_reg_7427 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs175_fu_3750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs175_reg_7432 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs176_fu_3756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs176_reg_7437 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs177_fu_3780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs177_reg_7442 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs178_fu_3786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs178_reg_7447 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs179_fu_3810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs179_reg_7452 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs180_fu_3816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs180_reg_7457 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs181_fu_3840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs181_reg_7462 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs182_fu_3846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs182_reg_7467 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs183_fu_3870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs183_reg_7472 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs184_fu_3876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs184_reg_7477 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs185_fu_3900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs185_reg_7482 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs186_fu_3906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs186_reg_7487 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs187_fu_3930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs187_reg_7492 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs188_fu_3936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs188_reg_7497 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs189_fu_3960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs189_reg_7502 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs190_fu_3966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs190_reg_7507 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs191_fu_3990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs191_reg_7512 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs192_fu_3996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs192_reg_7517 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs193_fu_4020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs193_reg_7522 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs194_fu_4026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs194_reg_7527 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs195_fu_4050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs195_reg_7532 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs196_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs196_reg_7537 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs197_fu_4080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs197_reg_7542 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs198_fu_4086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs198_reg_7547 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs199_fu_4110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs199_reg_7552 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs200_fu_4116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs200_reg_7557 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs201_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs201_reg_7562 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs202_fu_4146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs202_reg_7567 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs203_fu_4170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs203_reg_7572 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs204_fu_4176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs204_reg_7577 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs205_fu_4200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs205_reg_7582 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs206_fu_4206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs206_reg_7587 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs207_fu_4230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs207_reg_7592 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs208_fu_4236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs208_reg_7597 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs209_fu_4260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs209_reg_7602 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs210_fu_4266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs210_reg_7607 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs211_fu_4290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs211_reg_7612 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs212_fu_4296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs212_reg_7617 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs213_fu_4320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs213_reg_7622 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs214_fu_4326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs214_reg_7627 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs215_fu_4350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs215_reg_7632 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs216_fu_4356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs216_reg_7637 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs217_fu_4380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs217_reg_7642 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs218_fu_4386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs218_reg_7647 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs219_fu_4410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs219_reg_7652 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs220_fu_4416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs220_reg_7657 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs221_fu_4440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs221_reg_7662 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs222_fu_4446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs222_reg_7667 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs223_fu_4470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs223_reg_7672 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs224_fu_4476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs224_reg_7677 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs225_fu_4500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs225_reg_7682 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs226_fu_4506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs226_reg_7687 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs227_fu_4530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs227_reg_7692 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs228_fu_4536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs228_reg_7697 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs229_fu_4560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs229_reg_7702 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs230_fu_4566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs230_reg_7707 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs231_fu_4590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs231_reg_7712 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs232_fu_4596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs232_reg_7717 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs233_fu_4620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs233_reg_7722 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs234_fu_4626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs234_reg_7727 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs235_fu_4650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs235_reg_7732 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs236_fu_4656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs236_reg_7737 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs237_fu_4680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs237_reg_7742 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs238_fu_4686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs238_reg_7747 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs239_fu_4710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs239_reg_7752 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs240_fu_4716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs240_reg_7757 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs241_fu_4740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs241_reg_7762 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs242_fu_4746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs242_reg_7767 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs243_fu_4770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs243_reg_7772 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs244_fu_4776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs244_reg_7777 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs245_fu_4800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs245_reg_7782 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs246_fu_4806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs246_reg_7787 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs247_fu_4830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs247_reg_7792 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs248_fu_4836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs248_reg_7797 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs249_fu_4860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs249_reg_7802 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs250_fu_4866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs250_reg_7807 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs251_fu_4890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs251_reg_7812 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs252_fu_4896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs252_reg_7817 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs253_fu_4920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs253_reg_7822 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs254_fu_4926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs254_reg_7827 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs255_fu_4950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs255_reg_7832 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs256_fu_4956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs256_reg_7837 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_7842 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_7847 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_7852 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_7857 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_7862 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_7867 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_7872 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_7877 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_7882 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_7887 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_7892 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_reg_7897 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_7902 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_reg_7907 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_7912 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_reg_7917 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_7922 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_7927 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_7932 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_7937 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_7942 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_reg_7947 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_reg_7952 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_reg_7957 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_reg_7962 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_reg_7967 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_reg_7972 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_reg_7977 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_reg_7982 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_reg_7987 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_reg_7992 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_reg_7997 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_reg_8002 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_reg_8007 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_reg_8012 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_reg_8017 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_reg_8022 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_reg_8027 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_reg_8032 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_reg_8037 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_reg_8042 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_reg_8047 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_reg_8052 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_reg_8057 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_8062 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_reg_8067 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_8072 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_reg_8077 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_reg_8082 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_reg_8087 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_reg_8092 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_reg_8097 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_reg_8102 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_reg_8107 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_reg_8112 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_reg_8117 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_reg_8122 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_reg_8127 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_reg_8132 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_reg_8137 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_reg_8142 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_reg_8147 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_reg_8152 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_190_reg_8157 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1826_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_8162 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_1831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_1_reg_8167 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1836_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_2_reg_8172 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_3_reg_8177 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1846_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_4_reg_8182 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_5_reg_8187 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_6_reg_8192 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_7_reg_8197 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_8_reg_8202 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1871_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_9_reg_8207 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1876_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_s_reg_8212 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_10_reg_8217 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_11_reg_8222 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1891_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_12_reg_8227 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_13_reg_8232 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_14_reg_8237 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_15_reg_8242 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_16_reg_8247 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_17_reg_8252 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_18_reg_8257 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1926_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_19_reg_8262 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_20_reg_8267 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_21_reg_8272 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1941_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_22_reg_8277 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_23_reg_8282 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1951_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_24_reg_8287 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_25_reg_8292 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1961_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_26_reg_8297 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_27_reg_8302 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_28_reg_8307 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_29_reg_8312 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1981_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_30_reg_8317 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1986_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_31_reg_8322 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_32_reg_8327 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_33_reg_8332 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2001_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_34_reg_8337 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2006_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_35_reg_8342 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2011_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_36_reg_8347 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_37_reg_8352 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2021_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_38_reg_8357 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2026_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_39_reg_8362 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_40_reg_8367 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_41_reg_8372 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2041_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_42_reg_8377 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_43_reg_8382 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_44_reg_8387 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2056_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_45_reg_8392 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2061_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_46_reg_8397 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2066_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_47_reg_8402 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2071_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_48_reg_8407 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_49_reg_8412 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2081_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_50_reg_8417 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_51_reg_8422 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2091_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_52_reg_8427 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_53_reg_8432 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_54_reg_8437 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2106_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_55_reg_8442 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_56_reg_8447 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_57_reg_8452 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2121_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_58_reg_8457 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_59_reg_8462 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_60_reg_8467 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_61_reg_8472 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2141_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_62_reg_8477 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_fu_4971_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_reg_8482 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal inv_sum_1_fu_4988_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_1_reg_8487 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_2_fu_5005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_2_reg_8492 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_3_fu_5022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_3_reg_8497 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_4_fu_5039_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_4_reg_8502 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_5_fu_5056_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_5_reg_8507 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_6_fu_5073_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_6_reg_8512 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_7_fu_5090_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_7_reg_8517 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_8_fu_5107_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_8_reg_8522 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_9_fu_5124_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_9_reg_8527 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_10_fu_5141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_10_reg_8532 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_11_fu_5158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_11_reg_8537 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_12_fu_5175_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_12_reg_8542 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_13_fu_5192_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_13_reg_8547 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_14_fu_5209_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_14_reg_8552 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_15_fu_5226_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_15_reg_8557 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_16_fu_5243_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_16_reg_8562 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_17_fu_5260_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_17_reg_8567 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_18_fu_5277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_18_reg_8572 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_19_fu_5294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_19_reg_8577 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_20_fu_5311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_20_reg_8582 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_21_fu_5328_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_21_reg_8587 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_22_fu_5345_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_22_reg_8592 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_23_fu_5362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_23_reg_8597 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_24_fu_5379_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_24_reg_8602 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_25_fu_5396_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_25_reg_8607 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_26_fu_5413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_26_reg_8612 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_27_fu_5430_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_27_reg_8617 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_28_fu_5447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_28_reg_8622 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_29_fu_5464_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_29_reg_8627 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_30_fu_5481_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_30_reg_8632 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_31_fu_5498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_31_reg_8637 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_32_fu_5515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_32_reg_8642 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_33_fu_5532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_33_reg_8647 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_34_fu_5549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_34_reg_8652 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_35_fu_5566_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_35_reg_8657 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_36_fu_5583_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_36_reg_8662 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_37_fu_5600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_37_reg_8667 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_38_fu_5617_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_38_reg_8672 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_39_fu_5634_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_39_reg_8677 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_40_fu_5651_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_40_reg_8682 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_41_fu_5668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_41_reg_8687 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_42_fu_5685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_42_reg_8692 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_43_fu_5702_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_43_reg_8697 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_44_fu_5719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_44_reg_8702 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_45_fu_5736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_45_reg_8707 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_46_fu_5753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_46_reg_8712 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_47_fu_5770_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_47_reg_8717 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_48_fu_5787_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_48_reg_8722 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_49_fu_5804_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_49_reg_8727 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_50_fu_5821_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_50_reg_8732 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_51_fu_5838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_51_reg_8737 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_52_fu_5855_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_52_reg_8742 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_53_fu_5872_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_53_reg_8747 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_54_fu_5889_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_54_reg_8752 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_55_fu_5906_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_55_reg_8757 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_56_fu_5923_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_56_reg_8762 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_57_fu_5940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_57_reg_8767 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_58_fu_5957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_58_reg_8772 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_59_fu_5974_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_59_reg_8777 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_60_fu_5991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_60_reg_8782 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_61_fu_6008_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_61_reg_8787 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_62_fu_6025_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_62_reg_8792 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_63_fu_6042_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_63_reg_8797 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_ce0 : STD_LOGIC;
    signal exp_buf_we0 : STD_LOGIC;
    signal exp_buf_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_1_ce0 : STD_LOGIC;
    signal exp_buf_1_we0 : STD_LOGIC;
    signal exp_buf_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_2_ce0 : STD_LOGIC;
    signal exp_buf_2_we0 : STD_LOGIC;
    signal exp_buf_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_3_ce0 : STD_LOGIC;
    signal exp_buf_3_we0 : STD_LOGIC;
    signal exp_buf_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_4_ce0 : STD_LOGIC;
    signal exp_buf_4_we0 : STD_LOGIC;
    signal exp_buf_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_5_ce0 : STD_LOGIC;
    signal exp_buf_5_we0 : STD_LOGIC;
    signal exp_buf_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_6_ce0 : STD_LOGIC;
    signal exp_buf_6_we0 : STD_LOGIC;
    signal exp_buf_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_7_ce0 : STD_LOGIC;
    signal exp_buf_7_we0 : STD_LOGIC;
    signal exp_buf_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_8_ce0 : STD_LOGIC;
    signal exp_buf_8_we0 : STD_LOGIC;
    signal exp_buf_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_9_ce0 : STD_LOGIC;
    signal exp_buf_9_we0 : STD_LOGIC;
    signal exp_buf_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_10_ce0 : STD_LOGIC;
    signal exp_buf_10_we0 : STD_LOGIC;
    signal exp_buf_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_11_ce0 : STD_LOGIC;
    signal exp_buf_11_we0 : STD_LOGIC;
    signal exp_buf_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_12_ce0 : STD_LOGIC;
    signal exp_buf_12_we0 : STD_LOGIC;
    signal exp_buf_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_13_ce0 : STD_LOGIC;
    signal exp_buf_13_we0 : STD_LOGIC;
    signal exp_buf_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_14_ce0 : STD_LOGIC;
    signal exp_buf_14_we0 : STD_LOGIC;
    signal exp_buf_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_15_ce0 : STD_LOGIC;
    signal exp_buf_15_we0 : STD_LOGIC;
    signal exp_buf_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_16_ce0 : STD_LOGIC;
    signal exp_buf_16_we0 : STD_LOGIC;
    signal exp_buf_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_17_ce0 : STD_LOGIC;
    signal exp_buf_17_we0 : STD_LOGIC;
    signal exp_buf_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_18_ce0 : STD_LOGIC;
    signal exp_buf_18_we0 : STD_LOGIC;
    signal exp_buf_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_19_ce0 : STD_LOGIC;
    signal exp_buf_19_we0 : STD_LOGIC;
    signal exp_buf_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_20_ce0 : STD_LOGIC;
    signal exp_buf_20_we0 : STD_LOGIC;
    signal exp_buf_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_21_ce0 : STD_LOGIC;
    signal exp_buf_21_we0 : STD_LOGIC;
    signal exp_buf_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_22_ce0 : STD_LOGIC;
    signal exp_buf_22_we0 : STD_LOGIC;
    signal exp_buf_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_23_ce0 : STD_LOGIC;
    signal exp_buf_23_we0 : STD_LOGIC;
    signal exp_buf_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_24_ce0 : STD_LOGIC;
    signal exp_buf_24_we0 : STD_LOGIC;
    signal exp_buf_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_25_ce0 : STD_LOGIC;
    signal exp_buf_25_we0 : STD_LOGIC;
    signal exp_buf_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_26_ce0 : STD_LOGIC;
    signal exp_buf_26_we0 : STD_LOGIC;
    signal exp_buf_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_27_ce0 : STD_LOGIC;
    signal exp_buf_27_we0 : STD_LOGIC;
    signal exp_buf_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_28_ce0 : STD_LOGIC;
    signal exp_buf_28_we0 : STD_LOGIC;
    signal exp_buf_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_29_ce0 : STD_LOGIC;
    signal exp_buf_29_we0 : STD_LOGIC;
    signal exp_buf_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_30_ce0 : STD_LOGIC;
    signal exp_buf_30_we0 : STD_LOGIC;
    signal exp_buf_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_31_ce0 : STD_LOGIC;
    signal exp_buf_31_we0 : STD_LOGIC;
    signal exp_buf_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_32_ce0 : STD_LOGIC;
    signal exp_buf_32_we0 : STD_LOGIC;
    signal exp_buf_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_33_ce0 : STD_LOGIC;
    signal exp_buf_33_we0 : STD_LOGIC;
    signal exp_buf_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_34_ce0 : STD_LOGIC;
    signal exp_buf_34_we0 : STD_LOGIC;
    signal exp_buf_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_35_ce0 : STD_LOGIC;
    signal exp_buf_35_we0 : STD_LOGIC;
    signal exp_buf_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_36_ce0 : STD_LOGIC;
    signal exp_buf_36_we0 : STD_LOGIC;
    signal exp_buf_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_37_ce0 : STD_LOGIC;
    signal exp_buf_37_we0 : STD_LOGIC;
    signal exp_buf_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_38_ce0 : STD_LOGIC;
    signal exp_buf_38_we0 : STD_LOGIC;
    signal exp_buf_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_39_ce0 : STD_LOGIC;
    signal exp_buf_39_we0 : STD_LOGIC;
    signal exp_buf_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_40_ce0 : STD_LOGIC;
    signal exp_buf_40_we0 : STD_LOGIC;
    signal exp_buf_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_41_ce0 : STD_LOGIC;
    signal exp_buf_41_we0 : STD_LOGIC;
    signal exp_buf_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_42_ce0 : STD_LOGIC;
    signal exp_buf_42_we0 : STD_LOGIC;
    signal exp_buf_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_43_ce0 : STD_LOGIC;
    signal exp_buf_43_we0 : STD_LOGIC;
    signal exp_buf_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_44_ce0 : STD_LOGIC;
    signal exp_buf_44_we0 : STD_LOGIC;
    signal exp_buf_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_45_ce0 : STD_LOGIC;
    signal exp_buf_45_we0 : STD_LOGIC;
    signal exp_buf_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_46_ce0 : STD_LOGIC;
    signal exp_buf_46_we0 : STD_LOGIC;
    signal exp_buf_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_47_ce0 : STD_LOGIC;
    signal exp_buf_47_we0 : STD_LOGIC;
    signal exp_buf_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_48_ce0 : STD_LOGIC;
    signal exp_buf_48_we0 : STD_LOGIC;
    signal exp_buf_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_49_ce0 : STD_LOGIC;
    signal exp_buf_49_we0 : STD_LOGIC;
    signal exp_buf_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_50_ce0 : STD_LOGIC;
    signal exp_buf_50_we0 : STD_LOGIC;
    signal exp_buf_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_51_ce0 : STD_LOGIC;
    signal exp_buf_51_we0 : STD_LOGIC;
    signal exp_buf_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_52_ce0 : STD_LOGIC;
    signal exp_buf_52_we0 : STD_LOGIC;
    signal exp_buf_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_53_ce0 : STD_LOGIC;
    signal exp_buf_53_we0 : STD_LOGIC;
    signal exp_buf_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_54_ce0 : STD_LOGIC;
    signal exp_buf_54_we0 : STD_LOGIC;
    signal exp_buf_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_55_ce0 : STD_LOGIC;
    signal exp_buf_55_we0 : STD_LOGIC;
    signal exp_buf_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_56_ce0 : STD_LOGIC;
    signal exp_buf_56_we0 : STD_LOGIC;
    signal exp_buf_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_57_ce0 : STD_LOGIC;
    signal exp_buf_57_we0 : STD_LOGIC;
    signal exp_buf_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_58_ce0 : STD_LOGIC;
    signal exp_buf_58_we0 : STD_LOGIC;
    signal exp_buf_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_59_ce0 : STD_LOGIC;
    signal exp_buf_59_we0 : STD_LOGIC;
    signal exp_buf_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_60_ce0 : STD_LOGIC;
    signal exp_buf_60_we0 : STD_LOGIC;
    signal exp_buf_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_61_ce0 : STD_LOGIC;
    signal exp_buf_61_we0 : STD_LOGIC;
    signal exp_buf_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_62_ce0 : STD_LOGIC;
    signal exp_buf_62_we0 : STD_LOGIC;
    signal exp_buf_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_buf_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_buf_63_ce0 : STD_LOGIC;
    signal exp_buf_63_we0 : STD_LOGIC;
    signal exp_buf_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out1_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out2_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out3_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out4_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out5_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out6_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out7_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out8_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out9_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out10_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out11_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out12_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out13_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out14_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out15_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out16_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out17_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out18_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out19_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out20_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out21_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out22_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out23_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out24_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out25_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out26_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out27_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out28_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out29_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out30_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out31_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out32_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out33_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out34_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out35_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out36_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out37_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out38_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out39_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out40_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out41_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out42_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out43_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out44_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out45_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out46_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out47_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out48_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out49_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out50_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out51_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out52_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out53_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out54_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out55_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out56_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out57_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out58_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out59_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out60_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out61_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out62_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out63_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal p_to_int_fu_3042_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_3046_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_3056_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int5_fu_3072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_3076_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_165_fu_3086_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int7_fu_3102_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_3106_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_168_fu_3116_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int9_fu_3132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_3136_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_171_fu_3146_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int11_fu_3162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_3166_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_174_fu_3176_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int13_fu_3192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_3196_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_177_fu_3206_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int15_fu_3222_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_fu_3226_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_180_fu_3236_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int17_fu_3252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_fu_3256_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_183_fu_3266_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int19_fu_3282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_fu_3286_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_186_fu_3296_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int21_fu_3312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_fu_3316_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_189_fu_3326_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int23_fu_3342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_fu_3346_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_192_fu_3356_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int25_fu_3372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_3376_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_195_fu_3386_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int27_fu_3402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_87_fu_3406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_198_fu_3416_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int29_fu_3432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_fu_3436_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_201_fu_3446_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int31_fu_3462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_fu_3466_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_204_fu_3476_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int33_fu_3492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_93_fu_3496_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_207_fu_3506_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int35_fu_3522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_3526_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_210_fu_3536_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int37_fu_3552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_3556_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_213_fu_3566_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int39_fu_3582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_fu_3586_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_216_fu_3596_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int41_fu_3612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_fu_3616_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_219_fu_3626_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int43_fu_3642_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_fu_3646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_222_fu_3656_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int45_fu_3672_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_fu_3676_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_225_fu_3686_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int47_fu_3702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_fu_3706_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_228_fu_3716_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int49_fu_3732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_fu_3736_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_231_fu_3746_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int51_fu_3762_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_fu_3766_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_234_fu_3776_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int53_fu_3792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_113_fu_3796_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_237_fu_3806_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int55_fu_3822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_115_fu_3826_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_240_fu_3836_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int57_fu_3852_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_117_fu_3856_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_243_fu_3866_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int59_fu_3882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_fu_3886_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_246_fu_3896_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int61_fu_3912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_fu_3916_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_249_fu_3926_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int63_fu_3942_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_123_fu_3946_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_252_fu_3956_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int65_fu_3972_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_125_fu_3976_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_255_fu_3986_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int67_fu_4002_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_fu_4006_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_258_fu_4016_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int69_fu_4032_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_129_fu_4036_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_261_fu_4046_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int71_fu_4062_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_fu_4066_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_264_fu_4076_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int73_fu_4092_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_133_fu_4096_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_267_fu_4106_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int75_fu_4122_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_fu_4126_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_270_fu_4136_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int77_fu_4152_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_fu_4156_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_273_fu_4166_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int79_fu_4182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_fu_4186_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_276_fu_4196_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int81_fu_4212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_fu_4216_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_279_fu_4226_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int83_fu_4242_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_fu_4246_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_282_fu_4256_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int85_fu_4272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_fu_4276_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_285_fu_4286_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int87_fu_4302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_fu_4306_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_288_fu_4316_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int89_fu_4332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_fu_4336_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_291_fu_4346_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int91_fu_4362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_fu_4366_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_294_fu_4376_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int93_fu_4392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_fu_4396_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_297_fu_4406_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int95_fu_4422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_fu_4426_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_300_fu_4436_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int97_fu_4452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_157_fu_4456_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_303_fu_4466_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int99_fu_4482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_159_fu_4486_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_306_fu_4496_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int101_fu_4512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_161_fu_4516_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_309_fu_4526_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int103_fu_4542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_163_fu_4546_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_312_fu_4556_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int105_fu_4572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_165_fu_4576_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_315_fu_4586_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int107_fu_4602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_167_fu_4606_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_318_fu_4616_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int109_fu_4632_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_169_fu_4636_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_321_fu_4646_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int111_fu_4662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_171_fu_4666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_324_fu_4676_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int113_fu_4692_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_173_fu_4696_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_327_fu_4706_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int115_fu_4722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_fu_4726_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_330_fu_4736_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int117_fu_4752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_fu_4756_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_333_fu_4766_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int119_fu_4782_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_179_fu_4786_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_336_fu_4796_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int121_fu_4812_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_181_fu_4816_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_339_fu_4826_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int123_fu_4842_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_fu_4846_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_342_fu_4856_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int125_fu_4872_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_185_fu_4876_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_345_fu_4886_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int127_fu_4902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_187_fu_4906_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_348_fu_4916_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_to_int129_fu_4932_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_189_fu_4936_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_351_fu_4946_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal empty_163_fu_4962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_164_fu_4966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_166_fu_4979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_167_fu_4983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_169_fu_4996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_170_fu_5000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_172_fu_5013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_173_fu_5017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_175_fu_5030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_176_fu_5034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_178_fu_5047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_179_fu_5051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_181_fu_5064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_182_fu_5068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_184_fu_5081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_185_fu_5085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_187_fu_5098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_188_fu_5102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_190_fu_5115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_191_fu_5119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_193_fu_5132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_194_fu_5136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_196_fu_5149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_197_fu_5153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_199_fu_5166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_200_fu_5170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_202_fu_5183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_203_fu_5187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_205_fu_5200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_206_fu_5204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_208_fu_5217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_209_fu_5221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_211_fu_5234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_212_fu_5238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_214_fu_5251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_215_fu_5255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_217_fu_5268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_218_fu_5272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_220_fu_5285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_221_fu_5289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_223_fu_5302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_224_fu_5306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_226_fu_5319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_227_fu_5323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_229_fu_5336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_230_fu_5340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_232_fu_5353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_233_fu_5357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_235_fu_5370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_236_fu_5374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_238_fu_5387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_239_fu_5391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_241_fu_5404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_242_fu_5408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_244_fu_5421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_245_fu_5425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_247_fu_5438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_248_fu_5442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_250_fu_5455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_251_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_253_fu_5472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_254_fu_5476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_256_fu_5489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_257_fu_5493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_259_fu_5506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_260_fu_5510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_262_fu_5523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_263_fu_5527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_265_fu_5540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_266_fu_5544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_268_fu_5557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_269_fu_5561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_271_fu_5574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_272_fu_5578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_274_fu_5591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_275_fu_5595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_277_fu_5608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_278_fu_5612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_280_fu_5625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_281_fu_5629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_283_fu_5642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_284_fu_5646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_286_fu_5659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_287_fu_5663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_289_fu_5676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_290_fu_5680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_292_fu_5693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_293_fu_5697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_295_fu_5710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_296_fu_5714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_298_fu_5727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_299_fu_5731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_301_fu_5744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_302_fu_5748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_304_fu_5761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_305_fu_5765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_307_fu_5778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_308_fu_5782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_310_fu_5795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_311_fu_5799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_313_fu_5812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_314_fu_5816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_316_fu_5829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_317_fu_5833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_319_fu_5846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_320_fu_5850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_322_fu_5863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_323_fu_5867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_325_fu_5880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_326_fu_5884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_328_fu_5897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_329_fu_5901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_331_fu_5914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_332_fu_5918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_334_fu_5931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_335_fu_5935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_337_fu_5948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_338_fu_5952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_340_fu_5965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_341_fu_5969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_343_fu_5982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_344_fu_5986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_346_fu_5999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_347_fu_6003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_349_fu_6016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_350_fu_6020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_352_fu_6033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_353_fu_6037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC );
    end component;


    component activation_accelerator_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload253 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_ce0 : OUT STD_LOGIC;
        exp_buf_we0 : OUT STD_LOGIC;
        exp_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload252 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_1_ce0 : OUT STD_LOGIC;
        exp_buf_1_we0 : OUT STD_LOGIC;
        exp_buf_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload251 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_2_ce0 : OUT STD_LOGIC;
        exp_buf_2_we0 : OUT STD_LOGIC;
        exp_buf_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload250 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_3_ce0 : OUT STD_LOGIC;
        exp_buf_3_we0 : OUT STD_LOGIC;
        exp_buf_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload249 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_4_ce0 : OUT STD_LOGIC;
        exp_buf_4_we0 : OUT STD_LOGIC;
        exp_buf_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload248 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_5_ce0 : OUT STD_LOGIC;
        exp_buf_5_we0 : OUT STD_LOGIC;
        exp_buf_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload247 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_6_ce0 : OUT STD_LOGIC;
        exp_buf_6_we0 : OUT STD_LOGIC;
        exp_buf_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload246 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_7_ce0 : OUT STD_LOGIC;
        exp_buf_7_we0 : OUT STD_LOGIC;
        exp_buf_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload245 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_8_ce0 : OUT STD_LOGIC;
        exp_buf_8_we0 : OUT STD_LOGIC;
        exp_buf_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload244 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_9_ce0 : OUT STD_LOGIC;
        exp_buf_9_we0 : OUT STD_LOGIC;
        exp_buf_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload243 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_10_ce0 : OUT STD_LOGIC;
        exp_buf_10_we0 : OUT STD_LOGIC;
        exp_buf_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload242 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_11_ce0 : OUT STD_LOGIC;
        exp_buf_11_we0 : OUT STD_LOGIC;
        exp_buf_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload241 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_12_ce0 : OUT STD_LOGIC;
        exp_buf_12_we0 : OUT STD_LOGIC;
        exp_buf_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload240 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_13_ce0 : OUT STD_LOGIC;
        exp_buf_13_we0 : OUT STD_LOGIC;
        exp_buf_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload239 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_14_ce0 : OUT STD_LOGIC;
        exp_buf_14_we0 : OUT STD_LOGIC;
        exp_buf_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload238 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_15_ce0 : OUT STD_LOGIC;
        exp_buf_15_we0 : OUT STD_LOGIC;
        exp_buf_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload237 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_16_ce0 : OUT STD_LOGIC;
        exp_buf_16_we0 : OUT STD_LOGIC;
        exp_buf_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload236 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_17_ce0 : OUT STD_LOGIC;
        exp_buf_17_we0 : OUT STD_LOGIC;
        exp_buf_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload235 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_18_ce0 : OUT STD_LOGIC;
        exp_buf_18_we0 : OUT STD_LOGIC;
        exp_buf_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload234 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_19_ce0 : OUT STD_LOGIC;
        exp_buf_19_we0 : OUT STD_LOGIC;
        exp_buf_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload233 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_20_ce0 : OUT STD_LOGIC;
        exp_buf_20_we0 : OUT STD_LOGIC;
        exp_buf_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload232 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_21_ce0 : OUT STD_LOGIC;
        exp_buf_21_we0 : OUT STD_LOGIC;
        exp_buf_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload231 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_22_ce0 : OUT STD_LOGIC;
        exp_buf_22_we0 : OUT STD_LOGIC;
        exp_buf_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload230 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_23_ce0 : OUT STD_LOGIC;
        exp_buf_23_we0 : OUT STD_LOGIC;
        exp_buf_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload229 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_24_ce0 : OUT STD_LOGIC;
        exp_buf_24_we0 : OUT STD_LOGIC;
        exp_buf_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload228 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_25_ce0 : OUT STD_LOGIC;
        exp_buf_25_we0 : OUT STD_LOGIC;
        exp_buf_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload227 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_26_ce0 : OUT STD_LOGIC;
        exp_buf_26_we0 : OUT STD_LOGIC;
        exp_buf_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload226 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_27_ce0 : OUT STD_LOGIC;
        exp_buf_27_we0 : OUT STD_LOGIC;
        exp_buf_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload225 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_28_ce0 : OUT STD_LOGIC;
        exp_buf_28_we0 : OUT STD_LOGIC;
        exp_buf_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload224 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_29_ce0 : OUT STD_LOGIC;
        exp_buf_29_we0 : OUT STD_LOGIC;
        exp_buf_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload223 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_30_ce0 : OUT STD_LOGIC;
        exp_buf_30_we0 : OUT STD_LOGIC;
        exp_buf_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload222 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_31_ce0 : OUT STD_LOGIC;
        exp_buf_31_we0 : OUT STD_LOGIC;
        exp_buf_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_32_ce0 : OUT STD_LOGIC;
        x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload221 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_32_ce0 : OUT STD_LOGIC;
        exp_buf_32_we0 : OUT STD_LOGIC;
        exp_buf_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_33_ce0 : OUT STD_LOGIC;
        x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload220 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_33_ce0 : OUT STD_LOGIC;
        exp_buf_33_we0 : OUT STD_LOGIC;
        exp_buf_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_34_ce0 : OUT STD_LOGIC;
        x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload219 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_34_ce0 : OUT STD_LOGIC;
        exp_buf_34_we0 : OUT STD_LOGIC;
        exp_buf_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_35_ce0 : OUT STD_LOGIC;
        x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload218 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_35_ce0 : OUT STD_LOGIC;
        exp_buf_35_we0 : OUT STD_LOGIC;
        exp_buf_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_36_ce0 : OUT STD_LOGIC;
        x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload217 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_36_ce0 : OUT STD_LOGIC;
        exp_buf_36_we0 : OUT STD_LOGIC;
        exp_buf_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_37_ce0 : OUT STD_LOGIC;
        x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload216 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_37_ce0 : OUT STD_LOGIC;
        exp_buf_37_we0 : OUT STD_LOGIC;
        exp_buf_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_38_ce0 : OUT STD_LOGIC;
        x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload215 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_38_ce0 : OUT STD_LOGIC;
        exp_buf_38_we0 : OUT STD_LOGIC;
        exp_buf_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_39_ce0 : OUT STD_LOGIC;
        x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload214 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_39_ce0 : OUT STD_LOGIC;
        exp_buf_39_we0 : OUT STD_LOGIC;
        exp_buf_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_40_ce0 : OUT STD_LOGIC;
        x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload213 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_40_ce0 : OUT STD_LOGIC;
        exp_buf_40_we0 : OUT STD_LOGIC;
        exp_buf_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_41_ce0 : OUT STD_LOGIC;
        x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload212 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_41_ce0 : OUT STD_LOGIC;
        exp_buf_41_we0 : OUT STD_LOGIC;
        exp_buf_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_42_ce0 : OUT STD_LOGIC;
        x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload211 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_42_ce0 : OUT STD_LOGIC;
        exp_buf_42_we0 : OUT STD_LOGIC;
        exp_buf_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_43_ce0 : OUT STD_LOGIC;
        x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload210 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_43_ce0 : OUT STD_LOGIC;
        exp_buf_43_we0 : OUT STD_LOGIC;
        exp_buf_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_44_ce0 : OUT STD_LOGIC;
        x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload209 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_44_ce0 : OUT STD_LOGIC;
        exp_buf_44_we0 : OUT STD_LOGIC;
        exp_buf_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_45_ce0 : OUT STD_LOGIC;
        x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload208 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_45_ce0 : OUT STD_LOGIC;
        exp_buf_45_we0 : OUT STD_LOGIC;
        exp_buf_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_46_ce0 : OUT STD_LOGIC;
        x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload207 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_46_ce0 : OUT STD_LOGIC;
        exp_buf_46_we0 : OUT STD_LOGIC;
        exp_buf_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_47_ce0 : OUT STD_LOGIC;
        x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload206 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_47_ce0 : OUT STD_LOGIC;
        exp_buf_47_we0 : OUT STD_LOGIC;
        exp_buf_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_48_ce0 : OUT STD_LOGIC;
        x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload205 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_48_ce0 : OUT STD_LOGIC;
        exp_buf_48_we0 : OUT STD_LOGIC;
        exp_buf_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_49_ce0 : OUT STD_LOGIC;
        x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload204 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_49_ce0 : OUT STD_LOGIC;
        exp_buf_49_we0 : OUT STD_LOGIC;
        exp_buf_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_50_ce0 : OUT STD_LOGIC;
        x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload203 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_50_ce0 : OUT STD_LOGIC;
        exp_buf_50_we0 : OUT STD_LOGIC;
        exp_buf_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_51_ce0 : OUT STD_LOGIC;
        x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload202 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_51_ce0 : OUT STD_LOGIC;
        exp_buf_51_we0 : OUT STD_LOGIC;
        exp_buf_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_52_ce0 : OUT STD_LOGIC;
        x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload201 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_52_ce0 : OUT STD_LOGIC;
        exp_buf_52_we0 : OUT STD_LOGIC;
        exp_buf_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_53_ce0 : OUT STD_LOGIC;
        x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload200 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_53_ce0 : OUT STD_LOGIC;
        exp_buf_53_we0 : OUT STD_LOGIC;
        exp_buf_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_54_ce0 : OUT STD_LOGIC;
        x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload199 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_54_ce0 : OUT STD_LOGIC;
        exp_buf_54_we0 : OUT STD_LOGIC;
        exp_buf_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_55_ce0 : OUT STD_LOGIC;
        x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload198 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_55_ce0 : OUT STD_LOGIC;
        exp_buf_55_we0 : OUT STD_LOGIC;
        exp_buf_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_56_ce0 : OUT STD_LOGIC;
        x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload197 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_56_ce0 : OUT STD_LOGIC;
        exp_buf_56_we0 : OUT STD_LOGIC;
        exp_buf_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_57_ce0 : OUT STD_LOGIC;
        x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload196 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_57_ce0 : OUT STD_LOGIC;
        exp_buf_57_we0 : OUT STD_LOGIC;
        exp_buf_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_58_ce0 : OUT STD_LOGIC;
        x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload195 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_58_ce0 : OUT STD_LOGIC;
        exp_buf_58_we0 : OUT STD_LOGIC;
        exp_buf_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_59_ce0 : OUT STD_LOGIC;
        x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload194 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_59_ce0 : OUT STD_LOGIC;
        exp_buf_59_we0 : OUT STD_LOGIC;
        exp_buf_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_60_ce0 : OUT STD_LOGIC;
        x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload193 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_60_ce0 : OUT STD_LOGIC;
        exp_buf_60_we0 : OUT STD_LOGIC;
        exp_buf_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_61_ce0 : OUT STD_LOGIC;
        x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload192 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_61_ce0 : OUT STD_LOGIC;
        exp_buf_61_we0 : OUT STD_LOGIC;
        exp_buf_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_62_ce0 : OUT STD_LOGIC;
        x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload191 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_62_ce0 : OUT STD_LOGIC;
        exp_buf_62_we0 : OUT STD_LOGIC;
        exp_buf_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_63_ce0 : OUT STD_LOGIC;
        x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_63_ce0 : OUT STD_LOGIC;
        exp_buf_63_we0 : OUT STD_LOGIC;
        exp_buf_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC );
    end component;


    component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_ce0 : OUT STD_LOGIC;
        exp_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_1_ce0 : OUT STD_LOGIC;
        exp_buf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_2_ce0 : OUT STD_LOGIC;
        exp_buf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_3_ce0 : OUT STD_LOGIC;
        exp_buf_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_4_ce0 : OUT STD_LOGIC;
        exp_buf_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_5_ce0 : OUT STD_LOGIC;
        exp_buf_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_6_ce0 : OUT STD_LOGIC;
        exp_buf_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_7_ce0 : OUT STD_LOGIC;
        exp_buf_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_8_ce0 : OUT STD_LOGIC;
        exp_buf_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_9_ce0 : OUT STD_LOGIC;
        exp_buf_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_10_ce0 : OUT STD_LOGIC;
        exp_buf_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_11_ce0 : OUT STD_LOGIC;
        exp_buf_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_12_ce0 : OUT STD_LOGIC;
        exp_buf_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_13_ce0 : OUT STD_LOGIC;
        exp_buf_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_14_ce0 : OUT STD_LOGIC;
        exp_buf_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_15_ce0 : OUT STD_LOGIC;
        exp_buf_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_16_ce0 : OUT STD_LOGIC;
        exp_buf_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_17_ce0 : OUT STD_LOGIC;
        exp_buf_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_18_ce0 : OUT STD_LOGIC;
        exp_buf_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_19_ce0 : OUT STD_LOGIC;
        exp_buf_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_20_ce0 : OUT STD_LOGIC;
        exp_buf_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_21_ce0 : OUT STD_LOGIC;
        exp_buf_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_22_ce0 : OUT STD_LOGIC;
        exp_buf_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_23_ce0 : OUT STD_LOGIC;
        exp_buf_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_24_ce0 : OUT STD_LOGIC;
        exp_buf_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_25_ce0 : OUT STD_LOGIC;
        exp_buf_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_26_ce0 : OUT STD_LOGIC;
        exp_buf_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_27_ce0 : OUT STD_LOGIC;
        exp_buf_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_28_ce0 : OUT STD_LOGIC;
        exp_buf_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_29_ce0 : OUT STD_LOGIC;
        exp_buf_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_30_ce0 : OUT STD_LOGIC;
        exp_buf_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_31_ce0 : OUT STD_LOGIC;
        exp_buf_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_32_ce0 : OUT STD_LOGIC;
        exp_buf_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_32 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_33_ce0 : OUT STD_LOGIC;
        exp_buf_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_33 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_34_ce0 : OUT STD_LOGIC;
        exp_buf_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_34 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_35_ce0 : OUT STD_LOGIC;
        exp_buf_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_35 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_36_ce0 : OUT STD_LOGIC;
        exp_buf_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_36 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_37_ce0 : OUT STD_LOGIC;
        exp_buf_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_38_ce0 : OUT STD_LOGIC;
        exp_buf_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_39_ce0 : OUT STD_LOGIC;
        exp_buf_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_39 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_40_ce0 : OUT STD_LOGIC;
        exp_buf_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_40 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_41_ce0 : OUT STD_LOGIC;
        exp_buf_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_41 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_42_ce0 : OUT STD_LOGIC;
        exp_buf_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_42 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_43_ce0 : OUT STD_LOGIC;
        exp_buf_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_43 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_44_ce0 : OUT STD_LOGIC;
        exp_buf_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_44 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_45_ce0 : OUT STD_LOGIC;
        exp_buf_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_45 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_46_ce0 : OUT STD_LOGIC;
        exp_buf_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_46 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_47_ce0 : OUT STD_LOGIC;
        exp_buf_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_47 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_48_ce0 : OUT STD_LOGIC;
        exp_buf_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_48 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_49_ce0 : OUT STD_LOGIC;
        exp_buf_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_49 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_50_ce0 : OUT STD_LOGIC;
        exp_buf_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_50 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_51_ce0 : OUT STD_LOGIC;
        exp_buf_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_51 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_52_ce0 : OUT STD_LOGIC;
        exp_buf_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_52 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_53_ce0 : OUT STD_LOGIC;
        exp_buf_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_53 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_54_ce0 : OUT STD_LOGIC;
        exp_buf_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_54 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_55_ce0 : OUT STD_LOGIC;
        exp_buf_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_55 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_56_ce0 : OUT STD_LOGIC;
        exp_buf_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_56 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_57_ce0 : OUT STD_LOGIC;
        exp_buf_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_57 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_58_ce0 : OUT STD_LOGIC;
        exp_buf_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_58 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_59_ce0 : OUT STD_LOGIC;
        exp_buf_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_59 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_60_ce0 : OUT STD_LOGIC;
        exp_buf_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_60 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_61_ce0 : OUT STD_LOGIC;
        exp_buf_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_61 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_62_ce0 : OUT STD_LOGIC;
        exp_buf_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_62 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_buf_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_buf_63_ce0 : OUT STD_LOGIC;
        exp_buf_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    exp_buf_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_address0,
        ce0 => exp_buf_ce0,
        we0 => exp_buf_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_d0,
        q0 => exp_buf_q0);

    exp_buf_1_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_1_address0,
        ce0 => exp_buf_1_ce0,
        we0 => exp_buf_1_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_d0,
        q0 => exp_buf_1_q0);

    exp_buf_2_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_2_address0,
        ce0 => exp_buf_2_ce0,
        we0 => exp_buf_2_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_d0,
        q0 => exp_buf_2_q0);

    exp_buf_3_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_3_address0,
        ce0 => exp_buf_3_ce0,
        we0 => exp_buf_3_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_d0,
        q0 => exp_buf_3_q0);

    exp_buf_4_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_4_address0,
        ce0 => exp_buf_4_ce0,
        we0 => exp_buf_4_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_d0,
        q0 => exp_buf_4_q0);

    exp_buf_5_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_5_address0,
        ce0 => exp_buf_5_ce0,
        we0 => exp_buf_5_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_d0,
        q0 => exp_buf_5_q0);

    exp_buf_6_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_6_address0,
        ce0 => exp_buf_6_ce0,
        we0 => exp_buf_6_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_d0,
        q0 => exp_buf_6_q0);

    exp_buf_7_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_7_address0,
        ce0 => exp_buf_7_ce0,
        we0 => exp_buf_7_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_d0,
        q0 => exp_buf_7_q0);

    exp_buf_8_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_8_address0,
        ce0 => exp_buf_8_ce0,
        we0 => exp_buf_8_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_d0,
        q0 => exp_buf_8_q0);

    exp_buf_9_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_9_address0,
        ce0 => exp_buf_9_ce0,
        we0 => exp_buf_9_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_d0,
        q0 => exp_buf_9_q0);

    exp_buf_10_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_10_address0,
        ce0 => exp_buf_10_ce0,
        we0 => exp_buf_10_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_d0,
        q0 => exp_buf_10_q0);

    exp_buf_11_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_11_address0,
        ce0 => exp_buf_11_ce0,
        we0 => exp_buf_11_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_d0,
        q0 => exp_buf_11_q0);

    exp_buf_12_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_12_address0,
        ce0 => exp_buf_12_ce0,
        we0 => exp_buf_12_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_d0,
        q0 => exp_buf_12_q0);

    exp_buf_13_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_13_address0,
        ce0 => exp_buf_13_ce0,
        we0 => exp_buf_13_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_d0,
        q0 => exp_buf_13_q0);

    exp_buf_14_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_14_address0,
        ce0 => exp_buf_14_ce0,
        we0 => exp_buf_14_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_d0,
        q0 => exp_buf_14_q0);

    exp_buf_15_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_15_address0,
        ce0 => exp_buf_15_ce0,
        we0 => exp_buf_15_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_d0,
        q0 => exp_buf_15_q0);

    exp_buf_16_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_16_address0,
        ce0 => exp_buf_16_ce0,
        we0 => exp_buf_16_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_d0,
        q0 => exp_buf_16_q0);

    exp_buf_17_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_17_address0,
        ce0 => exp_buf_17_ce0,
        we0 => exp_buf_17_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_d0,
        q0 => exp_buf_17_q0);

    exp_buf_18_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_18_address0,
        ce0 => exp_buf_18_ce0,
        we0 => exp_buf_18_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_d0,
        q0 => exp_buf_18_q0);

    exp_buf_19_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_19_address0,
        ce0 => exp_buf_19_ce0,
        we0 => exp_buf_19_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_d0,
        q0 => exp_buf_19_q0);

    exp_buf_20_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_20_address0,
        ce0 => exp_buf_20_ce0,
        we0 => exp_buf_20_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_d0,
        q0 => exp_buf_20_q0);

    exp_buf_21_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_21_address0,
        ce0 => exp_buf_21_ce0,
        we0 => exp_buf_21_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_d0,
        q0 => exp_buf_21_q0);

    exp_buf_22_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_22_address0,
        ce0 => exp_buf_22_ce0,
        we0 => exp_buf_22_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_d0,
        q0 => exp_buf_22_q0);

    exp_buf_23_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_23_address0,
        ce0 => exp_buf_23_ce0,
        we0 => exp_buf_23_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_d0,
        q0 => exp_buf_23_q0);

    exp_buf_24_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_24_address0,
        ce0 => exp_buf_24_ce0,
        we0 => exp_buf_24_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_d0,
        q0 => exp_buf_24_q0);

    exp_buf_25_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_25_address0,
        ce0 => exp_buf_25_ce0,
        we0 => exp_buf_25_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_d0,
        q0 => exp_buf_25_q0);

    exp_buf_26_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_26_address0,
        ce0 => exp_buf_26_ce0,
        we0 => exp_buf_26_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_d0,
        q0 => exp_buf_26_q0);

    exp_buf_27_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_27_address0,
        ce0 => exp_buf_27_ce0,
        we0 => exp_buf_27_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_d0,
        q0 => exp_buf_27_q0);

    exp_buf_28_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_28_address0,
        ce0 => exp_buf_28_ce0,
        we0 => exp_buf_28_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_d0,
        q0 => exp_buf_28_q0);

    exp_buf_29_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_29_address0,
        ce0 => exp_buf_29_ce0,
        we0 => exp_buf_29_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_d0,
        q0 => exp_buf_29_q0);

    exp_buf_30_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_30_address0,
        ce0 => exp_buf_30_ce0,
        we0 => exp_buf_30_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_d0,
        q0 => exp_buf_30_q0);

    exp_buf_31_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_31_address0,
        ce0 => exp_buf_31_ce0,
        we0 => exp_buf_31_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_d0,
        q0 => exp_buf_31_q0);

    exp_buf_32_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_32_address0,
        ce0 => exp_buf_32_ce0,
        we0 => exp_buf_32_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_d0,
        q0 => exp_buf_32_q0);

    exp_buf_33_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_33_address0,
        ce0 => exp_buf_33_ce0,
        we0 => exp_buf_33_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_d0,
        q0 => exp_buf_33_q0);

    exp_buf_34_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_34_address0,
        ce0 => exp_buf_34_ce0,
        we0 => exp_buf_34_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_d0,
        q0 => exp_buf_34_q0);

    exp_buf_35_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_35_address0,
        ce0 => exp_buf_35_ce0,
        we0 => exp_buf_35_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_d0,
        q0 => exp_buf_35_q0);

    exp_buf_36_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_36_address0,
        ce0 => exp_buf_36_ce0,
        we0 => exp_buf_36_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_d0,
        q0 => exp_buf_36_q0);

    exp_buf_37_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_37_address0,
        ce0 => exp_buf_37_ce0,
        we0 => exp_buf_37_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_d0,
        q0 => exp_buf_37_q0);

    exp_buf_38_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_38_address0,
        ce0 => exp_buf_38_ce0,
        we0 => exp_buf_38_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_d0,
        q0 => exp_buf_38_q0);

    exp_buf_39_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_39_address0,
        ce0 => exp_buf_39_ce0,
        we0 => exp_buf_39_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_d0,
        q0 => exp_buf_39_q0);

    exp_buf_40_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_40_address0,
        ce0 => exp_buf_40_ce0,
        we0 => exp_buf_40_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_d0,
        q0 => exp_buf_40_q0);

    exp_buf_41_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_41_address0,
        ce0 => exp_buf_41_ce0,
        we0 => exp_buf_41_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_d0,
        q0 => exp_buf_41_q0);

    exp_buf_42_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_42_address0,
        ce0 => exp_buf_42_ce0,
        we0 => exp_buf_42_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_d0,
        q0 => exp_buf_42_q0);

    exp_buf_43_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_43_address0,
        ce0 => exp_buf_43_ce0,
        we0 => exp_buf_43_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_d0,
        q0 => exp_buf_43_q0);

    exp_buf_44_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_44_address0,
        ce0 => exp_buf_44_ce0,
        we0 => exp_buf_44_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_d0,
        q0 => exp_buf_44_q0);

    exp_buf_45_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_45_address0,
        ce0 => exp_buf_45_ce0,
        we0 => exp_buf_45_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_d0,
        q0 => exp_buf_45_q0);

    exp_buf_46_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_46_address0,
        ce0 => exp_buf_46_ce0,
        we0 => exp_buf_46_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_d0,
        q0 => exp_buf_46_q0);

    exp_buf_47_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_47_address0,
        ce0 => exp_buf_47_ce0,
        we0 => exp_buf_47_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_d0,
        q0 => exp_buf_47_q0);

    exp_buf_48_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_48_address0,
        ce0 => exp_buf_48_ce0,
        we0 => exp_buf_48_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_d0,
        q0 => exp_buf_48_q0);

    exp_buf_49_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_49_address0,
        ce0 => exp_buf_49_ce0,
        we0 => exp_buf_49_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_d0,
        q0 => exp_buf_49_q0);

    exp_buf_50_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_50_address0,
        ce0 => exp_buf_50_ce0,
        we0 => exp_buf_50_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_d0,
        q0 => exp_buf_50_q0);

    exp_buf_51_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_51_address0,
        ce0 => exp_buf_51_ce0,
        we0 => exp_buf_51_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_d0,
        q0 => exp_buf_51_q0);

    exp_buf_52_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_52_address0,
        ce0 => exp_buf_52_ce0,
        we0 => exp_buf_52_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_d0,
        q0 => exp_buf_52_q0);

    exp_buf_53_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_53_address0,
        ce0 => exp_buf_53_ce0,
        we0 => exp_buf_53_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_d0,
        q0 => exp_buf_53_q0);

    exp_buf_54_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_54_address0,
        ce0 => exp_buf_54_ce0,
        we0 => exp_buf_54_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_d0,
        q0 => exp_buf_54_q0);

    exp_buf_55_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_55_address0,
        ce0 => exp_buf_55_ce0,
        we0 => exp_buf_55_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_d0,
        q0 => exp_buf_55_q0);

    exp_buf_56_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_56_address0,
        ce0 => exp_buf_56_ce0,
        we0 => exp_buf_56_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_d0,
        q0 => exp_buf_56_q0);

    exp_buf_57_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_57_address0,
        ce0 => exp_buf_57_ce0,
        we0 => exp_buf_57_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_d0,
        q0 => exp_buf_57_q0);

    exp_buf_58_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_58_address0,
        ce0 => exp_buf_58_ce0,
        we0 => exp_buf_58_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_d0,
        q0 => exp_buf_58_q0);

    exp_buf_59_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_59_address0,
        ce0 => exp_buf_59_ce0,
        we0 => exp_buf_59_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_d0,
        q0 => exp_buf_59_q0);

    exp_buf_60_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_60_address0,
        ce0 => exp_buf_60_ce0,
        we0 => exp_buf_60_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_d0,
        q0 => exp_buf_60_q0);

    exp_buf_61_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_61_address0,
        ce0 => exp_buf_61_ce0,
        we0 => exp_buf_61_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_d0,
        q0 => exp_buf_61_q0);

    exp_buf_62_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_62_address0,
        ce0 => exp_buf_62_ce0,
        we0 => exp_buf_62_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_d0,
        q0 => exp_buf_62_q0);

    exp_buf_63_U : component activation_accelerator_float_safe_softmax3_64_768_s_exp_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_buf_63_address0,
        ce0 => exp_buf_63_ce0,
        we0 => exp_buf_63_we0,
        d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_d0,
        q0 => exp_buf_63_q0);

    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046 : component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start,
        ap_done => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_done,
        ap_idle => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_ready,
        x_0_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_address0,
        x_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_address0,
        x_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_address0,
        x_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_address0,
        x_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_address0,
        x_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_address0,
        x_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_address0,
        x_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_address0,
        x_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_address0,
        x_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_address0,
        x_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_address0,
        x_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_address0,
        x_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_address0,
        x_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_address0,
        x_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_address0,
        x_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_address0,
        x_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_ce0,
        x_16_q0 => x_16_q0,
        x_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_address0,
        x_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_ce0,
        x_17_q0 => x_17_q0,
        x_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_address0,
        x_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_ce0,
        x_18_q0 => x_18_q0,
        x_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_address0,
        x_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_ce0,
        x_19_q0 => x_19_q0,
        x_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_address0,
        x_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_ce0,
        x_20_q0 => x_20_q0,
        x_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_address0,
        x_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_ce0,
        x_21_q0 => x_21_q0,
        x_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_address0,
        x_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_ce0,
        x_22_q0 => x_22_q0,
        x_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_address0,
        x_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_ce0,
        x_23_q0 => x_23_q0,
        x_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_address0,
        x_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_ce0,
        x_24_q0 => x_24_q0,
        x_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_address0,
        x_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_ce0,
        x_25_q0 => x_25_q0,
        x_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_address0,
        x_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_ce0,
        x_26_q0 => x_26_q0,
        x_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_address0,
        x_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_ce0,
        x_27_q0 => x_27_q0,
        x_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_address0,
        x_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_ce0,
        x_28_q0 => x_28_q0,
        x_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_address0,
        x_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_ce0,
        x_29_q0 => x_29_q0,
        x_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_address0,
        x_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_ce0,
        x_30_q0 => x_30_q0,
        x_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_address0,
        x_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_ce0,
        x_31_q0 => x_31_q0,
        x_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_address0,
        x_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_ce0,
        x_32_q0 => x_32_q0,
        x_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_address0,
        x_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_ce0,
        x_33_q0 => x_33_q0,
        x_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_address0,
        x_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_ce0,
        x_34_q0 => x_34_q0,
        x_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_address0,
        x_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_ce0,
        x_35_q0 => x_35_q0,
        x_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_address0,
        x_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_ce0,
        x_36_q0 => x_36_q0,
        x_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_address0,
        x_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_ce0,
        x_37_q0 => x_37_q0,
        x_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_address0,
        x_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_ce0,
        x_38_q0 => x_38_q0,
        x_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_address0,
        x_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_ce0,
        x_39_q0 => x_39_q0,
        x_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_address0,
        x_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_ce0,
        x_40_q0 => x_40_q0,
        x_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_address0,
        x_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_ce0,
        x_41_q0 => x_41_q0,
        x_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_address0,
        x_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_ce0,
        x_42_q0 => x_42_q0,
        x_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_address0,
        x_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_ce0,
        x_43_q0 => x_43_q0,
        x_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_address0,
        x_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_ce0,
        x_44_q0 => x_44_q0,
        x_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_address0,
        x_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_ce0,
        x_45_q0 => x_45_q0,
        x_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_address0,
        x_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_ce0,
        x_46_q0 => x_46_q0,
        x_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_address0,
        x_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_ce0,
        x_47_q0 => x_47_q0,
        x_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_address0,
        x_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_ce0,
        x_48_q0 => x_48_q0,
        x_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_address0,
        x_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_ce0,
        x_49_q0 => x_49_q0,
        x_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_address0,
        x_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_ce0,
        x_50_q0 => x_50_q0,
        x_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_address0,
        x_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_ce0,
        x_51_q0 => x_51_q0,
        x_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_address0,
        x_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_ce0,
        x_52_q0 => x_52_q0,
        x_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_address0,
        x_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_ce0,
        x_53_q0 => x_53_q0,
        x_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_address0,
        x_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_ce0,
        x_54_q0 => x_54_q0,
        x_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_address0,
        x_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_ce0,
        x_55_q0 => x_55_q0,
        x_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_address0,
        x_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_ce0,
        x_56_q0 => x_56_q0,
        x_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_address0,
        x_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_ce0,
        x_57_q0 => x_57_q0,
        x_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_address0,
        x_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_ce0,
        x_58_q0 => x_58_q0,
        x_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_address0,
        x_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_ce0,
        x_59_q0 => x_59_q0,
        x_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_address0,
        x_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_ce0,
        x_60_q0 => x_60_q0,
        x_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_address0,
        x_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_ce0,
        x_61_q0 => x_61_q0,
        x_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_address0,
        x_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_ce0,
        x_62_q0 => x_62_q0,
        x_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_address0,
        x_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_ce0,
        x_63_q0 => x_63_q0,
        p_out => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out,
        p_out_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out_ap_vld,
        p_out1 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out1,
        p_out1_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out1_ap_vld,
        p_out2 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out2,
        p_out2_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out2_ap_vld,
        p_out3 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out3,
        p_out3_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out3_ap_vld,
        p_out4 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out4,
        p_out4_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out4_ap_vld,
        p_out5 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out5,
        p_out5_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out5_ap_vld,
        p_out6 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out6,
        p_out6_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out6_ap_vld,
        p_out7 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out7,
        p_out7_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out7_ap_vld,
        p_out8 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out8,
        p_out8_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out8_ap_vld,
        p_out9 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out9,
        p_out9_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out9_ap_vld,
        p_out10 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out10,
        p_out10_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out10_ap_vld,
        p_out11 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out11,
        p_out11_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out11_ap_vld,
        p_out12 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out12,
        p_out12_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out12_ap_vld,
        p_out13 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out13,
        p_out13_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out13_ap_vld,
        p_out14 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out14,
        p_out14_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out14_ap_vld,
        p_out15 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out15,
        p_out15_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out15_ap_vld,
        p_out16 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out16,
        p_out16_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out16_ap_vld,
        p_out17 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out17,
        p_out17_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out17_ap_vld,
        p_out18 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out18,
        p_out18_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out18_ap_vld,
        p_out19 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out19,
        p_out19_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out19_ap_vld,
        p_out20 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out20,
        p_out20_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out20_ap_vld,
        p_out21 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out21,
        p_out21_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out21_ap_vld,
        p_out22 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out22,
        p_out22_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out22_ap_vld,
        p_out23 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out23,
        p_out23_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out23_ap_vld,
        p_out24 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out24,
        p_out24_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out24_ap_vld,
        p_out25 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out25,
        p_out25_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out25_ap_vld,
        p_out26 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out26,
        p_out26_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out26_ap_vld,
        p_out27 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out27,
        p_out27_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out27_ap_vld,
        p_out28 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out28,
        p_out28_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out28_ap_vld,
        p_out29 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out29,
        p_out29_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out29_ap_vld,
        p_out30 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out30,
        p_out30_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out30_ap_vld,
        p_out31 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out31,
        p_out31_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out31_ap_vld,
        p_out32 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out32,
        p_out32_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out32_ap_vld,
        p_out33 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out33,
        p_out33_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out33_ap_vld,
        p_out34 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out34,
        p_out34_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out34_ap_vld,
        p_out35 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out35,
        p_out35_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out35_ap_vld,
        p_out36 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out36,
        p_out36_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out36_ap_vld,
        p_out37 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out37,
        p_out37_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out37_ap_vld,
        p_out38 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out38,
        p_out38_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out38_ap_vld,
        p_out39 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out39,
        p_out39_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out39_ap_vld,
        p_out40 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out40,
        p_out40_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out40_ap_vld,
        p_out41 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out41,
        p_out41_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out41_ap_vld,
        p_out42 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out42,
        p_out42_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out42_ap_vld,
        p_out43 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out43,
        p_out43_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out43_ap_vld,
        p_out44 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out44,
        p_out44_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out44_ap_vld,
        p_out45 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out45,
        p_out45_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out45_ap_vld,
        p_out46 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out46,
        p_out46_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out46_ap_vld,
        p_out47 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out47,
        p_out47_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out47_ap_vld,
        p_out48 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out48,
        p_out48_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out48_ap_vld,
        p_out49 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out49,
        p_out49_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out49_ap_vld,
        p_out50 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out50,
        p_out50_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out50_ap_vld,
        p_out51 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out51,
        p_out51_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out51_ap_vld,
        p_out52 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out52,
        p_out52_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out52_ap_vld,
        p_out53 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out53,
        p_out53_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out53_ap_vld,
        p_out54 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out54,
        p_out54_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out54_ap_vld,
        p_out55 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out55,
        p_out55_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out55_ap_vld,
        p_out56 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out56,
        p_out56_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out56_ap_vld,
        p_out57 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out57,
        p_out57_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out57_ap_vld,
        p_out58 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out58,
        p_out58_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out58_ap_vld,
        p_out59 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out59,
        p_out59_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out59_ap_vld,
        p_out60 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out60,
        p_out60_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out60_ap_vld,
        p_out61 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out61,
        p_out61_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out61_ap_vld,
        p_out62 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out62,
        p_out62_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out62_ap_vld,
        p_out63 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out63,
        p_out63_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out63_ap_vld);

    grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242 : component activation_accelerator_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start,
        ap_done => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_done,
        ap_idle => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_ready,
        x_0_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_ce0,
        x_0_q0 => x_0_q0,
        p_reload253 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out63,
        exp_buf_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_address0,
        exp_buf_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_ce0,
        exp_buf_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_we0,
        exp_buf_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_d0,
        x_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_address0,
        x_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_ce0,
        x_1_q0 => x_1_q0,
        p_reload252 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out62,
        exp_buf_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_address0,
        exp_buf_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_ce0,
        exp_buf_1_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_we0,
        exp_buf_1_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_d0,
        x_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_address0,
        x_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_ce0,
        x_2_q0 => x_2_q0,
        p_reload251 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out61,
        exp_buf_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_address0,
        exp_buf_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_ce0,
        exp_buf_2_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_we0,
        exp_buf_2_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_d0,
        x_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_address0,
        x_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_ce0,
        x_3_q0 => x_3_q0,
        p_reload250 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out60,
        exp_buf_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_address0,
        exp_buf_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_ce0,
        exp_buf_3_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_we0,
        exp_buf_3_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_d0,
        x_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_address0,
        x_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_ce0,
        x_4_q0 => x_4_q0,
        p_reload249 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out59,
        exp_buf_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_address0,
        exp_buf_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_ce0,
        exp_buf_4_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_we0,
        exp_buf_4_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_d0,
        x_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_address0,
        x_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_ce0,
        x_5_q0 => x_5_q0,
        p_reload248 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out58,
        exp_buf_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_address0,
        exp_buf_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_ce0,
        exp_buf_5_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_we0,
        exp_buf_5_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_d0,
        x_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_address0,
        x_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_ce0,
        x_6_q0 => x_6_q0,
        p_reload247 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out57,
        exp_buf_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_address0,
        exp_buf_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_ce0,
        exp_buf_6_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_we0,
        exp_buf_6_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_d0,
        x_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_address0,
        x_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_ce0,
        x_7_q0 => x_7_q0,
        p_reload246 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out56,
        exp_buf_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_address0,
        exp_buf_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_ce0,
        exp_buf_7_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_we0,
        exp_buf_7_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_d0,
        x_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_address0,
        x_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_ce0,
        x_8_q0 => x_8_q0,
        p_reload245 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out55,
        exp_buf_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_address0,
        exp_buf_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_ce0,
        exp_buf_8_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_we0,
        exp_buf_8_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_d0,
        x_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_address0,
        x_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_ce0,
        x_9_q0 => x_9_q0,
        p_reload244 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out54,
        exp_buf_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_address0,
        exp_buf_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_ce0,
        exp_buf_9_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_we0,
        exp_buf_9_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_d0,
        x_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_address0,
        x_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_ce0,
        x_10_q0 => x_10_q0,
        p_reload243 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out53,
        exp_buf_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_address0,
        exp_buf_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_ce0,
        exp_buf_10_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_we0,
        exp_buf_10_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_d0,
        x_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_address0,
        x_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_ce0,
        x_11_q0 => x_11_q0,
        p_reload242 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out52,
        exp_buf_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_address0,
        exp_buf_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_ce0,
        exp_buf_11_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_we0,
        exp_buf_11_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_d0,
        x_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_address0,
        x_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_ce0,
        x_12_q0 => x_12_q0,
        p_reload241 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out51,
        exp_buf_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_address0,
        exp_buf_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_ce0,
        exp_buf_12_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_we0,
        exp_buf_12_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_d0,
        x_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_address0,
        x_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_ce0,
        x_13_q0 => x_13_q0,
        p_reload240 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out50,
        exp_buf_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_address0,
        exp_buf_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_ce0,
        exp_buf_13_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_we0,
        exp_buf_13_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_d0,
        x_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_address0,
        x_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_ce0,
        x_14_q0 => x_14_q0,
        p_reload239 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out49,
        exp_buf_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_address0,
        exp_buf_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_ce0,
        exp_buf_14_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_we0,
        exp_buf_14_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_d0,
        x_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_address0,
        x_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_ce0,
        x_15_q0 => x_15_q0,
        p_reload238 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out48,
        exp_buf_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_address0,
        exp_buf_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_ce0,
        exp_buf_15_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_we0,
        exp_buf_15_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_d0,
        x_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_address0,
        x_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_ce0,
        x_16_q0 => x_16_q0,
        p_reload237 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out47,
        exp_buf_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_address0,
        exp_buf_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_ce0,
        exp_buf_16_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_we0,
        exp_buf_16_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_d0,
        x_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_address0,
        x_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_ce0,
        x_17_q0 => x_17_q0,
        p_reload236 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out46,
        exp_buf_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_address0,
        exp_buf_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_ce0,
        exp_buf_17_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_we0,
        exp_buf_17_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_d0,
        x_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_address0,
        x_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_ce0,
        x_18_q0 => x_18_q0,
        p_reload235 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out45,
        exp_buf_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_address0,
        exp_buf_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_ce0,
        exp_buf_18_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_we0,
        exp_buf_18_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_d0,
        x_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_address0,
        x_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_ce0,
        x_19_q0 => x_19_q0,
        p_reload234 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out44,
        exp_buf_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_address0,
        exp_buf_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_ce0,
        exp_buf_19_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_we0,
        exp_buf_19_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_d0,
        x_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_address0,
        x_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_ce0,
        x_20_q0 => x_20_q0,
        p_reload233 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out43,
        exp_buf_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_address0,
        exp_buf_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_ce0,
        exp_buf_20_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_we0,
        exp_buf_20_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_d0,
        x_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_address0,
        x_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_ce0,
        x_21_q0 => x_21_q0,
        p_reload232 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out42,
        exp_buf_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_address0,
        exp_buf_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_ce0,
        exp_buf_21_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_we0,
        exp_buf_21_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_d0,
        x_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_address0,
        x_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_ce0,
        x_22_q0 => x_22_q0,
        p_reload231 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out41,
        exp_buf_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_address0,
        exp_buf_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_ce0,
        exp_buf_22_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_we0,
        exp_buf_22_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_d0,
        x_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_address0,
        x_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_ce0,
        x_23_q0 => x_23_q0,
        p_reload230 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out40,
        exp_buf_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_address0,
        exp_buf_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_ce0,
        exp_buf_23_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_we0,
        exp_buf_23_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_d0,
        x_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_address0,
        x_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_ce0,
        x_24_q0 => x_24_q0,
        p_reload229 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out39,
        exp_buf_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_address0,
        exp_buf_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_ce0,
        exp_buf_24_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_we0,
        exp_buf_24_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_d0,
        x_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_address0,
        x_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_ce0,
        x_25_q0 => x_25_q0,
        p_reload228 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out38,
        exp_buf_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_address0,
        exp_buf_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_ce0,
        exp_buf_25_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_we0,
        exp_buf_25_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_d0,
        x_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_address0,
        x_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_ce0,
        x_26_q0 => x_26_q0,
        p_reload227 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out37,
        exp_buf_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_address0,
        exp_buf_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_ce0,
        exp_buf_26_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_we0,
        exp_buf_26_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_d0,
        x_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_address0,
        x_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_ce0,
        x_27_q0 => x_27_q0,
        p_reload226 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out36,
        exp_buf_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_address0,
        exp_buf_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_ce0,
        exp_buf_27_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_we0,
        exp_buf_27_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_d0,
        x_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_address0,
        x_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_ce0,
        x_28_q0 => x_28_q0,
        p_reload225 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out35,
        exp_buf_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_address0,
        exp_buf_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_ce0,
        exp_buf_28_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_we0,
        exp_buf_28_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_d0,
        x_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_address0,
        x_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_ce0,
        x_29_q0 => x_29_q0,
        p_reload224 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out34,
        exp_buf_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_address0,
        exp_buf_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_ce0,
        exp_buf_29_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_we0,
        exp_buf_29_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_d0,
        x_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_address0,
        x_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_ce0,
        x_30_q0 => x_30_q0,
        p_reload223 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out33,
        exp_buf_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_address0,
        exp_buf_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_ce0,
        exp_buf_30_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_we0,
        exp_buf_30_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_d0,
        x_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_address0,
        x_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_ce0,
        x_31_q0 => x_31_q0,
        p_reload222 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out32,
        exp_buf_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_address0,
        exp_buf_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_ce0,
        exp_buf_31_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_we0,
        exp_buf_31_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_d0,
        x_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_address0,
        x_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_ce0,
        x_32_q0 => x_32_q0,
        p_reload221 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out31,
        exp_buf_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_address0,
        exp_buf_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_ce0,
        exp_buf_32_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_we0,
        exp_buf_32_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_d0,
        x_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_address0,
        x_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_ce0,
        x_33_q0 => x_33_q0,
        p_reload220 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out30,
        exp_buf_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_address0,
        exp_buf_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_ce0,
        exp_buf_33_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_we0,
        exp_buf_33_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_d0,
        x_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_address0,
        x_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_ce0,
        x_34_q0 => x_34_q0,
        p_reload219 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out29,
        exp_buf_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_address0,
        exp_buf_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_ce0,
        exp_buf_34_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_we0,
        exp_buf_34_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_d0,
        x_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_address0,
        x_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_ce0,
        x_35_q0 => x_35_q0,
        p_reload218 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out28,
        exp_buf_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_address0,
        exp_buf_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_ce0,
        exp_buf_35_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_we0,
        exp_buf_35_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_d0,
        x_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_address0,
        x_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_ce0,
        x_36_q0 => x_36_q0,
        p_reload217 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out27,
        exp_buf_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_address0,
        exp_buf_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_ce0,
        exp_buf_36_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_we0,
        exp_buf_36_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_d0,
        x_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_address0,
        x_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_ce0,
        x_37_q0 => x_37_q0,
        p_reload216 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out26,
        exp_buf_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_address0,
        exp_buf_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_ce0,
        exp_buf_37_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_we0,
        exp_buf_37_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_d0,
        x_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_address0,
        x_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_ce0,
        x_38_q0 => x_38_q0,
        p_reload215 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out25,
        exp_buf_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_address0,
        exp_buf_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_ce0,
        exp_buf_38_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_we0,
        exp_buf_38_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_d0,
        x_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_address0,
        x_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_ce0,
        x_39_q0 => x_39_q0,
        p_reload214 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out24,
        exp_buf_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_address0,
        exp_buf_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_ce0,
        exp_buf_39_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_we0,
        exp_buf_39_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_d0,
        x_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_address0,
        x_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_ce0,
        x_40_q0 => x_40_q0,
        p_reload213 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out23,
        exp_buf_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_address0,
        exp_buf_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_ce0,
        exp_buf_40_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_we0,
        exp_buf_40_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_d0,
        x_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_address0,
        x_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_ce0,
        x_41_q0 => x_41_q0,
        p_reload212 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out22,
        exp_buf_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_address0,
        exp_buf_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_ce0,
        exp_buf_41_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_we0,
        exp_buf_41_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_d0,
        x_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_address0,
        x_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_ce0,
        x_42_q0 => x_42_q0,
        p_reload211 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out21,
        exp_buf_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_address0,
        exp_buf_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_ce0,
        exp_buf_42_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_we0,
        exp_buf_42_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_d0,
        x_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_address0,
        x_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_ce0,
        x_43_q0 => x_43_q0,
        p_reload210 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out20,
        exp_buf_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_address0,
        exp_buf_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_ce0,
        exp_buf_43_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_we0,
        exp_buf_43_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_d0,
        x_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_address0,
        x_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_ce0,
        x_44_q0 => x_44_q0,
        p_reload209 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out19,
        exp_buf_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_address0,
        exp_buf_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_ce0,
        exp_buf_44_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_we0,
        exp_buf_44_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_d0,
        x_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_address0,
        x_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_ce0,
        x_45_q0 => x_45_q0,
        p_reload208 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out18,
        exp_buf_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_address0,
        exp_buf_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_ce0,
        exp_buf_45_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_we0,
        exp_buf_45_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_d0,
        x_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_address0,
        x_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_ce0,
        x_46_q0 => x_46_q0,
        p_reload207 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out17,
        exp_buf_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_address0,
        exp_buf_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_ce0,
        exp_buf_46_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_we0,
        exp_buf_46_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_d0,
        x_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_address0,
        x_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_ce0,
        x_47_q0 => x_47_q0,
        p_reload206 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out16,
        exp_buf_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_address0,
        exp_buf_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_ce0,
        exp_buf_47_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_we0,
        exp_buf_47_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_d0,
        x_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_address0,
        x_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_ce0,
        x_48_q0 => x_48_q0,
        p_reload205 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out15,
        exp_buf_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_address0,
        exp_buf_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_ce0,
        exp_buf_48_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_we0,
        exp_buf_48_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_d0,
        x_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_address0,
        x_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_ce0,
        x_49_q0 => x_49_q0,
        p_reload204 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out14,
        exp_buf_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_address0,
        exp_buf_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_ce0,
        exp_buf_49_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_we0,
        exp_buf_49_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_d0,
        x_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_address0,
        x_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_ce0,
        x_50_q0 => x_50_q0,
        p_reload203 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out13,
        exp_buf_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_address0,
        exp_buf_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_ce0,
        exp_buf_50_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_we0,
        exp_buf_50_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_d0,
        x_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_address0,
        x_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_ce0,
        x_51_q0 => x_51_q0,
        p_reload202 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out12,
        exp_buf_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_address0,
        exp_buf_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_ce0,
        exp_buf_51_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_we0,
        exp_buf_51_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_d0,
        x_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_address0,
        x_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_ce0,
        x_52_q0 => x_52_q0,
        p_reload201 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out11,
        exp_buf_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_address0,
        exp_buf_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_ce0,
        exp_buf_52_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_we0,
        exp_buf_52_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_d0,
        x_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_address0,
        x_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_ce0,
        x_53_q0 => x_53_q0,
        p_reload200 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out10,
        exp_buf_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_address0,
        exp_buf_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_ce0,
        exp_buf_53_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_we0,
        exp_buf_53_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_d0,
        x_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_address0,
        x_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_ce0,
        x_54_q0 => x_54_q0,
        p_reload199 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out9,
        exp_buf_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_address0,
        exp_buf_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_ce0,
        exp_buf_54_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_we0,
        exp_buf_54_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_d0,
        x_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_address0,
        x_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_ce0,
        x_55_q0 => x_55_q0,
        p_reload198 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out8,
        exp_buf_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_address0,
        exp_buf_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_ce0,
        exp_buf_55_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_we0,
        exp_buf_55_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_d0,
        x_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_address0,
        x_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_ce0,
        x_56_q0 => x_56_q0,
        p_reload197 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out7,
        exp_buf_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_address0,
        exp_buf_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_ce0,
        exp_buf_56_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_we0,
        exp_buf_56_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_d0,
        x_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_address0,
        x_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_ce0,
        x_57_q0 => x_57_q0,
        p_reload196 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out6,
        exp_buf_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_address0,
        exp_buf_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_ce0,
        exp_buf_57_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_we0,
        exp_buf_57_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_d0,
        x_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_address0,
        x_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_ce0,
        x_58_q0 => x_58_q0,
        p_reload195 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out5,
        exp_buf_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_address0,
        exp_buf_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_ce0,
        exp_buf_58_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_we0,
        exp_buf_58_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_d0,
        x_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_address0,
        x_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_ce0,
        x_59_q0 => x_59_q0,
        p_reload194 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out4,
        exp_buf_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_address0,
        exp_buf_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_ce0,
        exp_buf_59_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_we0,
        exp_buf_59_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_d0,
        x_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_address0,
        x_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_ce0,
        x_60_q0 => x_60_q0,
        p_reload193 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out3,
        exp_buf_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_address0,
        exp_buf_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_ce0,
        exp_buf_60_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_we0,
        exp_buf_60_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_d0,
        x_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_address0,
        x_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_ce0,
        x_61_q0 => x_61_q0,
        p_reload192 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out2,
        exp_buf_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_address0,
        exp_buf_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_ce0,
        exp_buf_61_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_we0,
        exp_buf_61_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_d0,
        x_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_address0,
        x_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_ce0,
        x_62_q0 => x_62_q0,
        p_reload191 => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out1,
        exp_buf_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_address0,
        exp_buf_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_ce0,
        exp_buf_62_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_we0,
        exp_buf_62_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_d0,
        x_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_address0,
        x_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_ce0,
        x_63_q0 => x_63_q0,
        p_reload => grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_p_out,
        exp_buf_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_address0,
        exp_buf_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_ce0,
        exp_buf_63_we0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_we0,
        exp_buf_63_d0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_d0,
        p_out => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out,
        p_out_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out_ap_vld,
        p_out1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1,
        p_out1_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1_ap_vld,
        p_out2 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2,
        p_out2_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2_ap_vld,
        p_out3 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3,
        p_out3_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3_ap_vld,
        p_out4 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4,
        p_out4_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4_ap_vld,
        p_out5 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5,
        p_out5_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5_ap_vld,
        p_out6 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6,
        p_out6_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6_ap_vld,
        p_out7 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7,
        p_out7_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7_ap_vld,
        p_out8 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8,
        p_out8_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8_ap_vld,
        p_out9 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9,
        p_out9_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9_ap_vld,
        p_out10 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10,
        p_out10_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10_ap_vld,
        p_out11 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11,
        p_out11_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11_ap_vld,
        p_out12 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12,
        p_out12_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12_ap_vld,
        p_out13 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13,
        p_out13_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13_ap_vld,
        p_out14 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14,
        p_out14_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14_ap_vld,
        p_out15 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15,
        p_out15_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15_ap_vld,
        p_out16 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16,
        p_out16_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16_ap_vld,
        p_out17 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17,
        p_out17_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17_ap_vld,
        p_out18 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18,
        p_out18_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18_ap_vld,
        p_out19 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19,
        p_out19_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19_ap_vld,
        p_out20 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20,
        p_out20_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20_ap_vld,
        p_out21 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21,
        p_out21_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21_ap_vld,
        p_out22 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22,
        p_out22_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22_ap_vld,
        p_out23 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23,
        p_out23_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23_ap_vld,
        p_out24 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24,
        p_out24_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24_ap_vld,
        p_out25 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25,
        p_out25_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25_ap_vld,
        p_out26 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26,
        p_out26_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26_ap_vld,
        p_out27 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27,
        p_out27_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27_ap_vld,
        p_out28 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28,
        p_out28_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28_ap_vld,
        p_out29 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29,
        p_out29_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29_ap_vld,
        p_out30 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30,
        p_out30_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30_ap_vld,
        p_out31 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31,
        p_out31_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31_ap_vld,
        p_out32 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32,
        p_out32_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32_ap_vld,
        p_out33 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33,
        p_out33_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33_ap_vld,
        p_out34 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34,
        p_out34_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34_ap_vld,
        p_out35 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35,
        p_out35_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35_ap_vld,
        p_out36 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36,
        p_out36_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36_ap_vld,
        p_out37 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37,
        p_out37_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37_ap_vld,
        p_out38 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38,
        p_out38_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38_ap_vld,
        p_out39 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39,
        p_out39_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39_ap_vld,
        p_out40 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40,
        p_out40_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40_ap_vld,
        p_out41 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41,
        p_out41_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41_ap_vld,
        p_out42 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42,
        p_out42_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42_ap_vld,
        p_out43 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43,
        p_out43_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43_ap_vld,
        p_out44 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44,
        p_out44_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44_ap_vld,
        p_out45 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45,
        p_out45_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45_ap_vld,
        p_out46 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46,
        p_out46_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46_ap_vld,
        p_out47 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47,
        p_out47_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47_ap_vld,
        p_out48 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48,
        p_out48_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48_ap_vld,
        p_out49 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49,
        p_out49_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49_ap_vld,
        p_out50 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50,
        p_out50_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50_ap_vld,
        p_out51 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51,
        p_out51_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51_ap_vld,
        p_out52 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52,
        p_out52_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52_ap_vld,
        p_out53 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53,
        p_out53_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53_ap_vld,
        p_out54 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54,
        p_out54_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54_ap_vld,
        p_out55 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55,
        p_out55_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55_ap_vld,
        p_out56 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56,
        p_out56_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56_ap_vld,
        p_out57 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57,
        p_out57_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57_ap_vld,
        p_out58 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58,
        p_out58_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58_ap_vld,
        p_out59 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59,
        p_out59_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59_ap_vld,
        p_out60 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60,
        p_out60_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60_ap_vld,
        p_out61 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61,
        p_out61_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61_ap_vld,
        p_out62 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62,
        p_out62_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62_ap_vld,
        p_out63 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63,
        p_out63_ap_vld => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63_ap_vld);

    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566 : component activation_accelerator_float_safe_softmax3_64_768_Pipeline_step_loop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start,
        ap_done => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done,
        ap_idle => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_ready,
        exp_buf_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_address0,
        exp_buf_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_ce0,
        exp_buf_q0 => exp_buf_q0,
        inv_sum => inv_sum_reg_8482,
        exp_buf_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_address0,
        exp_buf_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_ce0,
        exp_buf_1_q0 => exp_buf_1_q0,
        inv_sum_1 => inv_sum_1_reg_8487,
        exp_buf_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_address0,
        exp_buf_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_ce0,
        exp_buf_2_q0 => exp_buf_2_q0,
        inv_sum_2 => inv_sum_2_reg_8492,
        exp_buf_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_address0,
        exp_buf_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_ce0,
        exp_buf_3_q0 => exp_buf_3_q0,
        inv_sum_3 => inv_sum_3_reg_8497,
        exp_buf_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_address0,
        exp_buf_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_ce0,
        exp_buf_4_q0 => exp_buf_4_q0,
        inv_sum_4 => inv_sum_4_reg_8502,
        exp_buf_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_address0,
        exp_buf_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_ce0,
        exp_buf_5_q0 => exp_buf_5_q0,
        inv_sum_5 => inv_sum_5_reg_8507,
        exp_buf_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_address0,
        exp_buf_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_ce0,
        exp_buf_6_q0 => exp_buf_6_q0,
        inv_sum_6 => inv_sum_6_reg_8512,
        exp_buf_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_address0,
        exp_buf_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_ce0,
        exp_buf_7_q0 => exp_buf_7_q0,
        inv_sum_7 => inv_sum_7_reg_8517,
        exp_buf_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_address0,
        exp_buf_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_ce0,
        exp_buf_8_q0 => exp_buf_8_q0,
        inv_sum_8 => inv_sum_8_reg_8522,
        exp_buf_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_address0,
        exp_buf_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_ce0,
        exp_buf_9_q0 => exp_buf_9_q0,
        inv_sum_9 => inv_sum_9_reg_8527,
        exp_buf_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_address0,
        exp_buf_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_ce0,
        exp_buf_10_q0 => exp_buf_10_q0,
        inv_sum_10 => inv_sum_10_reg_8532,
        exp_buf_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_address0,
        exp_buf_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_ce0,
        exp_buf_11_q0 => exp_buf_11_q0,
        inv_sum_11 => inv_sum_11_reg_8537,
        exp_buf_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_address0,
        exp_buf_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_ce0,
        exp_buf_12_q0 => exp_buf_12_q0,
        inv_sum_12 => inv_sum_12_reg_8542,
        exp_buf_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_address0,
        exp_buf_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_ce0,
        exp_buf_13_q0 => exp_buf_13_q0,
        inv_sum_13 => inv_sum_13_reg_8547,
        exp_buf_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_address0,
        exp_buf_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_ce0,
        exp_buf_14_q0 => exp_buf_14_q0,
        inv_sum_14 => inv_sum_14_reg_8552,
        exp_buf_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_address0,
        exp_buf_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_ce0,
        exp_buf_15_q0 => exp_buf_15_q0,
        inv_sum_15 => inv_sum_15_reg_8557,
        exp_buf_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_address0,
        exp_buf_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_ce0,
        exp_buf_16_q0 => exp_buf_16_q0,
        inv_sum_16 => inv_sum_16_reg_8562,
        exp_buf_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_address0,
        exp_buf_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_ce0,
        exp_buf_17_q0 => exp_buf_17_q0,
        inv_sum_17 => inv_sum_17_reg_8567,
        exp_buf_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_address0,
        exp_buf_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_ce0,
        exp_buf_18_q0 => exp_buf_18_q0,
        inv_sum_18 => inv_sum_18_reg_8572,
        exp_buf_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_address0,
        exp_buf_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_ce0,
        exp_buf_19_q0 => exp_buf_19_q0,
        inv_sum_19 => inv_sum_19_reg_8577,
        exp_buf_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_address0,
        exp_buf_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_ce0,
        exp_buf_20_q0 => exp_buf_20_q0,
        inv_sum_20 => inv_sum_20_reg_8582,
        exp_buf_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_address0,
        exp_buf_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_ce0,
        exp_buf_21_q0 => exp_buf_21_q0,
        inv_sum_21 => inv_sum_21_reg_8587,
        exp_buf_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_address0,
        exp_buf_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_ce0,
        exp_buf_22_q0 => exp_buf_22_q0,
        inv_sum_22 => inv_sum_22_reg_8592,
        exp_buf_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_address0,
        exp_buf_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_ce0,
        exp_buf_23_q0 => exp_buf_23_q0,
        inv_sum_23 => inv_sum_23_reg_8597,
        exp_buf_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_address0,
        exp_buf_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_ce0,
        exp_buf_24_q0 => exp_buf_24_q0,
        inv_sum_24 => inv_sum_24_reg_8602,
        exp_buf_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_address0,
        exp_buf_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_ce0,
        exp_buf_25_q0 => exp_buf_25_q0,
        inv_sum_25 => inv_sum_25_reg_8607,
        exp_buf_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_address0,
        exp_buf_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_ce0,
        exp_buf_26_q0 => exp_buf_26_q0,
        inv_sum_26 => inv_sum_26_reg_8612,
        exp_buf_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_address0,
        exp_buf_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_ce0,
        exp_buf_27_q0 => exp_buf_27_q0,
        inv_sum_27 => inv_sum_27_reg_8617,
        exp_buf_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_address0,
        exp_buf_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_ce0,
        exp_buf_28_q0 => exp_buf_28_q0,
        inv_sum_28 => inv_sum_28_reg_8622,
        exp_buf_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_address0,
        exp_buf_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_ce0,
        exp_buf_29_q0 => exp_buf_29_q0,
        inv_sum_29 => inv_sum_29_reg_8627,
        exp_buf_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_address0,
        exp_buf_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_ce0,
        exp_buf_30_q0 => exp_buf_30_q0,
        inv_sum_30 => inv_sum_30_reg_8632,
        exp_buf_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_address0,
        exp_buf_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_ce0,
        exp_buf_31_q0 => exp_buf_31_q0,
        inv_sum_31 => inv_sum_31_reg_8637,
        exp_buf_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_address0,
        exp_buf_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_ce0,
        exp_buf_32_q0 => exp_buf_32_q0,
        inv_sum_32 => inv_sum_32_reg_8642,
        exp_buf_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_address0,
        exp_buf_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_ce0,
        exp_buf_33_q0 => exp_buf_33_q0,
        inv_sum_33 => inv_sum_33_reg_8647,
        exp_buf_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_address0,
        exp_buf_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_ce0,
        exp_buf_34_q0 => exp_buf_34_q0,
        inv_sum_34 => inv_sum_34_reg_8652,
        exp_buf_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_address0,
        exp_buf_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_ce0,
        exp_buf_35_q0 => exp_buf_35_q0,
        inv_sum_35 => inv_sum_35_reg_8657,
        exp_buf_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_address0,
        exp_buf_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_ce0,
        exp_buf_36_q0 => exp_buf_36_q0,
        inv_sum_36 => inv_sum_36_reg_8662,
        exp_buf_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_address0,
        exp_buf_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_ce0,
        exp_buf_37_q0 => exp_buf_37_q0,
        inv_sum_37 => inv_sum_37_reg_8667,
        exp_buf_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_address0,
        exp_buf_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_ce0,
        exp_buf_38_q0 => exp_buf_38_q0,
        inv_sum_38 => inv_sum_38_reg_8672,
        exp_buf_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_address0,
        exp_buf_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_ce0,
        exp_buf_39_q0 => exp_buf_39_q0,
        inv_sum_39 => inv_sum_39_reg_8677,
        exp_buf_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_address0,
        exp_buf_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_ce0,
        exp_buf_40_q0 => exp_buf_40_q0,
        inv_sum_40 => inv_sum_40_reg_8682,
        exp_buf_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_address0,
        exp_buf_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_ce0,
        exp_buf_41_q0 => exp_buf_41_q0,
        inv_sum_41 => inv_sum_41_reg_8687,
        exp_buf_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_address0,
        exp_buf_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_ce0,
        exp_buf_42_q0 => exp_buf_42_q0,
        inv_sum_42 => inv_sum_42_reg_8692,
        exp_buf_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_address0,
        exp_buf_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_ce0,
        exp_buf_43_q0 => exp_buf_43_q0,
        inv_sum_43 => inv_sum_43_reg_8697,
        exp_buf_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_address0,
        exp_buf_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_ce0,
        exp_buf_44_q0 => exp_buf_44_q0,
        inv_sum_44 => inv_sum_44_reg_8702,
        exp_buf_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_address0,
        exp_buf_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_ce0,
        exp_buf_45_q0 => exp_buf_45_q0,
        inv_sum_45 => inv_sum_45_reg_8707,
        exp_buf_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_address0,
        exp_buf_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_ce0,
        exp_buf_46_q0 => exp_buf_46_q0,
        inv_sum_46 => inv_sum_46_reg_8712,
        exp_buf_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_address0,
        exp_buf_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_ce0,
        exp_buf_47_q0 => exp_buf_47_q0,
        inv_sum_47 => inv_sum_47_reg_8717,
        exp_buf_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_address0,
        exp_buf_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_ce0,
        exp_buf_48_q0 => exp_buf_48_q0,
        inv_sum_48 => inv_sum_48_reg_8722,
        exp_buf_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_address0,
        exp_buf_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_ce0,
        exp_buf_49_q0 => exp_buf_49_q0,
        inv_sum_49 => inv_sum_49_reg_8727,
        exp_buf_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_address0,
        exp_buf_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_ce0,
        exp_buf_50_q0 => exp_buf_50_q0,
        inv_sum_50 => inv_sum_50_reg_8732,
        exp_buf_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_address0,
        exp_buf_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_ce0,
        exp_buf_51_q0 => exp_buf_51_q0,
        inv_sum_51 => inv_sum_51_reg_8737,
        exp_buf_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_address0,
        exp_buf_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_ce0,
        exp_buf_52_q0 => exp_buf_52_q0,
        inv_sum_52 => inv_sum_52_reg_8742,
        exp_buf_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_address0,
        exp_buf_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_ce0,
        exp_buf_53_q0 => exp_buf_53_q0,
        inv_sum_53 => inv_sum_53_reg_8747,
        exp_buf_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_address0,
        exp_buf_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_ce0,
        exp_buf_54_q0 => exp_buf_54_q0,
        inv_sum_54 => inv_sum_54_reg_8752,
        exp_buf_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_address0,
        exp_buf_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_ce0,
        exp_buf_55_q0 => exp_buf_55_q0,
        inv_sum_55 => inv_sum_55_reg_8757,
        exp_buf_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_address0,
        exp_buf_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_ce0,
        exp_buf_56_q0 => exp_buf_56_q0,
        inv_sum_56 => inv_sum_56_reg_8762,
        exp_buf_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_address0,
        exp_buf_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_ce0,
        exp_buf_57_q0 => exp_buf_57_q0,
        inv_sum_57 => inv_sum_57_reg_8767,
        exp_buf_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_address0,
        exp_buf_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_ce0,
        exp_buf_58_q0 => exp_buf_58_q0,
        inv_sum_58 => inv_sum_58_reg_8772,
        exp_buf_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_address0,
        exp_buf_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_ce0,
        exp_buf_59_q0 => exp_buf_59_q0,
        inv_sum_59 => inv_sum_59_reg_8777,
        exp_buf_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_address0,
        exp_buf_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_ce0,
        exp_buf_60_q0 => exp_buf_60_q0,
        inv_sum_60 => inv_sum_60_reg_8782,
        exp_buf_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_address0,
        exp_buf_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_ce0,
        exp_buf_61_q0 => exp_buf_61_q0,
        inv_sum_61 => inv_sum_61_reg_8787,
        exp_buf_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_address0,
        exp_buf_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_ce0,
        exp_buf_62_q0 => exp_buf_62_q0,
        inv_sum_62 => inv_sum_62_reg_8792,
        exp_buf_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_address0,
        exp_buf_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_ce0,
        exp_buf_63_q0 => exp_buf_63_q0,
        inv_sum_63 => inv_sum_63_reg_8797,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 => grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0);

    fdiv_32ns_32ns_32_9_no_dsp_1_U816 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63,
        ce => ap_const_logic_1,
        dout => grp_fu_1826_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U817 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62,
        ce => ap_const_logic_1,
        dout => grp_fu_1831_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U818 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61,
        ce => ap_const_logic_1,
        dout => grp_fu_1836_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U819 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60,
        ce => ap_const_logic_1,
        dout => grp_fu_1841_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U820 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59,
        ce => ap_const_logic_1,
        dout => grp_fu_1846_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U821 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58,
        ce => ap_const_logic_1,
        dout => grp_fu_1851_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U822 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57,
        ce => ap_const_logic_1,
        dout => grp_fu_1856_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U823 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56,
        ce => ap_const_logic_1,
        dout => grp_fu_1861_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U824 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55,
        ce => ap_const_logic_1,
        dout => grp_fu_1866_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U825 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54,
        ce => ap_const_logic_1,
        dout => grp_fu_1871_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U826 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53,
        ce => ap_const_logic_1,
        dout => grp_fu_1876_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U827 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52,
        ce => ap_const_logic_1,
        dout => grp_fu_1881_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U828 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51,
        ce => ap_const_logic_1,
        dout => grp_fu_1886_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U829 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50,
        ce => ap_const_logic_1,
        dout => grp_fu_1891_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U830 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49,
        ce => ap_const_logic_1,
        dout => grp_fu_1896_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U831 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48,
        ce => ap_const_logic_1,
        dout => grp_fu_1901_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U832 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47,
        ce => ap_const_logic_1,
        dout => grp_fu_1906_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U833 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46,
        ce => ap_const_logic_1,
        dout => grp_fu_1911_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U834 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45,
        ce => ap_const_logic_1,
        dout => grp_fu_1916_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U835 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44,
        ce => ap_const_logic_1,
        dout => grp_fu_1921_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U836 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43,
        ce => ap_const_logic_1,
        dout => grp_fu_1926_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U837 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42,
        ce => ap_const_logic_1,
        dout => grp_fu_1931_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U838 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41,
        ce => ap_const_logic_1,
        dout => grp_fu_1936_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U839 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40,
        ce => ap_const_logic_1,
        dout => grp_fu_1941_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U840 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39,
        ce => ap_const_logic_1,
        dout => grp_fu_1946_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U841 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38,
        ce => ap_const_logic_1,
        dout => grp_fu_1951_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U842 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37,
        ce => ap_const_logic_1,
        dout => grp_fu_1956_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U843 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36,
        ce => ap_const_logic_1,
        dout => grp_fu_1961_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U844 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35,
        ce => ap_const_logic_1,
        dout => grp_fu_1966_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U845 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34,
        ce => ap_const_logic_1,
        dout => grp_fu_1971_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U846 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33,
        ce => ap_const_logic_1,
        dout => grp_fu_1976_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U847 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32,
        ce => ap_const_logic_1,
        dout => grp_fu_1981_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U848 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31,
        ce => ap_const_logic_1,
        dout => grp_fu_1986_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U849 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30,
        ce => ap_const_logic_1,
        dout => grp_fu_1991_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U850 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29,
        ce => ap_const_logic_1,
        dout => grp_fu_1996_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U851 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28,
        ce => ap_const_logic_1,
        dout => grp_fu_2001_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U852 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27,
        ce => ap_const_logic_1,
        dout => grp_fu_2006_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U853 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26,
        ce => ap_const_logic_1,
        dout => grp_fu_2011_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U854 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25,
        ce => ap_const_logic_1,
        dout => grp_fu_2016_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U855 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24,
        ce => ap_const_logic_1,
        dout => grp_fu_2021_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U856 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23,
        ce => ap_const_logic_1,
        dout => grp_fu_2026_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U857 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22,
        ce => ap_const_logic_1,
        dout => grp_fu_2031_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U858 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21,
        ce => ap_const_logic_1,
        dout => grp_fu_2036_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U859 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20,
        ce => ap_const_logic_1,
        dout => grp_fu_2041_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U860 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19,
        ce => ap_const_logic_1,
        dout => grp_fu_2046_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U861 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18,
        ce => ap_const_logic_1,
        dout => grp_fu_2051_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U862 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17,
        ce => ap_const_logic_1,
        dout => grp_fu_2056_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U863 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16,
        ce => ap_const_logic_1,
        dout => grp_fu_2061_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U864 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15,
        ce => ap_const_logic_1,
        dout => grp_fu_2066_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U865 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14,
        ce => ap_const_logic_1,
        dout => grp_fu_2071_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U866 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13,
        ce => ap_const_logic_1,
        dout => grp_fu_2076_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U867 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12,
        ce => ap_const_logic_1,
        dout => grp_fu_2081_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U868 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11,
        ce => ap_const_logic_1,
        dout => grp_fu_2086_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U869 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10,
        ce => ap_const_logic_1,
        dout => grp_fu_2091_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U870 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9,
        ce => ap_const_logic_1,
        dout => grp_fu_2096_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U871 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8,
        ce => ap_const_logic_1,
        dout => grp_fu_2101_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U872 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7,
        ce => ap_const_logic_1,
        dout => grp_fu_2106_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U873 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6,
        ce => ap_const_logic_1,
        dout => grp_fu_2111_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U874 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5,
        ce => ap_const_logic_1,
        dout => grp_fu_2116_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U875 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4,
        ce => ap_const_logic_1,
        dout => grp_fu_2121_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U876 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3,
        ce => ap_const_logic_1,
        dout => grp_fu_2126_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U877 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2,
        ce => ap_const_logic_1,
        dout => grp_fu_2131_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U878 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1,
        ce => ap_const_logic_1,
        dout => grp_fu_2136_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U879 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out,
        ce => ap_const_logic_1,
        dout => grp_fu_2141_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U880 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2146_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U881 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2151_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U882 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2156_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U883 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2161_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U884 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2166_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U885 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2171_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U886 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2176_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U887 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2181_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U888 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2186_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U889 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2191_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U890 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2196_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U891 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2201_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U892 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2206_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U893 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2211_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U894 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2216_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U895 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2221_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U896 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2226_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U897 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2231_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U898 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2236_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U899 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2241_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U900 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2246_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U901 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2251_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U902 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2256_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U903 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2261_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U904 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2266_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U905 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2271_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U906 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2276_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U907 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2281_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U908 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2286_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U909 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2291_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U910 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2296_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U911 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2301_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U912 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2306_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U913 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2311_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U914 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2316_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U915 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2321_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U916 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2326_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U917 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2331_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U918 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2336_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U919 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2341_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U920 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2346_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U921 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2351_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U922 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2356_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U923 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2361_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U924 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2366_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U925 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2371_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U926 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2376_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U927 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2381_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U928 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2386_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U929 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2391_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U930 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2396_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U931 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2401_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U932 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2406_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U933 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2411_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U934 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2416_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U935 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2421_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U936 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2426_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U937 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2431_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U938 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2436_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U939 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2441_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U940 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2446_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U941 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2451_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U942 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2456_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U943 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_2461_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                div_i_10_reg_8217 <= grp_fu_1881_p2;
                div_i_11_reg_8222 <= grp_fu_1886_p2;
                div_i_12_reg_8227 <= grp_fu_1891_p2;
                div_i_13_reg_8232 <= grp_fu_1896_p2;
                div_i_14_reg_8237 <= grp_fu_1901_p2;
                div_i_15_reg_8242 <= grp_fu_1906_p2;
                div_i_16_reg_8247 <= grp_fu_1911_p2;
                div_i_17_reg_8252 <= grp_fu_1916_p2;
                div_i_18_reg_8257 <= grp_fu_1921_p2;
                div_i_19_reg_8262 <= grp_fu_1926_p2;
                div_i_1_reg_8167 <= grp_fu_1831_p2;
                div_i_20_reg_8267 <= grp_fu_1931_p2;
                div_i_21_reg_8272 <= grp_fu_1936_p2;
                div_i_22_reg_8277 <= grp_fu_1941_p2;
                div_i_23_reg_8282 <= grp_fu_1946_p2;
                div_i_24_reg_8287 <= grp_fu_1951_p2;
                div_i_25_reg_8292 <= grp_fu_1956_p2;
                div_i_26_reg_8297 <= grp_fu_1961_p2;
                div_i_27_reg_8302 <= grp_fu_1966_p2;
                div_i_28_reg_8307 <= grp_fu_1971_p2;
                div_i_29_reg_8312 <= grp_fu_1976_p2;
                div_i_2_reg_8172 <= grp_fu_1836_p2;
                div_i_30_reg_8317 <= grp_fu_1981_p2;
                div_i_31_reg_8322 <= grp_fu_1986_p2;
                div_i_32_reg_8327 <= grp_fu_1991_p2;
                div_i_33_reg_8332 <= grp_fu_1996_p2;
                div_i_34_reg_8337 <= grp_fu_2001_p2;
                div_i_35_reg_8342 <= grp_fu_2006_p2;
                div_i_36_reg_8347 <= grp_fu_2011_p2;
                div_i_37_reg_8352 <= grp_fu_2016_p2;
                div_i_38_reg_8357 <= grp_fu_2021_p2;
                div_i_39_reg_8362 <= grp_fu_2026_p2;
                div_i_3_reg_8177 <= grp_fu_1841_p2;
                div_i_40_reg_8367 <= grp_fu_2031_p2;
                div_i_41_reg_8372 <= grp_fu_2036_p2;
                div_i_42_reg_8377 <= grp_fu_2041_p2;
                div_i_43_reg_8382 <= grp_fu_2046_p2;
                div_i_44_reg_8387 <= grp_fu_2051_p2;
                div_i_45_reg_8392 <= grp_fu_2056_p2;
                div_i_46_reg_8397 <= grp_fu_2061_p2;
                div_i_47_reg_8402 <= grp_fu_2066_p2;
                div_i_48_reg_8407 <= grp_fu_2071_p2;
                div_i_49_reg_8412 <= grp_fu_2076_p2;
                div_i_4_reg_8182 <= grp_fu_1846_p2;
                div_i_50_reg_8417 <= grp_fu_2081_p2;
                div_i_51_reg_8422 <= grp_fu_2086_p2;
                div_i_52_reg_8427 <= grp_fu_2091_p2;
                div_i_53_reg_8432 <= grp_fu_2096_p2;
                div_i_54_reg_8437 <= grp_fu_2101_p2;
                div_i_55_reg_8442 <= grp_fu_2106_p2;
                div_i_56_reg_8447 <= grp_fu_2111_p2;
                div_i_57_reg_8452 <= grp_fu_2116_p2;
                div_i_58_reg_8457 <= grp_fu_2121_p2;
                div_i_59_reg_8462 <= grp_fu_2126_p2;
                div_i_5_reg_8187 <= grp_fu_1851_p2;
                div_i_60_reg_8467 <= grp_fu_2131_p2;
                div_i_61_reg_8472 <= grp_fu_2136_p2;
                div_i_62_reg_8477 <= grp_fu_2141_p2;
                div_i_6_reg_8192 <= grp_fu_1856_p2;
                div_i_7_reg_8197 <= grp_fu_1861_p2;
                div_i_8_reg_8202 <= grp_fu_1866_p2;
                div_i_9_reg_8207 <= grp_fu_1871_p2;
                div_i_reg_8162 <= grp_fu_1826_p2;
                div_i_s_reg_8212 <= grp_fu_1876_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                inv_sum_10_reg_8532 <= inv_sum_10_fu_5141_p3;
                inv_sum_11_reg_8537 <= inv_sum_11_fu_5158_p3;
                inv_sum_12_reg_8542 <= inv_sum_12_fu_5175_p3;
                inv_sum_13_reg_8547 <= inv_sum_13_fu_5192_p3;
                inv_sum_14_reg_8552 <= inv_sum_14_fu_5209_p3;
                inv_sum_15_reg_8557 <= inv_sum_15_fu_5226_p3;
                inv_sum_16_reg_8562 <= inv_sum_16_fu_5243_p3;
                inv_sum_17_reg_8567 <= inv_sum_17_fu_5260_p3;
                inv_sum_18_reg_8572 <= inv_sum_18_fu_5277_p3;
                inv_sum_19_reg_8577 <= inv_sum_19_fu_5294_p3;
                inv_sum_1_reg_8487 <= inv_sum_1_fu_4988_p3;
                inv_sum_20_reg_8582 <= inv_sum_20_fu_5311_p3;
                inv_sum_21_reg_8587 <= inv_sum_21_fu_5328_p3;
                inv_sum_22_reg_8592 <= inv_sum_22_fu_5345_p3;
                inv_sum_23_reg_8597 <= inv_sum_23_fu_5362_p3;
                inv_sum_24_reg_8602 <= inv_sum_24_fu_5379_p3;
                inv_sum_25_reg_8607 <= inv_sum_25_fu_5396_p3;
                inv_sum_26_reg_8612 <= inv_sum_26_fu_5413_p3;
                inv_sum_27_reg_8617 <= inv_sum_27_fu_5430_p3;
                inv_sum_28_reg_8622 <= inv_sum_28_fu_5447_p3;
                inv_sum_29_reg_8627 <= inv_sum_29_fu_5464_p3;
                inv_sum_2_reg_8492 <= inv_sum_2_fu_5005_p3;
                inv_sum_30_reg_8632 <= inv_sum_30_fu_5481_p3;
                inv_sum_31_reg_8637 <= inv_sum_31_fu_5498_p3;
                inv_sum_32_reg_8642 <= inv_sum_32_fu_5515_p3;
                inv_sum_33_reg_8647 <= inv_sum_33_fu_5532_p3;
                inv_sum_34_reg_8652 <= inv_sum_34_fu_5549_p3;
                inv_sum_35_reg_8657 <= inv_sum_35_fu_5566_p3;
                inv_sum_36_reg_8662 <= inv_sum_36_fu_5583_p3;
                inv_sum_37_reg_8667 <= inv_sum_37_fu_5600_p3;
                inv_sum_38_reg_8672 <= inv_sum_38_fu_5617_p3;
                inv_sum_39_reg_8677 <= inv_sum_39_fu_5634_p3;
                inv_sum_3_reg_8497 <= inv_sum_3_fu_5022_p3;
                inv_sum_40_reg_8682 <= inv_sum_40_fu_5651_p3;
                inv_sum_41_reg_8687 <= inv_sum_41_fu_5668_p3;
                inv_sum_42_reg_8692 <= inv_sum_42_fu_5685_p3;
                inv_sum_43_reg_8697 <= inv_sum_43_fu_5702_p3;
                inv_sum_44_reg_8702 <= inv_sum_44_fu_5719_p3;
                inv_sum_45_reg_8707 <= inv_sum_45_fu_5736_p3;
                inv_sum_46_reg_8712 <= inv_sum_46_fu_5753_p3;
                inv_sum_47_reg_8717 <= inv_sum_47_fu_5770_p3;
                inv_sum_48_reg_8722 <= inv_sum_48_fu_5787_p3;
                inv_sum_49_reg_8727 <= inv_sum_49_fu_5804_p3;
                inv_sum_4_reg_8502 <= inv_sum_4_fu_5039_p3;
                inv_sum_50_reg_8732 <= inv_sum_50_fu_5821_p3;
                inv_sum_51_reg_8737 <= inv_sum_51_fu_5838_p3;
                inv_sum_52_reg_8742 <= inv_sum_52_fu_5855_p3;
                inv_sum_53_reg_8747 <= inv_sum_53_fu_5872_p3;
                inv_sum_54_reg_8752 <= inv_sum_54_fu_5889_p3;
                inv_sum_55_reg_8757 <= inv_sum_55_fu_5906_p3;
                inv_sum_56_reg_8762 <= inv_sum_56_fu_5923_p3;
                inv_sum_57_reg_8767 <= inv_sum_57_fu_5940_p3;
                inv_sum_58_reg_8772 <= inv_sum_58_fu_5957_p3;
                inv_sum_59_reg_8777 <= inv_sum_59_fu_5974_p3;
                inv_sum_5_reg_8507 <= inv_sum_5_fu_5056_p3;
                inv_sum_60_reg_8782 <= inv_sum_60_fu_5991_p3;
                inv_sum_61_reg_8787 <= inv_sum_61_fu_6008_p3;
                inv_sum_62_reg_8792 <= inv_sum_62_fu_6025_p3;
                inv_sum_63_reg_8797 <= inv_sum_63_fu_6042_p3;
                inv_sum_6_reg_8512 <= inv_sum_6_fu_5073_p3;
                inv_sum_7_reg_8517 <= inv_sum_7_fu_5090_p3;
                inv_sum_8_reg_8522 <= inv_sum_8_fu_5107_p3;
                inv_sum_9_reg_8527 <= inv_sum_9_fu_5124_p3;
                inv_sum_reg_8482 <= inv_sum_fu_4971_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                notlhs131_reg_7212 <= notlhs131_fu_3090_p2;
                notlhs133_reg_7222 <= notlhs133_fu_3120_p2;
                notlhs135_reg_7232 <= notlhs135_fu_3150_p2;
                notlhs137_reg_7242 <= notlhs137_fu_3180_p2;
                notlhs139_reg_7252 <= notlhs139_fu_3210_p2;
                notlhs141_reg_7262 <= notlhs141_fu_3240_p2;
                notlhs143_reg_7272 <= notlhs143_fu_3270_p2;
                notlhs145_reg_7282 <= notlhs145_fu_3300_p2;
                notlhs147_reg_7292 <= notlhs147_fu_3330_p2;
                notlhs149_reg_7302 <= notlhs149_fu_3360_p2;
                notlhs151_reg_7312 <= notlhs151_fu_3390_p2;
                notlhs153_reg_7322 <= notlhs153_fu_3420_p2;
                notlhs155_reg_7332 <= notlhs155_fu_3450_p2;
                notlhs157_reg_7342 <= notlhs157_fu_3480_p2;
                notlhs159_reg_7352 <= notlhs159_fu_3510_p2;
                notlhs161_reg_7362 <= notlhs161_fu_3540_p2;
                notlhs163_reg_7372 <= notlhs163_fu_3570_p2;
                notlhs165_reg_7382 <= notlhs165_fu_3600_p2;
                notlhs167_reg_7392 <= notlhs167_fu_3630_p2;
                notlhs169_reg_7402 <= notlhs169_fu_3660_p2;
                notlhs171_reg_7412 <= notlhs171_fu_3690_p2;
                notlhs173_reg_7422 <= notlhs173_fu_3720_p2;
                notlhs175_reg_7432 <= notlhs175_fu_3750_p2;
                notlhs177_reg_7442 <= notlhs177_fu_3780_p2;
                notlhs179_reg_7452 <= notlhs179_fu_3810_p2;
                notlhs181_reg_7462 <= notlhs181_fu_3840_p2;
                notlhs183_reg_7472 <= notlhs183_fu_3870_p2;
                notlhs185_reg_7482 <= notlhs185_fu_3900_p2;
                notlhs187_reg_7492 <= notlhs187_fu_3930_p2;
                notlhs189_reg_7502 <= notlhs189_fu_3960_p2;
                notlhs191_reg_7512 <= notlhs191_fu_3990_p2;
                notlhs193_reg_7522 <= notlhs193_fu_4020_p2;
                notlhs195_reg_7532 <= notlhs195_fu_4050_p2;
                notlhs197_reg_7542 <= notlhs197_fu_4080_p2;
                notlhs199_reg_7552 <= notlhs199_fu_4110_p2;
                notlhs201_reg_7562 <= notlhs201_fu_4140_p2;
                notlhs203_reg_7572 <= notlhs203_fu_4170_p2;
                notlhs205_reg_7582 <= notlhs205_fu_4200_p2;
                notlhs207_reg_7592 <= notlhs207_fu_4230_p2;
                notlhs209_reg_7602 <= notlhs209_fu_4260_p2;
                notlhs211_reg_7612 <= notlhs211_fu_4290_p2;
                notlhs213_reg_7622 <= notlhs213_fu_4320_p2;
                notlhs215_reg_7632 <= notlhs215_fu_4350_p2;
                notlhs217_reg_7642 <= notlhs217_fu_4380_p2;
                notlhs219_reg_7652 <= notlhs219_fu_4410_p2;
                notlhs221_reg_7662 <= notlhs221_fu_4440_p2;
                notlhs223_reg_7672 <= notlhs223_fu_4470_p2;
                notlhs225_reg_7682 <= notlhs225_fu_4500_p2;
                notlhs227_reg_7692 <= notlhs227_fu_4530_p2;
                notlhs229_reg_7702 <= notlhs229_fu_4560_p2;
                notlhs231_reg_7712 <= notlhs231_fu_4590_p2;
                notlhs233_reg_7722 <= notlhs233_fu_4620_p2;
                notlhs235_reg_7732 <= notlhs235_fu_4650_p2;
                notlhs237_reg_7742 <= notlhs237_fu_4680_p2;
                notlhs239_reg_7752 <= notlhs239_fu_4710_p2;
                notlhs241_reg_7762 <= notlhs241_fu_4740_p2;
                notlhs243_reg_7772 <= notlhs243_fu_4770_p2;
                notlhs245_reg_7782 <= notlhs245_fu_4800_p2;
                notlhs247_reg_7792 <= notlhs247_fu_4830_p2;
                notlhs249_reg_7802 <= notlhs249_fu_4860_p2;
                notlhs251_reg_7812 <= notlhs251_fu_4890_p2;
                notlhs253_reg_7822 <= notlhs253_fu_4920_p2;
                notlhs255_reg_7832 <= notlhs255_fu_4950_p2;
                notlhs_reg_7202 <= notlhs_fu_3060_p2;
                notrhs132_reg_7217 <= notrhs132_fu_3096_p2;
                notrhs134_reg_7227 <= notrhs134_fu_3126_p2;
                notrhs136_reg_7237 <= notrhs136_fu_3156_p2;
                notrhs138_reg_7247 <= notrhs138_fu_3186_p2;
                notrhs140_reg_7257 <= notrhs140_fu_3216_p2;
                notrhs142_reg_7267 <= notrhs142_fu_3246_p2;
                notrhs144_reg_7277 <= notrhs144_fu_3276_p2;
                notrhs146_reg_7287 <= notrhs146_fu_3306_p2;
                notrhs148_reg_7297 <= notrhs148_fu_3336_p2;
                notrhs150_reg_7307 <= notrhs150_fu_3366_p2;
                notrhs152_reg_7317 <= notrhs152_fu_3396_p2;
                notrhs154_reg_7327 <= notrhs154_fu_3426_p2;
                notrhs156_reg_7337 <= notrhs156_fu_3456_p2;
                notrhs158_reg_7347 <= notrhs158_fu_3486_p2;
                notrhs160_reg_7357 <= notrhs160_fu_3516_p2;
                notrhs162_reg_7367 <= notrhs162_fu_3546_p2;
                notrhs164_reg_7377 <= notrhs164_fu_3576_p2;
                notrhs166_reg_7387 <= notrhs166_fu_3606_p2;
                notrhs168_reg_7397 <= notrhs168_fu_3636_p2;
                notrhs170_reg_7407 <= notrhs170_fu_3666_p2;
                notrhs172_reg_7417 <= notrhs172_fu_3696_p2;
                notrhs174_reg_7427 <= notrhs174_fu_3726_p2;
                notrhs176_reg_7437 <= notrhs176_fu_3756_p2;
                notrhs178_reg_7447 <= notrhs178_fu_3786_p2;
                notrhs180_reg_7457 <= notrhs180_fu_3816_p2;
                notrhs182_reg_7467 <= notrhs182_fu_3846_p2;
                notrhs184_reg_7477 <= notrhs184_fu_3876_p2;
                notrhs186_reg_7487 <= notrhs186_fu_3906_p2;
                notrhs188_reg_7497 <= notrhs188_fu_3936_p2;
                notrhs190_reg_7507 <= notrhs190_fu_3966_p2;
                notrhs192_reg_7517 <= notrhs192_fu_3996_p2;
                notrhs194_reg_7527 <= notrhs194_fu_4026_p2;
                notrhs196_reg_7537 <= notrhs196_fu_4056_p2;
                notrhs198_reg_7547 <= notrhs198_fu_4086_p2;
                notrhs200_reg_7557 <= notrhs200_fu_4116_p2;
                notrhs202_reg_7567 <= notrhs202_fu_4146_p2;
                notrhs204_reg_7577 <= notrhs204_fu_4176_p2;
                notrhs206_reg_7587 <= notrhs206_fu_4206_p2;
                notrhs208_reg_7597 <= notrhs208_fu_4236_p2;
                notrhs210_reg_7607 <= notrhs210_fu_4266_p2;
                notrhs212_reg_7617 <= notrhs212_fu_4296_p2;
                notrhs214_reg_7627 <= notrhs214_fu_4326_p2;
                notrhs216_reg_7637 <= notrhs216_fu_4356_p2;
                notrhs218_reg_7647 <= notrhs218_fu_4386_p2;
                notrhs220_reg_7657 <= notrhs220_fu_4416_p2;
                notrhs222_reg_7667 <= notrhs222_fu_4446_p2;
                notrhs224_reg_7677 <= notrhs224_fu_4476_p2;
                notrhs226_reg_7687 <= notrhs226_fu_4506_p2;
                notrhs228_reg_7697 <= notrhs228_fu_4536_p2;
                notrhs230_reg_7707 <= notrhs230_fu_4566_p2;
                notrhs232_reg_7717 <= notrhs232_fu_4596_p2;
                notrhs234_reg_7727 <= notrhs234_fu_4626_p2;
                notrhs236_reg_7737 <= notrhs236_fu_4656_p2;
                notrhs238_reg_7747 <= notrhs238_fu_4686_p2;
                notrhs240_reg_7757 <= notrhs240_fu_4716_p2;
                notrhs242_reg_7767 <= notrhs242_fu_4746_p2;
                notrhs244_reg_7777 <= notrhs244_fu_4776_p2;
                notrhs246_reg_7787 <= notrhs246_fu_4806_p2;
                notrhs248_reg_7797 <= notrhs248_fu_4836_p2;
                notrhs250_reg_7807 <= notrhs250_fu_4866_p2;
                notrhs252_reg_7817 <= notrhs252_fu_4896_p2;
                notrhs254_reg_7827 <= notrhs254_fu_4926_p2;
                notrhs256_reg_7837 <= notrhs256_fu_4956_p2;
                notrhs_reg_7207 <= notrhs_fu_3066_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_100_reg_7932 <= grp_fu_2236_p2;
                tmp_102_reg_7937 <= grp_fu_2241_p2;
                tmp_104_reg_7942 <= grp_fu_2246_p2;
                tmp_106_reg_7947 <= grp_fu_2251_p2;
                tmp_108_reg_7952 <= grp_fu_2256_p2;
                tmp_110_reg_7957 <= grp_fu_2261_p2;
                tmp_112_reg_7962 <= grp_fu_2266_p2;
                tmp_114_reg_7967 <= grp_fu_2271_p2;
                tmp_116_reg_7972 <= grp_fu_2276_p2;
                tmp_118_reg_7977 <= grp_fu_2281_p2;
                tmp_120_reg_7982 <= grp_fu_2286_p2;
                tmp_122_reg_7987 <= grp_fu_2291_p2;
                tmp_124_reg_7992 <= grp_fu_2296_p2;
                tmp_126_reg_7997 <= grp_fu_2301_p2;
                tmp_128_reg_8002 <= grp_fu_2306_p2;
                tmp_130_reg_8007 <= grp_fu_2311_p2;
                tmp_132_reg_8012 <= grp_fu_2316_p2;
                tmp_134_reg_8017 <= grp_fu_2321_p2;
                tmp_136_reg_8022 <= grp_fu_2326_p2;
                tmp_138_reg_8027 <= grp_fu_2331_p2;
                tmp_140_reg_8032 <= grp_fu_2336_p2;
                tmp_142_reg_8037 <= grp_fu_2341_p2;
                tmp_144_reg_8042 <= grp_fu_2346_p2;
                tmp_146_reg_8047 <= grp_fu_2351_p2;
                tmp_148_reg_8052 <= grp_fu_2356_p2;
                tmp_150_reg_8057 <= grp_fu_2361_p2;
                tmp_152_reg_8062 <= grp_fu_2366_p2;
                tmp_154_reg_8067 <= grp_fu_2371_p2;
                tmp_156_reg_8072 <= grp_fu_2376_p2;
                tmp_158_reg_8077 <= grp_fu_2381_p2;
                tmp_160_reg_8082 <= grp_fu_2386_p2;
                tmp_162_reg_8087 <= grp_fu_2391_p2;
                tmp_164_reg_8092 <= grp_fu_2396_p2;
                tmp_166_reg_8097 <= grp_fu_2401_p2;
                tmp_168_reg_8102 <= grp_fu_2406_p2;
                tmp_170_reg_8107 <= grp_fu_2411_p2;
                tmp_172_reg_8112 <= grp_fu_2416_p2;
                tmp_174_reg_8117 <= grp_fu_2421_p2;
                tmp_176_reg_8122 <= grp_fu_2426_p2;
                tmp_178_reg_8127 <= grp_fu_2431_p2;
                tmp_180_reg_8132 <= grp_fu_2436_p2;
                tmp_182_reg_8137 <= grp_fu_2441_p2;
                tmp_184_reg_8142 <= grp_fu_2446_p2;
                tmp_186_reg_8147 <= grp_fu_2451_p2;
                tmp_188_reg_8152 <= grp_fu_2456_p2;
                tmp_190_reg_8157 <= grp_fu_2461_p2;
                tmp_64_reg_7842 <= grp_fu_2146_p2;
                tmp_66_reg_7847 <= grp_fu_2151_p2;
                tmp_68_reg_7852 <= grp_fu_2156_p2;
                tmp_70_reg_7857 <= grp_fu_2161_p2;
                tmp_72_reg_7862 <= grp_fu_2166_p2;
                tmp_74_reg_7867 <= grp_fu_2171_p2;
                tmp_76_reg_7872 <= grp_fu_2176_p2;
                tmp_78_reg_7877 <= grp_fu_2181_p2;
                tmp_80_reg_7882 <= grp_fu_2186_p2;
                tmp_82_reg_7887 <= grp_fu_2191_p2;
                tmp_84_reg_7892 <= grp_fu_2196_p2;
                tmp_86_reg_7897 <= grp_fu_2201_p2;
                tmp_88_reg_7902 <= grp_fu_2206_p2;
                tmp_90_reg_7907 <= grp_fu_2211_p2;
                tmp_92_reg_7912 <= grp_fu_2216_p2;
                tmp_94_reg_7917 <= grp_fu_2221_p2;
                tmp_96_reg_7922 <= grp_fu_2226_p2;
                tmp_98_reg_7927 <= grp_fu_2231_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_done, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_done, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done, ap_CS_fsm_state15)
    begin
        if ((((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done, ap_CS_fsm_state15)
    begin
        if (((grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_163_fu_4962_p2 <= (notrhs_reg_7207 or notlhs_reg_7202);
    empty_164_fu_4966_p2 <= (tmp_64_reg_7842 and empty_163_fu_4962_p2);
    empty_165_fu_3086_p1 <= p_to_int5_fu_3072_p1(23 - 1 downto 0);
    empty_166_fu_4979_p2 <= (notrhs132_reg_7217 or notlhs131_reg_7212);
    empty_167_fu_4983_p2 <= (tmp_66_reg_7847 and empty_166_fu_4979_p2);
    empty_168_fu_3116_p1 <= p_to_int7_fu_3102_p1(23 - 1 downto 0);
    empty_169_fu_4996_p2 <= (notrhs134_reg_7227 or notlhs133_reg_7222);
    empty_170_fu_5000_p2 <= (tmp_68_reg_7852 and empty_169_fu_4996_p2);
    empty_171_fu_3146_p1 <= p_to_int9_fu_3132_p1(23 - 1 downto 0);
    empty_172_fu_5013_p2 <= (notrhs136_reg_7237 or notlhs135_reg_7232);
    empty_173_fu_5017_p2 <= (tmp_70_reg_7857 and empty_172_fu_5013_p2);
    empty_174_fu_3176_p1 <= p_to_int11_fu_3162_p1(23 - 1 downto 0);
    empty_175_fu_5030_p2 <= (notrhs138_reg_7247 or notlhs137_reg_7242);
    empty_176_fu_5034_p2 <= (tmp_72_reg_7862 and empty_175_fu_5030_p2);
    empty_177_fu_3206_p1 <= p_to_int13_fu_3192_p1(23 - 1 downto 0);
    empty_178_fu_5047_p2 <= (notrhs140_reg_7257 or notlhs139_reg_7252);
    empty_179_fu_5051_p2 <= (tmp_74_reg_7867 and empty_178_fu_5047_p2);
    empty_180_fu_3236_p1 <= p_to_int15_fu_3222_p1(23 - 1 downto 0);
    empty_181_fu_5064_p2 <= (notrhs142_reg_7267 or notlhs141_reg_7262);
    empty_182_fu_5068_p2 <= (tmp_76_reg_7872 and empty_181_fu_5064_p2);
    empty_183_fu_3266_p1 <= p_to_int17_fu_3252_p1(23 - 1 downto 0);
    empty_184_fu_5081_p2 <= (notrhs144_reg_7277 or notlhs143_reg_7272);
    empty_185_fu_5085_p2 <= (tmp_78_reg_7877 and empty_184_fu_5081_p2);
    empty_186_fu_3296_p1 <= p_to_int19_fu_3282_p1(23 - 1 downto 0);
    empty_187_fu_5098_p2 <= (notrhs146_reg_7287 or notlhs145_reg_7282);
    empty_188_fu_5102_p2 <= (tmp_80_reg_7882 and empty_187_fu_5098_p2);
    empty_189_fu_3326_p1 <= p_to_int21_fu_3312_p1(23 - 1 downto 0);
    empty_190_fu_5115_p2 <= (notrhs148_reg_7297 or notlhs147_reg_7292);
    empty_191_fu_5119_p2 <= (tmp_82_reg_7887 and empty_190_fu_5115_p2);
    empty_192_fu_3356_p1 <= p_to_int23_fu_3342_p1(23 - 1 downto 0);
    empty_193_fu_5132_p2 <= (notrhs150_reg_7307 or notlhs149_reg_7302);
    empty_194_fu_5136_p2 <= (tmp_84_reg_7892 and empty_193_fu_5132_p2);
    empty_195_fu_3386_p1 <= p_to_int25_fu_3372_p1(23 - 1 downto 0);
    empty_196_fu_5149_p2 <= (notrhs152_reg_7317 or notlhs151_reg_7312);
    empty_197_fu_5153_p2 <= (tmp_86_reg_7897 and empty_196_fu_5149_p2);
    empty_198_fu_3416_p1 <= p_to_int27_fu_3402_p1(23 - 1 downto 0);
    empty_199_fu_5166_p2 <= (notrhs154_reg_7327 or notlhs153_reg_7322);
    empty_200_fu_5170_p2 <= (tmp_88_reg_7902 and empty_199_fu_5166_p2);
    empty_201_fu_3446_p1 <= p_to_int29_fu_3432_p1(23 - 1 downto 0);
    empty_202_fu_5183_p2 <= (notrhs156_reg_7337 or notlhs155_reg_7332);
    empty_203_fu_5187_p2 <= (tmp_90_reg_7907 and empty_202_fu_5183_p2);
    empty_204_fu_3476_p1 <= p_to_int31_fu_3462_p1(23 - 1 downto 0);
    empty_205_fu_5200_p2 <= (notrhs158_reg_7347 or notlhs157_reg_7342);
    empty_206_fu_5204_p2 <= (tmp_92_reg_7912 and empty_205_fu_5200_p2);
    empty_207_fu_3506_p1 <= p_to_int33_fu_3492_p1(23 - 1 downto 0);
    empty_208_fu_5217_p2 <= (notrhs160_reg_7357 or notlhs159_reg_7352);
    empty_209_fu_5221_p2 <= (tmp_94_reg_7917 and empty_208_fu_5217_p2);
    empty_210_fu_3536_p1 <= p_to_int35_fu_3522_p1(23 - 1 downto 0);
    empty_211_fu_5234_p2 <= (notrhs162_reg_7367 or notlhs161_reg_7362);
    empty_212_fu_5238_p2 <= (tmp_96_reg_7922 and empty_211_fu_5234_p2);
    empty_213_fu_3566_p1 <= p_to_int37_fu_3552_p1(23 - 1 downto 0);
    empty_214_fu_5251_p2 <= (notrhs164_reg_7377 or notlhs163_reg_7372);
    empty_215_fu_5255_p2 <= (tmp_98_reg_7927 and empty_214_fu_5251_p2);
    empty_216_fu_3596_p1 <= p_to_int39_fu_3582_p1(23 - 1 downto 0);
    empty_217_fu_5268_p2 <= (notrhs166_reg_7387 or notlhs165_reg_7382);
    empty_218_fu_5272_p2 <= (tmp_100_reg_7932 and empty_217_fu_5268_p2);
    empty_219_fu_3626_p1 <= p_to_int41_fu_3612_p1(23 - 1 downto 0);
    empty_220_fu_5285_p2 <= (notrhs168_reg_7397 or notlhs167_reg_7392);
    empty_221_fu_5289_p2 <= (tmp_102_reg_7937 and empty_220_fu_5285_p2);
    empty_222_fu_3656_p1 <= p_to_int43_fu_3642_p1(23 - 1 downto 0);
    empty_223_fu_5302_p2 <= (notrhs170_reg_7407 or notlhs169_reg_7402);
    empty_224_fu_5306_p2 <= (tmp_104_reg_7942 and empty_223_fu_5302_p2);
    empty_225_fu_3686_p1 <= p_to_int45_fu_3672_p1(23 - 1 downto 0);
    empty_226_fu_5319_p2 <= (notrhs172_reg_7417 or notlhs171_reg_7412);
    empty_227_fu_5323_p2 <= (tmp_106_reg_7947 and empty_226_fu_5319_p2);
    empty_228_fu_3716_p1 <= p_to_int47_fu_3702_p1(23 - 1 downto 0);
    empty_229_fu_5336_p2 <= (notrhs174_reg_7427 or notlhs173_reg_7422);
    empty_230_fu_5340_p2 <= (tmp_108_reg_7952 and empty_229_fu_5336_p2);
    empty_231_fu_3746_p1 <= p_to_int49_fu_3732_p1(23 - 1 downto 0);
    empty_232_fu_5353_p2 <= (notrhs176_reg_7437 or notlhs175_reg_7432);
    empty_233_fu_5357_p2 <= (tmp_110_reg_7957 and empty_232_fu_5353_p2);
    empty_234_fu_3776_p1 <= p_to_int51_fu_3762_p1(23 - 1 downto 0);
    empty_235_fu_5370_p2 <= (notrhs178_reg_7447 or notlhs177_reg_7442);
    empty_236_fu_5374_p2 <= (tmp_112_reg_7962 and empty_235_fu_5370_p2);
    empty_237_fu_3806_p1 <= p_to_int53_fu_3792_p1(23 - 1 downto 0);
    empty_238_fu_5387_p2 <= (notrhs180_reg_7457 or notlhs179_reg_7452);
    empty_239_fu_5391_p2 <= (tmp_114_reg_7967 and empty_238_fu_5387_p2);
    empty_240_fu_3836_p1 <= p_to_int55_fu_3822_p1(23 - 1 downto 0);
    empty_241_fu_5404_p2 <= (notrhs182_reg_7467 or notlhs181_reg_7462);
    empty_242_fu_5408_p2 <= (tmp_116_reg_7972 and empty_241_fu_5404_p2);
    empty_243_fu_3866_p1 <= p_to_int57_fu_3852_p1(23 - 1 downto 0);
    empty_244_fu_5421_p2 <= (notrhs184_reg_7477 or notlhs183_reg_7472);
    empty_245_fu_5425_p2 <= (tmp_118_reg_7977 and empty_244_fu_5421_p2);
    empty_246_fu_3896_p1 <= p_to_int59_fu_3882_p1(23 - 1 downto 0);
    empty_247_fu_5438_p2 <= (notrhs186_reg_7487 or notlhs185_reg_7482);
    empty_248_fu_5442_p2 <= (tmp_120_reg_7982 and empty_247_fu_5438_p2);
    empty_249_fu_3926_p1 <= p_to_int61_fu_3912_p1(23 - 1 downto 0);
    empty_250_fu_5455_p2 <= (notrhs188_reg_7497 or notlhs187_reg_7492);
    empty_251_fu_5459_p2 <= (tmp_122_reg_7987 and empty_250_fu_5455_p2);
    empty_252_fu_3956_p1 <= p_to_int63_fu_3942_p1(23 - 1 downto 0);
    empty_253_fu_5472_p2 <= (notrhs190_reg_7507 or notlhs189_reg_7502);
    empty_254_fu_5476_p2 <= (tmp_124_reg_7992 and empty_253_fu_5472_p2);
    empty_255_fu_3986_p1 <= p_to_int65_fu_3972_p1(23 - 1 downto 0);
    empty_256_fu_5489_p2 <= (notrhs192_reg_7517 or notlhs191_reg_7512);
    empty_257_fu_5493_p2 <= (tmp_126_reg_7997 and empty_256_fu_5489_p2);
    empty_258_fu_4016_p1 <= p_to_int67_fu_4002_p1(23 - 1 downto 0);
    empty_259_fu_5506_p2 <= (notrhs194_reg_7527 or notlhs193_reg_7522);
    empty_260_fu_5510_p2 <= (tmp_128_reg_8002 and empty_259_fu_5506_p2);
    empty_261_fu_4046_p1 <= p_to_int69_fu_4032_p1(23 - 1 downto 0);
    empty_262_fu_5523_p2 <= (notrhs196_reg_7537 or notlhs195_reg_7532);
    empty_263_fu_5527_p2 <= (tmp_130_reg_8007 and empty_262_fu_5523_p2);
    empty_264_fu_4076_p1 <= p_to_int71_fu_4062_p1(23 - 1 downto 0);
    empty_265_fu_5540_p2 <= (notrhs198_reg_7547 or notlhs197_reg_7542);
    empty_266_fu_5544_p2 <= (tmp_132_reg_8012 and empty_265_fu_5540_p2);
    empty_267_fu_4106_p1 <= p_to_int73_fu_4092_p1(23 - 1 downto 0);
    empty_268_fu_5557_p2 <= (notrhs200_reg_7557 or notlhs199_reg_7552);
    empty_269_fu_5561_p2 <= (tmp_134_reg_8017 and empty_268_fu_5557_p2);
    empty_270_fu_4136_p1 <= p_to_int75_fu_4122_p1(23 - 1 downto 0);
    empty_271_fu_5574_p2 <= (notrhs202_reg_7567 or notlhs201_reg_7562);
    empty_272_fu_5578_p2 <= (tmp_136_reg_8022 and empty_271_fu_5574_p2);
    empty_273_fu_4166_p1 <= p_to_int77_fu_4152_p1(23 - 1 downto 0);
    empty_274_fu_5591_p2 <= (notrhs204_reg_7577 or notlhs203_reg_7572);
    empty_275_fu_5595_p2 <= (tmp_138_reg_8027 and empty_274_fu_5591_p2);
    empty_276_fu_4196_p1 <= p_to_int79_fu_4182_p1(23 - 1 downto 0);
    empty_277_fu_5608_p2 <= (notrhs206_reg_7587 or notlhs205_reg_7582);
    empty_278_fu_5612_p2 <= (tmp_140_reg_8032 and empty_277_fu_5608_p2);
    empty_279_fu_4226_p1 <= p_to_int81_fu_4212_p1(23 - 1 downto 0);
    empty_280_fu_5625_p2 <= (notrhs208_reg_7597 or notlhs207_reg_7592);
    empty_281_fu_5629_p2 <= (tmp_142_reg_8037 and empty_280_fu_5625_p2);
    empty_282_fu_4256_p1 <= p_to_int83_fu_4242_p1(23 - 1 downto 0);
    empty_283_fu_5642_p2 <= (notrhs210_reg_7607 or notlhs209_reg_7602);
    empty_284_fu_5646_p2 <= (tmp_144_reg_8042 and empty_283_fu_5642_p2);
    empty_285_fu_4286_p1 <= p_to_int85_fu_4272_p1(23 - 1 downto 0);
    empty_286_fu_5659_p2 <= (notrhs212_reg_7617 or notlhs211_reg_7612);
    empty_287_fu_5663_p2 <= (tmp_146_reg_8047 and empty_286_fu_5659_p2);
    empty_288_fu_4316_p1 <= p_to_int87_fu_4302_p1(23 - 1 downto 0);
    empty_289_fu_5676_p2 <= (notrhs214_reg_7627 or notlhs213_reg_7622);
    empty_290_fu_5680_p2 <= (tmp_148_reg_8052 and empty_289_fu_5676_p2);
    empty_291_fu_4346_p1 <= p_to_int89_fu_4332_p1(23 - 1 downto 0);
    empty_292_fu_5693_p2 <= (notrhs216_reg_7637 or notlhs215_reg_7632);
    empty_293_fu_5697_p2 <= (tmp_150_reg_8057 and empty_292_fu_5693_p2);
    empty_294_fu_4376_p1 <= p_to_int91_fu_4362_p1(23 - 1 downto 0);
    empty_295_fu_5710_p2 <= (notrhs218_reg_7647 or notlhs217_reg_7642);
    empty_296_fu_5714_p2 <= (tmp_152_reg_8062 and empty_295_fu_5710_p2);
    empty_297_fu_4406_p1 <= p_to_int93_fu_4392_p1(23 - 1 downto 0);
    empty_298_fu_5727_p2 <= (notrhs220_reg_7657 or notlhs219_reg_7652);
    empty_299_fu_5731_p2 <= (tmp_154_reg_8067 and empty_298_fu_5727_p2);
    empty_300_fu_4436_p1 <= p_to_int95_fu_4422_p1(23 - 1 downto 0);
    empty_301_fu_5744_p2 <= (notrhs222_reg_7667 or notlhs221_reg_7662);
    empty_302_fu_5748_p2 <= (tmp_156_reg_8072 and empty_301_fu_5744_p2);
    empty_303_fu_4466_p1 <= p_to_int97_fu_4452_p1(23 - 1 downto 0);
    empty_304_fu_5761_p2 <= (notrhs224_reg_7677 or notlhs223_reg_7672);
    empty_305_fu_5765_p2 <= (tmp_158_reg_8077 and empty_304_fu_5761_p2);
    empty_306_fu_4496_p1 <= p_to_int99_fu_4482_p1(23 - 1 downto 0);
    empty_307_fu_5778_p2 <= (notrhs226_reg_7687 or notlhs225_reg_7682);
    empty_308_fu_5782_p2 <= (tmp_160_reg_8082 and empty_307_fu_5778_p2);
    empty_309_fu_4526_p1 <= p_to_int101_fu_4512_p1(23 - 1 downto 0);
    empty_310_fu_5795_p2 <= (notrhs228_reg_7697 or notlhs227_reg_7692);
    empty_311_fu_5799_p2 <= (tmp_162_reg_8087 and empty_310_fu_5795_p2);
    empty_312_fu_4556_p1 <= p_to_int103_fu_4542_p1(23 - 1 downto 0);
    empty_313_fu_5812_p2 <= (notrhs230_reg_7707 or notlhs229_reg_7702);
    empty_314_fu_5816_p2 <= (tmp_164_reg_8092 and empty_313_fu_5812_p2);
    empty_315_fu_4586_p1 <= p_to_int105_fu_4572_p1(23 - 1 downto 0);
    empty_316_fu_5829_p2 <= (notrhs232_reg_7717 or notlhs231_reg_7712);
    empty_317_fu_5833_p2 <= (tmp_166_reg_8097 and empty_316_fu_5829_p2);
    empty_318_fu_4616_p1 <= p_to_int107_fu_4602_p1(23 - 1 downto 0);
    empty_319_fu_5846_p2 <= (notrhs234_reg_7727 or notlhs233_reg_7722);
    empty_320_fu_5850_p2 <= (tmp_168_reg_8102 and empty_319_fu_5846_p2);
    empty_321_fu_4646_p1 <= p_to_int109_fu_4632_p1(23 - 1 downto 0);
    empty_322_fu_5863_p2 <= (notrhs236_reg_7737 or notlhs235_reg_7732);
    empty_323_fu_5867_p2 <= (tmp_170_reg_8107 and empty_322_fu_5863_p2);
    empty_324_fu_4676_p1 <= p_to_int111_fu_4662_p1(23 - 1 downto 0);
    empty_325_fu_5880_p2 <= (notrhs238_reg_7747 or notlhs237_reg_7742);
    empty_326_fu_5884_p2 <= (tmp_172_reg_8112 and empty_325_fu_5880_p2);
    empty_327_fu_4706_p1 <= p_to_int113_fu_4692_p1(23 - 1 downto 0);
    empty_328_fu_5897_p2 <= (notrhs240_reg_7757 or notlhs239_reg_7752);
    empty_329_fu_5901_p2 <= (tmp_174_reg_8117 and empty_328_fu_5897_p2);
    empty_330_fu_4736_p1 <= p_to_int115_fu_4722_p1(23 - 1 downto 0);
    empty_331_fu_5914_p2 <= (notrhs242_reg_7767 or notlhs241_reg_7762);
    empty_332_fu_5918_p2 <= (tmp_176_reg_8122 and empty_331_fu_5914_p2);
    empty_333_fu_4766_p1 <= p_to_int117_fu_4752_p1(23 - 1 downto 0);
    empty_334_fu_5931_p2 <= (notrhs244_reg_7777 or notlhs243_reg_7772);
    empty_335_fu_5935_p2 <= (tmp_178_reg_8127 and empty_334_fu_5931_p2);
    empty_336_fu_4796_p1 <= p_to_int119_fu_4782_p1(23 - 1 downto 0);
    empty_337_fu_5948_p2 <= (notrhs246_reg_7787 or notlhs245_reg_7782);
    empty_338_fu_5952_p2 <= (tmp_180_reg_8132 and empty_337_fu_5948_p2);
    empty_339_fu_4826_p1 <= p_to_int121_fu_4812_p1(23 - 1 downto 0);
    empty_340_fu_5965_p2 <= (notrhs248_reg_7797 or notlhs247_reg_7792);
    empty_341_fu_5969_p2 <= (tmp_182_reg_8137 and empty_340_fu_5965_p2);
    empty_342_fu_4856_p1 <= p_to_int123_fu_4842_p1(23 - 1 downto 0);
    empty_343_fu_5982_p2 <= (notrhs250_reg_7807 or notlhs249_reg_7802);
    empty_344_fu_5986_p2 <= (tmp_184_reg_8142 and empty_343_fu_5982_p2);
    empty_345_fu_4886_p1 <= p_to_int125_fu_4872_p1(23 - 1 downto 0);
    empty_346_fu_5999_p2 <= (notrhs252_reg_7817 or notlhs251_reg_7812);
    empty_347_fu_6003_p2 <= (tmp_186_reg_8147 and empty_346_fu_5999_p2);
    empty_348_fu_4916_p1 <= p_to_int127_fu_4902_p1(23 - 1 downto 0);
    empty_349_fu_6016_p2 <= (notrhs254_reg_7827 or notlhs253_reg_7822);
    empty_350_fu_6020_p2 <= (tmp_188_reg_8152 and empty_349_fu_6016_p2);
    empty_351_fu_4946_p1 <= p_to_int129_fu_4932_p1(23 - 1 downto 0);
    empty_352_fu_6033_p2 <= (notrhs256_reg_7837 or notlhs255_reg_7832);
    empty_353_fu_6037_p2 <= (tmp_190_reg_8157 and empty_352_fu_6033_p2);
    empty_fu_3056_p1 <= p_to_int_fu_3042_p1(23 - 1 downto 0);

    exp_buf_10_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_address0;
        else 
            exp_buf_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_10_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_ce0;
        else 
            exp_buf_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_10_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_10_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_10_we0;
        else 
            exp_buf_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_11_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_address0;
        else 
            exp_buf_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_11_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_ce0;
        else 
            exp_buf_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_11_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_11_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_11_we0;
        else 
            exp_buf_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_12_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_address0;
        else 
            exp_buf_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_12_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_ce0;
        else 
            exp_buf_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_12_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_12_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_12_we0;
        else 
            exp_buf_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_13_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_address0;
        else 
            exp_buf_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_13_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_ce0;
        else 
            exp_buf_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_13_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_13_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_13_we0;
        else 
            exp_buf_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_14_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_address0;
        else 
            exp_buf_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_14_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_ce0;
        else 
            exp_buf_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_14_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_14_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_14_we0;
        else 
            exp_buf_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_15_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_address0;
        else 
            exp_buf_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_15_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_ce0;
        else 
            exp_buf_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_15_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_15_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_15_we0;
        else 
            exp_buf_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_16_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_address0;
        else 
            exp_buf_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_16_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_ce0;
        else 
            exp_buf_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_16_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_16_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_16_we0;
        else 
            exp_buf_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_17_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_address0;
        else 
            exp_buf_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_17_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_ce0;
        else 
            exp_buf_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_17_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_17_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_17_we0;
        else 
            exp_buf_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_18_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_address0;
        else 
            exp_buf_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_18_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_ce0;
        else 
            exp_buf_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_18_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_18_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_18_we0;
        else 
            exp_buf_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_19_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_address0;
        else 
            exp_buf_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_19_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_ce0;
        else 
            exp_buf_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_19_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_19_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_19_we0;
        else 
            exp_buf_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_1_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_address0;
        else 
            exp_buf_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_1_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_ce0;
        else 
            exp_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_1_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_1_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_1_we0;
        else 
            exp_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_20_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_address0;
        else 
            exp_buf_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_20_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_ce0;
        else 
            exp_buf_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_20_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_20_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_20_we0;
        else 
            exp_buf_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_21_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_address0;
        else 
            exp_buf_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_21_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_ce0;
        else 
            exp_buf_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_21_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_21_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_21_we0;
        else 
            exp_buf_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_22_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_address0;
        else 
            exp_buf_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_22_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_ce0;
        else 
            exp_buf_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_22_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_22_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_22_we0;
        else 
            exp_buf_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_23_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_address0;
        else 
            exp_buf_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_23_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_ce0;
        else 
            exp_buf_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_23_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_23_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_23_we0;
        else 
            exp_buf_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_24_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_address0;
        else 
            exp_buf_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_24_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_ce0;
        else 
            exp_buf_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_24_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_24_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_24_we0;
        else 
            exp_buf_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_25_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_address0;
        else 
            exp_buf_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_25_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_ce0;
        else 
            exp_buf_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_25_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_25_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_25_we0;
        else 
            exp_buf_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_26_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_address0;
        else 
            exp_buf_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_26_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_ce0;
        else 
            exp_buf_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_26_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_26_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_26_we0;
        else 
            exp_buf_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_27_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_address0;
        else 
            exp_buf_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_27_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_ce0;
        else 
            exp_buf_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_27_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_27_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_27_we0;
        else 
            exp_buf_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_28_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_address0;
        else 
            exp_buf_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_28_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_ce0;
        else 
            exp_buf_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_28_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_28_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_28_we0;
        else 
            exp_buf_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_29_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_address0;
        else 
            exp_buf_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_29_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_ce0;
        else 
            exp_buf_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_29_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_29_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_29_we0;
        else 
            exp_buf_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_2_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_address0;
        else 
            exp_buf_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_2_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_ce0;
        else 
            exp_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_2_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_2_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_2_we0;
        else 
            exp_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_30_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_address0;
        else 
            exp_buf_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_30_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_ce0;
        else 
            exp_buf_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_30_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_30_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_30_we0;
        else 
            exp_buf_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_31_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_address0;
        else 
            exp_buf_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_31_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_ce0;
        else 
            exp_buf_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_31_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_31_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_31_we0;
        else 
            exp_buf_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_32_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_address0;
        else 
            exp_buf_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_32_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_ce0;
        else 
            exp_buf_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_32_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_32_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_32_we0;
        else 
            exp_buf_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_33_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_address0;
        else 
            exp_buf_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_33_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_ce0;
        else 
            exp_buf_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_33_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_33_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_33_we0;
        else 
            exp_buf_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_34_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_address0;
        else 
            exp_buf_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_34_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_ce0;
        else 
            exp_buf_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_34_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_34_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_34_we0;
        else 
            exp_buf_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_35_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_address0;
        else 
            exp_buf_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_35_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_ce0;
        else 
            exp_buf_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_35_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_35_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_35_we0;
        else 
            exp_buf_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_36_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_address0;
        else 
            exp_buf_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_36_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_ce0;
        else 
            exp_buf_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_36_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_36_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_36_we0;
        else 
            exp_buf_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_37_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_address0;
        else 
            exp_buf_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_37_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_ce0;
        else 
            exp_buf_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_37_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_37_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_37_we0;
        else 
            exp_buf_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_38_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_address0;
        else 
            exp_buf_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_38_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_ce0;
        else 
            exp_buf_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_38_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_38_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_38_we0;
        else 
            exp_buf_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_39_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_address0;
        else 
            exp_buf_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_39_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_ce0;
        else 
            exp_buf_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_39_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_39_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_39_we0;
        else 
            exp_buf_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_3_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_address0;
        else 
            exp_buf_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_3_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_ce0;
        else 
            exp_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_3_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_3_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_3_we0;
        else 
            exp_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_40_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_address0;
        else 
            exp_buf_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_40_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_ce0;
        else 
            exp_buf_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_40_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_40_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_40_we0;
        else 
            exp_buf_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_41_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_address0;
        else 
            exp_buf_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_41_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_ce0;
        else 
            exp_buf_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_41_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_41_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_41_we0;
        else 
            exp_buf_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_42_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_address0;
        else 
            exp_buf_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_42_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_ce0;
        else 
            exp_buf_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_42_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_42_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_42_we0;
        else 
            exp_buf_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_43_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_address0;
        else 
            exp_buf_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_43_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_ce0;
        else 
            exp_buf_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_43_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_43_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_43_we0;
        else 
            exp_buf_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_44_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_address0;
        else 
            exp_buf_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_44_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_ce0;
        else 
            exp_buf_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_44_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_44_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_44_we0;
        else 
            exp_buf_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_45_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_address0;
        else 
            exp_buf_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_45_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_ce0;
        else 
            exp_buf_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_45_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_45_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_45_we0;
        else 
            exp_buf_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_46_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_address0;
        else 
            exp_buf_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_46_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_ce0;
        else 
            exp_buf_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_46_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_46_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_46_we0;
        else 
            exp_buf_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_47_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_address0;
        else 
            exp_buf_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_47_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_ce0;
        else 
            exp_buf_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_47_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_47_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_47_we0;
        else 
            exp_buf_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_48_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_address0;
        else 
            exp_buf_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_48_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_ce0;
        else 
            exp_buf_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_48_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_48_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_48_we0;
        else 
            exp_buf_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_49_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_address0;
        else 
            exp_buf_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_49_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_ce0;
        else 
            exp_buf_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_49_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_49_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_49_we0;
        else 
            exp_buf_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_4_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_address0;
        else 
            exp_buf_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_4_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_ce0;
        else 
            exp_buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_4_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_4_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_4_we0;
        else 
            exp_buf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_50_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_address0;
        else 
            exp_buf_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_50_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_ce0;
        else 
            exp_buf_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_50_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_50_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_50_we0;
        else 
            exp_buf_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_51_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_address0;
        else 
            exp_buf_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_51_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_ce0;
        else 
            exp_buf_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_51_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_51_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_51_we0;
        else 
            exp_buf_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_52_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_address0;
        else 
            exp_buf_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_52_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_ce0;
        else 
            exp_buf_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_52_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_52_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_52_we0;
        else 
            exp_buf_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_53_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_address0;
        else 
            exp_buf_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_53_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_ce0;
        else 
            exp_buf_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_53_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_53_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_53_we0;
        else 
            exp_buf_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_54_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_address0;
        else 
            exp_buf_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_54_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_ce0;
        else 
            exp_buf_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_54_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_54_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_54_we0;
        else 
            exp_buf_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_55_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_address0;
        else 
            exp_buf_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_55_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_ce0;
        else 
            exp_buf_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_55_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_55_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_55_we0;
        else 
            exp_buf_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_56_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_address0;
        else 
            exp_buf_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_56_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_ce0;
        else 
            exp_buf_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_56_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_56_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_56_we0;
        else 
            exp_buf_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_57_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_address0;
        else 
            exp_buf_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_57_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_ce0;
        else 
            exp_buf_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_57_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_57_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_57_we0;
        else 
            exp_buf_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_58_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_address0;
        else 
            exp_buf_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_58_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_ce0;
        else 
            exp_buf_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_58_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_58_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_58_we0;
        else 
            exp_buf_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_59_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_address0;
        else 
            exp_buf_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_59_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_ce0;
        else 
            exp_buf_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_59_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_59_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_59_we0;
        else 
            exp_buf_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_5_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_address0;
        else 
            exp_buf_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_5_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_ce0;
        else 
            exp_buf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_5_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_5_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_5_we0;
        else 
            exp_buf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_60_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_address0;
        else 
            exp_buf_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_60_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_ce0;
        else 
            exp_buf_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_60_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_60_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_60_we0;
        else 
            exp_buf_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_61_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_address0;
        else 
            exp_buf_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_61_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_ce0;
        else 
            exp_buf_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_61_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_61_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_61_we0;
        else 
            exp_buf_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_62_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_address0;
        else 
            exp_buf_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_62_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_ce0;
        else 
            exp_buf_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_62_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_62_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_62_we0;
        else 
            exp_buf_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_63_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_address0;
        else 
            exp_buf_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_63_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_ce0;
        else 
            exp_buf_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_63_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_63_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_63_we0;
        else 
            exp_buf_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_6_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_address0;
        else 
            exp_buf_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_6_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_ce0;
        else 
            exp_buf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_6_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_6_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_6_we0;
        else 
            exp_buf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_7_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_address0;
        else 
            exp_buf_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_7_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_ce0;
        else 
            exp_buf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_7_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_7_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_7_we0;
        else 
            exp_buf_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_8_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_address0;
        else 
            exp_buf_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_8_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_ce0;
        else 
            exp_buf_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_8_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_8_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_8_we0;
        else 
            exp_buf_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_9_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_address0;
        else 
            exp_buf_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_9_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_ce0;
        else 
            exp_buf_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_9_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_9_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_9_we0;
        else 
            exp_buf_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_address0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_address0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_address0;
        else 
            exp_buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_buf_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_ce0, grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_ce0, ap_CS_fsm_state4, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            exp_buf_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_exp_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_ce0;
        else 
            exp_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_buf_we0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            exp_buf_we0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_exp_buf_we0;
        else 
            exp_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_ap_start_reg;
    grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_ap_start_reg;
    grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_ap_start_reg;
    inv_sum_10_fu_5141_p3 <= 
        div_i_s_reg_8212 when (empty_194_fu_5136_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_11_fu_5158_p3 <= 
        div_i_10_reg_8217 when (empty_197_fu_5153_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_12_fu_5175_p3 <= 
        div_i_11_reg_8222 when (empty_200_fu_5170_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_13_fu_5192_p3 <= 
        div_i_12_reg_8227 when (empty_203_fu_5187_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_14_fu_5209_p3 <= 
        div_i_13_reg_8232 when (empty_206_fu_5204_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_15_fu_5226_p3 <= 
        div_i_14_reg_8237 when (empty_209_fu_5221_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_16_fu_5243_p3 <= 
        div_i_15_reg_8242 when (empty_212_fu_5238_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_17_fu_5260_p3 <= 
        div_i_16_reg_8247 when (empty_215_fu_5255_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_18_fu_5277_p3 <= 
        div_i_17_reg_8252 when (empty_218_fu_5272_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_19_fu_5294_p3 <= 
        div_i_18_reg_8257 when (empty_221_fu_5289_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_1_fu_4988_p3 <= 
        div_i_1_reg_8167 when (empty_167_fu_4983_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_20_fu_5311_p3 <= 
        div_i_19_reg_8262 when (empty_224_fu_5306_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_21_fu_5328_p3 <= 
        div_i_20_reg_8267 when (empty_227_fu_5323_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_22_fu_5345_p3 <= 
        div_i_21_reg_8272 when (empty_230_fu_5340_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_23_fu_5362_p3 <= 
        div_i_22_reg_8277 when (empty_233_fu_5357_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_24_fu_5379_p3 <= 
        div_i_23_reg_8282 when (empty_236_fu_5374_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_25_fu_5396_p3 <= 
        div_i_24_reg_8287 when (empty_239_fu_5391_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_26_fu_5413_p3 <= 
        div_i_25_reg_8292 when (empty_242_fu_5408_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_27_fu_5430_p3 <= 
        div_i_26_reg_8297 when (empty_245_fu_5425_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_28_fu_5447_p3 <= 
        div_i_27_reg_8302 when (empty_248_fu_5442_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_29_fu_5464_p3 <= 
        div_i_28_reg_8307 when (empty_251_fu_5459_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_2_fu_5005_p3 <= 
        div_i_2_reg_8172 when (empty_170_fu_5000_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_30_fu_5481_p3 <= 
        div_i_29_reg_8312 when (empty_254_fu_5476_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_31_fu_5498_p3 <= 
        div_i_30_reg_8317 when (empty_257_fu_5493_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_32_fu_5515_p3 <= 
        div_i_31_reg_8322 when (empty_260_fu_5510_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_33_fu_5532_p3 <= 
        div_i_32_reg_8327 when (empty_263_fu_5527_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_34_fu_5549_p3 <= 
        div_i_33_reg_8332 when (empty_266_fu_5544_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_35_fu_5566_p3 <= 
        div_i_34_reg_8337 when (empty_269_fu_5561_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_36_fu_5583_p3 <= 
        div_i_35_reg_8342 when (empty_272_fu_5578_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_37_fu_5600_p3 <= 
        div_i_36_reg_8347 when (empty_275_fu_5595_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_38_fu_5617_p3 <= 
        div_i_37_reg_8352 when (empty_278_fu_5612_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_39_fu_5634_p3 <= 
        div_i_38_reg_8357 when (empty_281_fu_5629_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_3_fu_5022_p3 <= 
        div_i_3_reg_8177 when (empty_173_fu_5017_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_40_fu_5651_p3 <= 
        div_i_39_reg_8362 when (empty_284_fu_5646_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_41_fu_5668_p3 <= 
        div_i_40_reg_8367 when (empty_287_fu_5663_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_42_fu_5685_p3 <= 
        div_i_41_reg_8372 when (empty_290_fu_5680_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_43_fu_5702_p3 <= 
        div_i_42_reg_8377 when (empty_293_fu_5697_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_44_fu_5719_p3 <= 
        div_i_43_reg_8382 when (empty_296_fu_5714_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_45_fu_5736_p3 <= 
        div_i_44_reg_8387 when (empty_299_fu_5731_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_46_fu_5753_p3 <= 
        div_i_45_reg_8392 when (empty_302_fu_5748_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_47_fu_5770_p3 <= 
        div_i_46_reg_8397 when (empty_305_fu_5765_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_48_fu_5787_p3 <= 
        div_i_47_reg_8402 when (empty_308_fu_5782_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_49_fu_5804_p3 <= 
        div_i_48_reg_8407 when (empty_311_fu_5799_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_4_fu_5039_p3 <= 
        div_i_4_reg_8182 when (empty_176_fu_5034_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_50_fu_5821_p3 <= 
        div_i_49_reg_8412 when (empty_314_fu_5816_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_51_fu_5838_p3 <= 
        div_i_50_reg_8417 when (empty_317_fu_5833_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_52_fu_5855_p3 <= 
        div_i_51_reg_8422 when (empty_320_fu_5850_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_53_fu_5872_p3 <= 
        div_i_52_reg_8427 when (empty_323_fu_5867_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_54_fu_5889_p3 <= 
        div_i_53_reg_8432 when (empty_326_fu_5884_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_55_fu_5906_p3 <= 
        div_i_54_reg_8437 when (empty_329_fu_5901_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_56_fu_5923_p3 <= 
        div_i_55_reg_8442 when (empty_332_fu_5918_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_57_fu_5940_p3 <= 
        div_i_56_reg_8447 when (empty_335_fu_5935_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_58_fu_5957_p3 <= 
        div_i_57_reg_8452 when (empty_338_fu_5952_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_59_fu_5974_p3 <= 
        div_i_58_reg_8457 when (empty_341_fu_5969_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_5_fu_5056_p3 <= 
        div_i_5_reg_8187 when (empty_179_fu_5051_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_60_fu_5991_p3 <= 
        div_i_59_reg_8462 when (empty_344_fu_5986_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_61_fu_6008_p3 <= 
        div_i_60_reg_8467 when (empty_347_fu_6003_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_62_fu_6025_p3 <= 
        div_i_61_reg_8472 when (empty_350_fu_6020_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_63_fu_6042_p3 <= 
        div_i_62_reg_8477 when (empty_353_fu_6037_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_6_fu_5073_p3 <= 
        div_i_6_reg_8192 when (empty_182_fu_5068_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_7_fu_5090_p3 <= 
        div_i_7_reg_8197 when (empty_185_fu_5085_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_8_fu_5107_p3 <= 
        div_i_8_reg_8202 when (empty_188_fu_5102_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_9_fu_5124_p3 <= 
        div_i_9_reg_8207 when (empty_191_fu_5119_p2(0) = '1') else 
        ap_const_lv32_0;
    inv_sum_fu_4971_p3 <= 
        div_i_reg_8162 when (empty_164_fu_4966_p2(0) = '1') else 
        ap_const_lv32_0;
    notlhs131_fu_3090_p2 <= "0" when (tmp_65_fu_3076_p4 = ap_const_lv8_FF) else "1";
    notlhs133_fu_3120_p2 <= "0" when (tmp_67_fu_3106_p4 = ap_const_lv8_FF) else "1";
    notlhs135_fu_3150_p2 <= "0" when (tmp_69_fu_3136_p4 = ap_const_lv8_FF) else "1";
    notlhs137_fu_3180_p2 <= "0" when (tmp_71_fu_3166_p4 = ap_const_lv8_FF) else "1";
    notlhs139_fu_3210_p2 <= "0" when (tmp_73_fu_3196_p4 = ap_const_lv8_FF) else "1";
    notlhs141_fu_3240_p2 <= "0" when (tmp_75_fu_3226_p4 = ap_const_lv8_FF) else "1";
    notlhs143_fu_3270_p2 <= "0" when (tmp_77_fu_3256_p4 = ap_const_lv8_FF) else "1";
    notlhs145_fu_3300_p2 <= "0" when (tmp_79_fu_3286_p4 = ap_const_lv8_FF) else "1";
    notlhs147_fu_3330_p2 <= "0" when (tmp_81_fu_3316_p4 = ap_const_lv8_FF) else "1";
    notlhs149_fu_3360_p2 <= "0" when (tmp_83_fu_3346_p4 = ap_const_lv8_FF) else "1";
    notlhs151_fu_3390_p2 <= "0" when (tmp_85_fu_3376_p4 = ap_const_lv8_FF) else "1";
    notlhs153_fu_3420_p2 <= "0" when (tmp_87_fu_3406_p4 = ap_const_lv8_FF) else "1";
    notlhs155_fu_3450_p2 <= "0" when (tmp_89_fu_3436_p4 = ap_const_lv8_FF) else "1";
    notlhs157_fu_3480_p2 <= "0" when (tmp_91_fu_3466_p4 = ap_const_lv8_FF) else "1";
    notlhs159_fu_3510_p2 <= "0" when (tmp_93_fu_3496_p4 = ap_const_lv8_FF) else "1";
    notlhs161_fu_3540_p2 <= "0" when (tmp_95_fu_3526_p4 = ap_const_lv8_FF) else "1";
    notlhs163_fu_3570_p2 <= "0" when (tmp_97_fu_3556_p4 = ap_const_lv8_FF) else "1";
    notlhs165_fu_3600_p2 <= "0" when (tmp_99_fu_3586_p4 = ap_const_lv8_FF) else "1";
    notlhs167_fu_3630_p2 <= "0" when (tmp_101_fu_3616_p4 = ap_const_lv8_FF) else "1";
    notlhs169_fu_3660_p2 <= "0" when (tmp_103_fu_3646_p4 = ap_const_lv8_FF) else "1";
    notlhs171_fu_3690_p2 <= "0" when (tmp_105_fu_3676_p4 = ap_const_lv8_FF) else "1";
    notlhs173_fu_3720_p2 <= "0" when (tmp_107_fu_3706_p4 = ap_const_lv8_FF) else "1";
    notlhs175_fu_3750_p2 <= "0" when (tmp_109_fu_3736_p4 = ap_const_lv8_FF) else "1";
    notlhs177_fu_3780_p2 <= "0" when (tmp_111_fu_3766_p4 = ap_const_lv8_FF) else "1";
    notlhs179_fu_3810_p2 <= "0" when (tmp_113_fu_3796_p4 = ap_const_lv8_FF) else "1";
    notlhs181_fu_3840_p2 <= "0" when (tmp_115_fu_3826_p4 = ap_const_lv8_FF) else "1";
    notlhs183_fu_3870_p2 <= "0" when (tmp_117_fu_3856_p4 = ap_const_lv8_FF) else "1";
    notlhs185_fu_3900_p2 <= "0" when (tmp_119_fu_3886_p4 = ap_const_lv8_FF) else "1";
    notlhs187_fu_3930_p2 <= "0" when (tmp_121_fu_3916_p4 = ap_const_lv8_FF) else "1";
    notlhs189_fu_3960_p2 <= "0" when (tmp_123_fu_3946_p4 = ap_const_lv8_FF) else "1";
    notlhs191_fu_3990_p2 <= "0" when (tmp_125_fu_3976_p4 = ap_const_lv8_FF) else "1";
    notlhs193_fu_4020_p2 <= "0" when (tmp_127_fu_4006_p4 = ap_const_lv8_FF) else "1";
    notlhs195_fu_4050_p2 <= "0" when (tmp_129_fu_4036_p4 = ap_const_lv8_FF) else "1";
    notlhs197_fu_4080_p2 <= "0" when (tmp_131_fu_4066_p4 = ap_const_lv8_FF) else "1";
    notlhs199_fu_4110_p2 <= "0" when (tmp_133_fu_4096_p4 = ap_const_lv8_FF) else "1";
    notlhs201_fu_4140_p2 <= "0" when (tmp_135_fu_4126_p4 = ap_const_lv8_FF) else "1";
    notlhs203_fu_4170_p2 <= "0" when (tmp_137_fu_4156_p4 = ap_const_lv8_FF) else "1";
    notlhs205_fu_4200_p2 <= "0" when (tmp_139_fu_4186_p4 = ap_const_lv8_FF) else "1";
    notlhs207_fu_4230_p2 <= "0" when (tmp_141_fu_4216_p4 = ap_const_lv8_FF) else "1";
    notlhs209_fu_4260_p2 <= "0" when (tmp_143_fu_4246_p4 = ap_const_lv8_FF) else "1";
    notlhs211_fu_4290_p2 <= "0" when (tmp_145_fu_4276_p4 = ap_const_lv8_FF) else "1";
    notlhs213_fu_4320_p2 <= "0" when (tmp_147_fu_4306_p4 = ap_const_lv8_FF) else "1";
    notlhs215_fu_4350_p2 <= "0" when (tmp_149_fu_4336_p4 = ap_const_lv8_FF) else "1";
    notlhs217_fu_4380_p2 <= "0" when (tmp_151_fu_4366_p4 = ap_const_lv8_FF) else "1";
    notlhs219_fu_4410_p2 <= "0" when (tmp_153_fu_4396_p4 = ap_const_lv8_FF) else "1";
    notlhs221_fu_4440_p2 <= "0" when (tmp_155_fu_4426_p4 = ap_const_lv8_FF) else "1";
    notlhs223_fu_4470_p2 <= "0" when (tmp_157_fu_4456_p4 = ap_const_lv8_FF) else "1";
    notlhs225_fu_4500_p2 <= "0" when (tmp_159_fu_4486_p4 = ap_const_lv8_FF) else "1";
    notlhs227_fu_4530_p2 <= "0" when (tmp_161_fu_4516_p4 = ap_const_lv8_FF) else "1";
    notlhs229_fu_4560_p2 <= "0" when (tmp_163_fu_4546_p4 = ap_const_lv8_FF) else "1";
    notlhs231_fu_4590_p2 <= "0" when (tmp_165_fu_4576_p4 = ap_const_lv8_FF) else "1";
    notlhs233_fu_4620_p2 <= "0" when (tmp_167_fu_4606_p4 = ap_const_lv8_FF) else "1";
    notlhs235_fu_4650_p2 <= "0" when (tmp_169_fu_4636_p4 = ap_const_lv8_FF) else "1";
    notlhs237_fu_4680_p2 <= "0" when (tmp_171_fu_4666_p4 = ap_const_lv8_FF) else "1";
    notlhs239_fu_4710_p2 <= "0" when (tmp_173_fu_4696_p4 = ap_const_lv8_FF) else "1";
    notlhs241_fu_4740_p2 <= "0" when (tmp_175_fu_4726_p4 = ap_const_lv8_FF) else "1";
    notlhs243_fu_4770_p2 <= "0" when (tmp_177_fu_4756_p4 = ap_const_lv8_FF) else "1";
    notlhs245_fu_4800_p2 <= "0" when (tmp_179_fu_4786_p4 = ap_const_lv8_FF) else "1";
    notlhs247_fu_4830_p2 <= "0" when (tmp_181_fu_4816_p4 = ap_const_lv8_FF) else "1";
    notlhs249_fu_4860_p2 <= "0" when (tmp_183_fu_4846_p4 = ap_const_lv8_FF) else "1";
    notlhs251_fu_4890_p2 <= "0" when (tmp_185_fu_4876_p4 = ap_const_lv8_FF) else "1";
    notlhs253_fu_4920_p2 <= "0" when (tmp_187_fu_4906_p4 = ap_const_lv8_FF) else "1";
    notlhs255_fu_4950_p2 <= "0" when (tmp_189_fu_4936_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_3060_p2 <= "0" when (tmp_s_fu_3046_p4 = ap_const_lv8_FF) else "1";
    notrhs132_fu_3096_p2 <= "1" when (empty_165_fu_3086_p1 = ap_const_lv23_0) else "0";
    notrhs134_fu_3126_p2 <= "1" when (empty_168_fu_3116_p1 = ap_const_lv23_0) else "0";
    notrhs136_fu_3156_p2 <= "1" when (empty_171_fu_3146_p1 = ap_const_lv23_0) else "0";
    notrhs138_fu_3186_p2 <= "1" when (empty_174_fu_3176_p1 = ap_const_lv23_0) else "0";
    notrhs140_fu_3216_p2 <= "1" when (empty_177_fu_3206_p1 = ap_const_lv23_0) else "0";
    notrhs142_fu_3246_p2 <= "1" when (empty_180_fu_3236_p1 = ap_const_lv23_0) else "0";
    notrhs144_fu_3276_p2 <= "1" when (empty_183_fu_3266_p1 = ap_const_lv23_0) else "0";
    notrhs146_fu_3306_p2 <= "1" when (empty_186_fu_3296_p1 = ap_const_lv23_0) else "0";
    notrhs148_fu_3336_p2 <= "1" when (empty_189_fu_3326_p1 = ap_const_lv23_0) else "0";
    notrhs150_fu_3366_p2 <= "1" when (empty_192_fu_3356_p1 = ap_const_lv23_0) else "0";
    notrhs152_fu_3396_p2 <= "1" when (empty_195_fu_3386_p1 = ap_const_lv23_0) else "0";
    notrhs154_fu_3426_p2 <= "1" when (empty_198_fu_3416_p1 = ap_const_lv23_0) else "0";
    notrhs156_fu_3456_p2 <= "1" when (empty_201_fu_3446_p1 = ap_const_lv23_0) else "0";
    notrhs158_fu_3486_p2 <= "1" when (empty_204_fu_3476_p1 = ap_const_lv23_0) else "0";
    notrhs160_fu_3516_p2 <= "1" when (empty_207_fu_3506_p1 = ap_const_lv23_0) else "0";
    notrhs162_fu_3546_p2 <= "1" when (empty_210_fu_3536_p1 = ap_const_lv23_0) else "0";
    notrhs164_fu_3576_p2 <= "1" when (empty_213_fu_3566_p1 = ap_const_lv23_0) else "0";
    notrhs166_fu_3606_p2 <= "1" when (empty_216_fu_3596_p1 = ap_const_lv23_0) else "0";
    notrhs168_fu_3636_p2 <= "1" when (empty_219_fu_3626_p1 = ap_const_lv23_0) else "0";
    notrhs170_fu_3666_p2 <= "1" when (empty_222_fu_3656_p1 = ap_const_lv23_0) else "0";
    notrhs172_fu_3696_p2 <= "1" when (empty_225_fu_3686_p1 = ap_const_lv23_0) else "0";
    notrhs174_fu_3726_p2 <= "1" when (empty_228_fu_3716_p1 = ap_const_lv23_0) else "0";
    notrhs176_fu_3756_p2 <= "1" when (empty_231_fu_3746_p1 = ap_const_lv23_0) else "0";
    notrhs178_fu_3786_p2 <= "1" when (empty_234_fu_3776_p1 = ap_const_lv23_0) else "0";
    notrhs180_fu_3816_p2 <= "1" when (empty_237_fu_3806_p1 = ap_const_lv23_0) else "0";
    notrhs182_fu_3846_p2 <= "1" when (empty_240_fu_3836_p1 = ap_const_lv23_0) else "0";
    notrhs184_fu_3876_p2 <= "1" when (empty_243_fu_3866_p1 = ap_const_lv23_0) else "0";
    notrhs186_fu_3906_p2 <= "1" when (empty_246_fu_3896_p1 = ap_const_lv23_0) else "0";
    notrhs188_fu_3936_p2 <= "1" when (empty_249_fu_3926_p1 = ap_const_lv23_0) else "0";
    notrhs190_fu_3966_p2 <= "1" when (empty_252_fu_3956_p1 = ap_const_lv23_0) else "0";
    notrhs192_fu_3996_p2 <= "1" when (empty_255_fu_3986_p1 = ap_const_lv23_0) else "0";
    notrhs194_fu_4026_p2 <= "1" when (empty_258_fu_4016_p1 = ap_const_lv23_0) else "0";
    notrhs196_fu_4056_p2 <= "1" when (empty_261_fu_4046_p1 = ap_const_lv23_0) else "0";
    notrhs198_fu_4086_p2 <= "1" when (empty_264_fu_4076_p1 = ap_const_lv23_0) else "0";
    notrhs200_fu_4116_p2 <= "1" when (empty_267_fu_4106_p1 = ap_const_lv23_0) else "0";
    notrhs202_fu_4146_p2 <= "1" when (empty_270_fu_4136_p1 = ap_const_lv23_0) else "0";
    notrhs204_fu_4176_p2 <= "1" when (empty_273_fu_4166_p1 = ap_const_lv23_0) else "0";
    notrhs206_fu_4206_p2 <= "1" when (empty_276_fu_4196_p1 = ap_const_lv23_0) else "0";
    notrhs208_fu_4236_p2 <= "1" when (empty_279_fu_4226_p1 = ap_const_lv23_0) else "0";
    notrhs210_fu_4266_p2 <= "1" when (empty_282_fu_4256_p1 = ap_const_lv23_0) else "0";
    notrhs212_fu_4296_p2 <= "1" when (empty_285_fu_4286_p1 = ap_const_lv23_0) else "0";
    notrhs214_fu_4326_p2 <= "1" when (empty_288_fu_4316_p1 = ap_const_lv23_0) else "0";
    notrhs216_fu_4356_p2 <= "1" when (empty_291_fu_4346_p1 = ap_const_lv23_0) else "0";
    notrhs218_fu_4386_p2 <= "1" when (empty_294_fu_4376_p1 = ap_const_lv23_0) else "0";
    notrhs220_fu_4416_p2 <= "1" when (empty_297_fu_4406_p1 = ap_const_lv23_0) else "0";
    notrhs222_fu_4446_p2 <= "1" when (empty_300_fu_4436_p1 = ap_const_lv23_0) else "0";
    notrhs224_fu_4476_p2 <= "1" when (empty_303_fu_4466_p1 = ap_const_lv23_0) else "0";
    notrhs226_fu_4506_p2 <= "1" when (empty_306_fu_4496_p1 = ap_const_lv23_0) else "0";
    notrhs228_fu_4536_p2 <= "1" when (empty_309_fu_4526_p1 = ap_const_lv23_0) else "0";
    notrhs230_fu_4566_p2 <= "1" when (empty_312_fu_4556_p1 = ap_const_lv23_0) else "0";
    notrhs232_fu_4596_p2 <= "1" when (empty_315_fu_4586_p1 = ap_const_lv23_0) else "0";
    notrhs234_fu_4626_p2 <= "1" when (empty_318_fu_4616_p1 = ap_const_lv23_0) else "0";
    notrhs236_fu_4656_p2 <= "1" when (empty_321_fu_4646_p1 = ap_const_lv23_0) else "0";
    notrhs238_fu_4686_p2 <= "1" when (empty_324_fu_4676_p1 = ap_const_lv23_0) else "0";
    notrhs240_fu_4716_p2 <= "1" when (empty_327_fu_4706_p1 = ap_const_lv23_0) else "0";
    notrhs242_fu_4746_p2 <= "1" when (empty_330_fu_4736_p1 = ap_const_lv23_0) else "0";
    notrhs244_fu_4776_p2 <= "1" when (empty_333_fu_4766_p1 = ap_const_lv23_0) else "0";
    notrhs246_fu_4806_p2 <= "1" when (empty_336_fu_4796_p1 = ap_const_lv23_0) else "0";
    notrhs248_fu_4836_p2 <= "1" when (empty_339_fu_4826_p1 = ap_const_lv23_0) else "0";
    notrhs250_fu_4866_p2 <= "1" when (empty_342_fu_4856_p1 = ap_const_lv23_0) else "0";
    notrhs252_fu_4896_p2 <= "1" when (empty_345_fu_4886_p1 = ap_const_lv23_0) else "0";
    notrhs254_fu_4926_p2 <= "1" when (empty_348_fu_4916_p1 = ap_const_lv23_0) else "0";
    notrhs256_fu_4956_p2 <= "1" when (empty_351_fu_4946_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_3066_p2 <= "1" when (empty_fu_3056_p1 = ap_const_lv23_0) else "0";
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_we0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_address0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_ce0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_d0;
    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_we0;
    p_to_int101_fu_4512_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out14;
    p_to_int103_fu_4542_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out13;
    p_to_int105_fu_4572_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out12;
    p_to_int107_fu_4602_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out11;
    p_to_int109_fu_4632_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out10;
    p_to_int111_fu_4662_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out9;
    p_to_int113_fu_4692_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out8;
    p_to_int115_fu_4722_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out7;
    p_to_int117_fu_4752_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out6;
    p_to_int119_fu_4782_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out5;
    p_to_int11_fu_3162_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out59;
    p_to_int121_fu_4812_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out4;
    p_to_int123_fu_4842_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out3;
    p_to_int125_fu_4872_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out2;
    p_to_int127_fu_4902_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out1;
    p_to_int129_fu_4932_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out;
    p_to_int13_fu_3192_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out58;
    p_to_int15_fu_3222_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out57;
    p_to_int17_fu_3252_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out56;
    p_to_int19_fu_3282_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out55;
    p_to_int21_fu_3312_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out54;
    p_to_int23_fu_3342_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out53;
    p_to_int25_fu_3372_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out52;
    p_to_int27_fu_3402_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out51;
    p_to_int29_fu_3432_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out50;
    p_to_int31_fu_3462_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out49;
    p_to_int33_fu_3492_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out48;
    p_to_int35_fu_3522_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out47;
    p_to_int37_fu_3552_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out46;
    p_to_int39_fu_3582_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out45;
    p_to_int41_fu_3612_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out44;
    p_to_int43_fu_3642_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out43;
    p_to_int45_fu_3672_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out42;
    p_to_int47_fu_3702_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out41;
    p_to_int49_fu_3732_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out40;
    p_to_int51_fu_3762_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out39;
    p_to_int53_fu_3792_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out38;
    p_to_int55_fu_3822_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out37;
    p_to_int57_fu_3852_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out36;
    p_to_int59_fu_3882_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out35;
    p_to_int5_fu_3072_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out62;
    p_to_int61_fu_3912_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out34;
    p_to_int63_fu_3942_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out33;
    p_to_int65_fu_3972_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out32;
    p_to_int67_fu_4002_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out31;
    p_to_int69_fu_4032_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out30;
    p_to_int71_fu_4062_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out29;
    p_to_int73_fu_4092_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out28;
    p_to_int75_fu_4122_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out27;
    p_to_int77_fu_4152_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out26;
    p_to_int79_fu_4182_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out25;
    p_to_int7_fu_3102_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out61;
    p_to_int81_fu_4212_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out24;
    p_to_int83_fu_4242_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out23;
    p_to_int85_fu_4272_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out22;
    p_to_int87_fu_4302_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out21;
    p_to_int89_fu_4332_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out20;
    p_to_int91_fu_4362_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out19;
    p_to_int93_fu_4392_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out18;
    p_to_int95_fu_4422_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out17;
    p_to_int97_fu_4452_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out16;
    p_to_int99_fu_4482_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out15;
    p_to_int9_fu_3132_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out60;
    p_to_int_fu_3042_p1 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_p_out63;
    tmp_101_fu_3616_p4 <= p_to_int41_fu_3612_p1(30 downto 23);
    tmp_103_fu_3646_p4 <= p_to_int43_fu_3642_p1(30 downto 23);
    tmp_105_fu_3676_p4 <= p_to_int45_fu_3672_p1(30 downto 23);
    tmp_107_fu_3706_p4 <= p_to_int47_fu_3702_p1(30 downto 23);
    tmp_109_fu_3736_p4 <= p_to_int49_fu_3732_p1(30 downto 23);
    tmp_111_fu_3766_p4 <= p_to_int51_fu_3762_p1(30 downto 23);
    tmp_113_fu_3796_p4 <= p_to_int53_fu_3792_p1(30 downto 23);
    tmp_115_fu_3826_p4 <= p_to_int55_fu_3822_p1(30 downto 23);
    tmp_117_fu_3856_p4 <= p_to_int57_fu_3852_p1(30 downto 23);
    tmp_119_fu_3886_p4 <= p_to_int59_fu_3882_p1(30 downto 23);
    tmp_121_fu_3916_p4 <= p_to_int61_fu_3912_p1(30 downto 23);
    tmp_123_fu_3946_p4 <= p_to_int63_fu_3942_p1(30 downto 23);
    tmp_125_fu_3976_p4 <= p_to_int65_fu_3972_p1(30 downto 23);
    tmp_127_fu_4006_p4 <= p_to_int67_fu_4002_p1(30 downto 23);
    tmp_129_fu_4036_p4 <= p_to_int69_fu_4032_p1(30 downto 23);
    tmp_131_fu_4066_p4 <= p_to_int71_fu_4062_p1(30 downto 23);
    tmp_133_fu_4096_p4 <= p_to_int73_fu_4092_p1(30 downto 23);
    tmp_135_fu_4126_p4 <= p_to_int75_fu_4122_p1(30 downto 23);
    tmp_137_fu_4156_p4 <= p_to_int77_fu_4152_p1(30 downto 23);
    tmp_139_fu_4186_p4 <= p_to_int79_fu_4182_p1(30 downto 23);
    tmp_141_fu_4216_p4 <= p_to_int81_fu_4212_p1(30 downto 23);
    tmp_143_fu_4246_p4 <= p_to_int83_fu_4242_p1(30 downto 23);
    tmp_145_fu_4276_p4 <= p_to_int85_fu_4272_p1(30 downto 23);
    tmp_147_fu_4306_p4 <= p_to_int87_fu_4302_p1(30 downto 23);
    tmp_149_fu_4336_p4 <= p_to_int89_fu_4332_p1(30 downto 23);
    tmp_151_fu_4366_p4 <= p_to_int91_fu_4362_p1(30 downto 23);
    tmp_153_fu_4396_p4 <= p_to_int93_fu_4392_p1(30 downto 23);
    tmp_155_fu_4426_p4 <= p_to_int95_fu_4422_p1(30 downto 23);
    tmp_157_fu_4456_p4 <= p_to_int97_fu_4452_p1(30 downto 23);
    tmp_159_fu_4486_p4 <= p_to_int99_fu_4482_p1(30 downto 23);
    tmp_161_fu_4516_p4 <= p_to_int101_fu_4512_p1(30 downto 23);
    tmp_163_fu_4546_p4 <= p_to_int103_fu_4542_p1(30 downto 23);
    tmp_165_fu_4576_p4 <= p_to_int105_fu_4572_p1(30 downto 23);
    tmp_167_fu_4606_p4 <= p_to_int107_fu_4602_p1(30 downto 23);
    tmp_169_fu_4636_p4 <= p_to_int109_fu_4632_p1(30 downto 23);
    tmp_171_fu_4666_p4 <= p_to_int111_fu_4662_p1(30 downto 23);
    tmp_173_fu_4696_p4 <= p_to_int113_fu_4692_p1(30 downto 23);
    tmp_175_fu_4726_p4 <= p_to_int115_fu_4722_p1(30 downto 23);
    tmp_177_fu_4756_p4 <= p_to_int117_fu_4752_p1(30 downto 23);
    tmp_179_fu_4786_p4 <= p_to_int119_fu_4782_p1(30 downto 23);
    tmp_181_fu_4816_p4 <= p_to_int121_fu_4812_p1(30 downto 23);
    tmp_183_fu_4846_p4 <= p_to_int123_fu_4842_p1(30 downto 23);
    tmp_185_fu_4876_p4 <= p_to_int125_fu_4872_p1(30 downto 23);
    tmp_187_fu_4906_p4 <= p_to_int127_fu_4902_p1(30 downto 23);
    tmp_189_fu_4936_p4 <= p_to_int129_fu_4932_p1(30 downto 23);
    tmp_65_fu_3076_p4 <= p_to_int5_fu_3072_p1(30 downto 23);
    tmp_67_fu_3106_p4 <= p_to_int7_fu_3102_p1(30 downto 23);
    tmp_69_fu_3136_p4 <= p_to_int9_fu_3132_p1(30 downto 23);
    tmp_71_fu_3166_p4 <= p_to_int11_fu_3162_p1(30 downto 23);
    tmp_73_fu_3196_p4 <= p_to_int13_fu_3192_p1(30 downto 23);
    tmp_75_fu_3226_p4 <= p_to_int15_fu_3222_p1(30 downto 23);
    tmp_77_fu_3256_p4 <= p_to_int17_fu_3252_p1(30 downto 23);
    tmp_79_fu_3286_p4 <= p_to_int19_fu_3282_p1(30 downto 23);
    tmp_81_fu_3316_p4 <= p_to_int21_fu_3312_p1(30 downto 23);
    tmp_83_fu_3346_p4 <= p_to_int23_fu_3342_p1(30 downto 23);
    tmp_85_fu_3376_p4 <= p_to_int25_fu_3372_p1(30 downto 23);
    tmp_87_fu_3406_p4 <= p_to_int27_fu_3402_p1(30 downto 23);
    tmp_89_fu_3436_p4 <= p_to_int29_fu_3432_p1(30 downto 23);
    tmp_91_fu_3466_p4 <= p_to_int31_fu_3462_p1(30 downto 23);
    tmp_93_fu_3496_p4 <= p_to_int33_fu_3492_p1(30 downto 23);
    tmp_95_fu_3526_p4 <= p_to_int35_fu_3522_p1(30 downto 23);
    tmp_97_fu_3556_p4 <= p_to_int37_fu_3552_p1(30 downto 23);
    tmp_99_fu_3586_p4 <= p_to_int39_fu_3582_p1(30 downto 23);
    tmp_s_fu_3046_p4 <= p_to_int_fu_3042_p1(30 downto 23);

    x_0_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_0_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_address0;
        else 
            x_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_0_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_0_ce0;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_address0;
        else 
            x_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_10_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_10_ce0;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_address0;
        else 
            x_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_11_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_11_ce0;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_address0;
        else 
            x_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_12_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_12_ce0;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_address0;
        else 
            x_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_13_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_13_ce0;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_address0;
        else 
            x_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_14_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_14_ce0;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_address0;
        else 
            x_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_15_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_15_ce0;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_16_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_address0;
        else 
            x_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_16_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_16_ce0;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_17_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_address0;
        else 
            x_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_17_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_17_ce0;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_18_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_address0;
        else 
            x_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_18_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_18_ce0;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_19_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_address0;
        else 
            x_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_19_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_19_ce0;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_address0;
        else 
            x_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_1_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_1_ce0;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_20_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_address0;
        else 
            x_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_20_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_20_ce0;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_21_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_address0;
        else 
            x_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_21_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_21_ce0;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_22_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_address0;
        else 
            x_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_22_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_22_ce0;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_23_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_address0;
        else 
            x_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_23_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_23_ce0;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_24_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_address0;
        else 
            x_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_24_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_24_ce0;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_25_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_address0;
        else 
            x_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_25_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_25_ce0;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_26_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_address0;
        else 
            x_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_26_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_26_ce0;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_27_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_address0;
        else 
            x_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_27_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_27_ce0;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_28_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_address0;
        else 
            x_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_28_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_28_ce0;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_29_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_address0;
        else 
            x_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_29_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_29_ce0;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_address0;
        else 
            x_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_2_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_2_ce0;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_30_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_address0;
        else 
            x_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_30_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_30_ce0;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_31_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_address0;
        else 
            x_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_31_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_31_ce0;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_32_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_32_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_address0;
        else 
            x_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_32_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_32_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_32_ce0;
        else 
            x_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_33_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_33_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_address0;
        else 
            x_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_33_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_33_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_33_ce0;
        else 
            x_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_34_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_34_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_address0;
        else 
            x_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_34_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_34_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_34_ce0;
        else 
            x_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_35_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_35_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_address0;
        else 
            x_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_35_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_35_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_35_ce0;
        else 
            x_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_36_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_36_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_address0;
        else 
            x_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_36_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_36_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_36_ce0;
        else 
            x_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_37_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_37_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_address0;
        else 
            x_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_37_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_37_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_37_ce0;
        else 
            x_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_38_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_38_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_address0;
        else 
            x_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_38_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_38_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_38_ce0;
        else 
            x_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_39_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_39_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_address0;
        else 
            x_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_39_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_39_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_39_ce0;
        else 
            x_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_address0;
        else 
            x_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_3_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_3_ce0;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_40_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_40_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_address0;
        else 
            x_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_40_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_40_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_40_ce0;
        else 
            x_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_41_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_41_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_address0;
        else 
            x_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_41_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_41_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_41_ce0;
        else 
            x_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_42_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_42_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_address0;
        else 
            x_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_42_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_42_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_42_ce0;
        else 
            x_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_43_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_43_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_address0;
        else 
            x_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_43_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_43_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_43_ce0;
        else 
            x_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_44_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_44_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_address0;
        else 
            x_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_44_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_44_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_44_ce0;
        else 
            x_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_45_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_45_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_address0;
        else 
            x_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_45_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_45_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_45_ce0;
        else 
            x_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_46_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_46_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_address0;
        else 
            x_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_46_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_46_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_46_ce0;
        else 
            x_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_47_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_47_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_address0;
        else 
            x_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_47_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_47_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_47_ce0;
        else 
            x_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_48_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_48_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_address0;
        else 
            x_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_48_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_48_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_48_ce0;
        else 
            x_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_49_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_49_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_address0;
        else 
            x_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_49_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_49_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_49_ce0;
        else 
            x_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_address0;
        else 
            x_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_4_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_4_ce0;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_50_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_50_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_address0;
        else 
            x_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_50_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_50_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_50_ce0;
        else 
            x_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_51_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_51_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_address0;
        else 
            x_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_51_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_51_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_51_ce0;
        else 
            x_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_52_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_52_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_address0;
        else 
            x_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_52_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_52_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_52_ce0;
        else 
            x_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_53_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_53_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_address0;
        else 
            x_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_53_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_53_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_53_ce0;
        else 
            x_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_54_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_54_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_address0;
        else 
            x_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_54_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_54_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_54_ce0;
        else 
            x_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_55_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_55_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_address0;
        else 
            x_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_55_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_55_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_55_ce0;
        else 
            x_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_56_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_56_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_address0;
        else 
            x_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_56_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_56_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_56_ce0;
        else 
            x_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_57_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_57_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_address0;
        else 
            x_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_57_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_57_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_57_ce0;
        else 
            x_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_58_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_58_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_address0;
        else 
            x_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_58_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_58_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_58_ce0;
        else 
            x_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_59_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_59_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_address0;
        else 
            x_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_59_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_59_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_59_ce0;
        else 
            x_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_address0;
        else 
            x_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_5_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_5_ce0;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_60_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_60_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_address0;
        else 
            x_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_60_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_60_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_60_ce0;
        else 
            x_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_61_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_61_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_address0;
        else 
            x_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_61_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_61_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_61_ce0;
        else 
            x_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_62_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_62_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_address0;
        else 
            x_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_62_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_62_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_62_ce0;
        else 
            x_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_63_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_63_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_address0;
        else 
            x_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_63_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_63_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_63_ce0;
        else 
            x_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_address0;
        else 
            x_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_6_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_6_ce0;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_address0;
        else 
            x_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_7_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_7_ce0;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_address0;
        else 
            x_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_8_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_8_ce0;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_address0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_address0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_address0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_address0;
        else 
            x_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_9_ce0_assign_proc : process(grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_ce0, grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_ce0 <= grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046_x_9_ce0;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
