module module_0 (
    input [id_1 : id_1] id_2,
    input logic [id_2[id_1] : id_1] id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    output [id_6 : id_4] id_8[id_6  &&  id_4 : id_7],
    input logic id_9,
    output [(  id_8  ) : id_4] id_10,
    output logic id_11,
    input id_12,
    output [id_5 : id_10] id_13,
    output logic id_14,
    output id_15,
    output [id_11 : 1] id_16,
    input id_17,
    output id_18,
    input logic id_19,
    input logic [id_18 : id_9] id_20,
    output logic [id_20 : id_14] id_21,
    output logic id_22
);
  id_23 id_24 (
      .id_15(id_11),
      .id_7 (id_12)
  );
endmodule
