
---------- Begin Simulation Statistics ----------
final_tick                                83987458000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184652                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691644                       # Number of bytes of host memory used
host_op_rate                                   185016                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   541.56                       # Real time elapsed on the host
host_tick_rate                              155084816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083987                       # Number of seconds simulated
sim_ticks                                 83987458000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.689486                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095475                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2102002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81388                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727899                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                332                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              521                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478216                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65477                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          215                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196981                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.679749                       # CPI: cycles per instruction
system.cpu.discardedOps                        190803                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610254                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402043                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001273                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35269971                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.595327                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167974916                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531876     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693522     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950845     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196981                       # Class of committed instruction
system.cpu.tickCycles                       132704945                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            566                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111046                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56593                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136100                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64853                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19967936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19967936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200953                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082510250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854491500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86230720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86276160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168205                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           880568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 879880     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    688      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             880568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1347231000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067530996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511387                       # number of demand (read+write) hits
system.l2.demand_hits::total                   511406                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              511387                       # number of overall hits
system.l2.overall_hits::total                  511406                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200299                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200957                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            200299                       # number of overall misses
system.l2.overall_misses::total                200957                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16954536500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17005989000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51452500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16954536500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17005989000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282099                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282099                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78195.288754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84646.136526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84625.014307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78195.288754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84646.136526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84625.014307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111046                       # number of writebacks
system.l2.writebacks::total                    111046                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200953                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200953                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14951342500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14996215000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14951342500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14996215000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68195.288754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74646.608752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74625.484566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68195.288754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74646.608752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74625.484566                       # average overall mshr miss latency
system.l2.replacements                         168205                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635669                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635669                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136100                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11827111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11827111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86900.157972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86900.157972                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10466111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10466111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76900.157972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76900.157972                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51452500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51452500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78195.288754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78195.288754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44872500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44872500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971935                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68195.288754                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68195.288754                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5127425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5127425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79867.677067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79867.677067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4485231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4485231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69868.852714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69868.852714                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31903.562280                       # Cycle average of tags in use
system.l2.tags.total_refs                     1422934                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.080225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.361999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.595217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31817.605064                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15674                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11584477                       # Number of tag accesses
system.l2.tags.data_accesses                 11584477                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12818880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12860992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7106944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7106944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111046                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111046                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            501408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152628503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153129911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       501408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           501408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84619111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84619111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84619111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           501408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152628503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237749022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002943602750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104494                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111046                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111046                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2937648750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6704898750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14620.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33370.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137966                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69839                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200953                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111046                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.735070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.331271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.423422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69125     66.39%     66.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14050     13.49%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2435      2.34%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1349      1.30%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9577      9.20%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          817      0.78%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          423      0.41%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          504      0.48%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5838      5.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.238862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.748257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.405981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6477     97.49%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.54%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.680326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4357     65.58%     65.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.60%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2081     31.32%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              158      2.38%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12858880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7105024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12860992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83987357000                       # Total gap between requests
system.mem_ctrls.avgGap                     269191.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12816768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7105024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 501408.198352663545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152603356.563071608543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84596250.073433578014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111046                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17915750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6686983000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1997860340750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27227.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33385.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17991285.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            370658820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            196983270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716777460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287622000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6629507040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21392815920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14236181280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43830545790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.870132                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36786274250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2804360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44396823750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            372836520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            198144540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717791340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          291881520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6629507040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21755668800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13930620960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43896450720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.654832                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35988347500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2804360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45194750500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663367                       # number of overall hits
system.cpu.icache.overall_hits::total         9663367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53363000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53363000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53363000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53363000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78822.747415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78822.747415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78822.747415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78822.747415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52686000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52686000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52686000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52686000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77822.747415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77822.747415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77822.747415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77822.747415                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78822.747415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78822.747415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52686000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52686000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77822.747415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77822.747415                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           519.306650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664044                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14274.806499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   519.306650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.253568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.253568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          538                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.314453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328765                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328765                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51306009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51306009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51306517                       # number of overall hits
system.cpu.dcache.overall_hits::total        51306517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770724                       # number of overall misses
system.cpu.dcache.overall_misses::total        770724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25024786994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25024786994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25024786994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25024786994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077241                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32805.926215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32805.926215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32469.193893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32469.193893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.125611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635669                       # number of writebacks
system.cpu.dcache.writebacks::total            635669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59032                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59032                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703781                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711686                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711686                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22715344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22715344500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23396419999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23396419999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32276.154798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32276.154798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32874.638533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32874.638533                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710662                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40700473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40700473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9322569000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9322569000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22301.356132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22301.356132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8879359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8879359000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21271.645102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21271.645102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15702217994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15702217994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45541.924539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45541.924539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13835985500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13835985500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48317.765772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48317.765772                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    681075499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    681075499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86157.558381                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86157.558381                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.137407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.091615                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.137407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104866320                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104866320                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83987458000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
