<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2001</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/IEEEpact2001">PACT 2001:
Barcelona, Catalunya, Spain</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/IEEEpact2001">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/IEEEpact2001">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/IEEEpact2001">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/IEEEpact2001">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p>


<ul>
</ul>




<h2>Keynote Address</h2>

Randall D. Isaac, VP Science and Technology, IBM Research

<h2>Session 1:
Simulation and Modeling</h2>
 

<ul>
<li id="SherwoodPC01"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Perelman:Erez">Erez Perelman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953283"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SherwoodPC01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SherwoodPC01.xml">XML</a></small></small></li>
<li id="NussbaumS01"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nussbaum:S=eacute=bastien">S&#233;bastien Nussbaum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Modeling Superscalar Processors via Statistical Simulation.</b> 15-24<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953284"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NussbaumS01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NussbaumS01.xml">XML</a></small></small></li>
<li id="EeckhoutB01"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bosschere:Koenraad_De">Koenraad De Bosschere</a>:<br /><b>Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces.</b> 25-34<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953285"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EeckhoutB01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EeckhoutB01.xml">XML</a></small></small></li>
</ul>



<h2>Session 2:
Efficient Caches</h2>
 

<ul>
<li id="RosnerMR01"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rosner:Roni">Roni Rosner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mendelson:Avi">Avi Mendelson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ronen:Ronny">Ronny Ronen</a>:<br /><b>Filtering Techniques to Improve Trace-Cache Efficiency.</b> 37-48<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2001.953286"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RosnerMR01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RosnerMR01.xml">XML</a></small></small></li>
<li id="BatsonV01"><a href="http://dblp.dagstuhl.de/pers/hc/b/Batson:Brannon">Brannon Batson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Reactive-Associative Caches.</b> 49-60<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953287"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BatsonV01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BatsonV01.xml">XML</a></small></small></li>
<li id="ZhouTRC01"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Toburen:Mark_C=">Mark C. Toburen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>:<br /><b>Adaptive Mode Control: A Static-Power-Efficient Cache Design.</b> 61-70<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953288"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhouTRC01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhouTRC01.xml">XML</a></small></small></li>
</ul>



<h2>Session 3:
Specialized Instruction Sets</h2>
 

<ul>
<li id="JuurlinkVTW01"><a href="http://dblp.dagstuhl.de/pers/hc/j/Juurlink:Ben_H=_H=">Ben H. H. Juurlink</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vassiliadis:Stamatis">Stamatis Vassiliadis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tcheressiz:Dmitri">Dmitri Tcheressiz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wijshoff:Harry_A=_G=">Harry A. G. Wijshoff</a>:<br /><b>Implementation and Evaluation of the Complex Streamed Instruction Set.</b> 73-82<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953289"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JuurlinkVTW01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JuurlinkVTW01.xml">XML</a></small></small></li>
<li id="CorbalEV01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Corbal:Jes=uacute=s">Jes&#250;s Corbal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>On the Efficiency of Reductions in &#181;-SIMD Media Extensions.</b> 83-94<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953290"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CorbalEV01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CorbalEV01.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Address</h2>

Justin Rattner, Intel Fellow and Director of Microprocessor Research Labs MRL

<h2>Session 4:
Prediction and Recovery</h2>
 

<ul>
<li id="JimenezHL01"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hanson:Heather_L=">Heather L. Hanson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Calvin">Calvin Lin</a>:<br /><b>Boolean Formula-Based Branch Prediction for Future Technologies.</b> 97-106<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953291"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JimenezHL01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JimenezHL01.xml">XML</a></small></small></li>
<li id="ThomasF01"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thomas:Renju">Renju Thomas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Manoj">Manoj Franklin</a>:<br /><b>Using Dataflow Based Context for Accurate Value Prediction.</b> 107-117<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953292"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ThomasF01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ThomasF01.xml">XML</a></small></small></li>
<li id="MoranchoLO01"><a href="http://dblp.dagstuhl.de/pers/hc/m/Morancho:Enric">Enric Morancho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llaber=iacute=a:Jos=eacute=_Mar=iacute=a">Jos&#233; Mar&#237;a Llaber&#237;a</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oliv=eacute=:=Agrave=ngel">&#192;ngel Oliv&#233;</a>:<br /><b>Recovery Mechanism for Latency Misprediction.</b> 118-128<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953293"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MoranchoLO01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MoranchoLO01.xml">XML</a></small></small></li>
</ul>



<h2>Session 5:
Memory Optimization</h2>
 

<ul>
<li id="ChandramouliCHM01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chandramouli:Bharat">Bharat Chandramouli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsieh:Wilson_C=">Wilson C. Hsieh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKee:Sally_A=">Sally A. McKee</a>:<br /><b>A Cost Framework for Evaluating Integrated Restructuring Optimizations.</b> 131-140<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953294"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChandramouliCHM01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChandramouliCHM01.xml">XML</a></small></small></li>
<li id="HuangWM01"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Xianglong">Xianglong Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhenlin">Zhenlin Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>Compiling for the Impulse Memory Controller.</b> 141-150<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953295"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HuangWM01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HuangWM01.xml">XML</a></small></small></li>
<li id="Chilimbi01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chilimbi:Trishul_M=">Trishul M. Chilimbi</a>:<br /><b>On the Stability of Temporal Data Reference Profiles.</b> 151-160<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953296"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Chilimbi01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Chilimbi01.xml">XML</a></small></small></li>
</ul>



<h2>Session 6:
Program Optimization</h2>
 

<ul>
<li id="NystromBMH01"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nystrom:Erik_M=">Erik M. Nystrom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barnes:Ronald_D=">Ronald D. Barnes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Merten:Matthew_C=">Matthew C. Merten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Code Reordering and Speculation Support for Dynamic Optimization System.</b> 163-174<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953297"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NystromBMH01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NystromBMH01.xml">XML</a></small></small></li>
<li id="CodinaSG01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Codina:Josep_M=">Josep M. Codina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/S=aacute=nchez:F=_Jes=uacute=s">F. Jes&#250;s S&#225;nchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors.</b> 175-184<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953298"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CodinaSG01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CodinaSG01.xml">XML</a></small></small></li>
<li id="PennerP01"><a href="http://dblp.dagstuhl.de/pers/hc/p/Penner:Michael">Michael Penner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prasanna:Viktor_K=">Viktor K. Prasanna</a>:<br /><b>Cache-Friendly Implementations of Transitive Closure.</b> 185-196<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953299"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PennerP01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PennerP01.xml">XML</a></small></small></li>
</ul>



<h2>Session 7:
Technology Implications</h2>
 

<ul>
<li id="HuhBK01"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Exploring the Design Space of Future CMPs.</b> 199-210<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953300"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HuhBK01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HuhBK01.xml">XML</a></small></small></li>
<li id="BurnsG01"><a href="http://dblp.dagstuhl.de/pers/hc/b/Burns:James">James Burns</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaudiot:Jean=Luc">Jean-Luc Gaudiot</a>:<br /><b>Area and System Clock Effects on SMT/CMP Processors.</b> 211-218<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953301"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BurnsG01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BurnsG01.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Address</h2>

Joel Emer, Compaq Staff Fellow

<h2>Session 8:
Parallel Machines</h2>
 

<ul>
<li id="WargS01"><a href="http://dblp.dagstuhl.de/pers/hc/w/Warg:Fredrik">Fredrik Warg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Limits on Speculative Module-Level Parallelism in Imperative and Object-Oriented Programs on CMP Platforms.</b> 221-230<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953302"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WargS01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WargS01.xml">XML</a></small></small></li>
<li id="FerreiraSA01"><a href="http://dblp.dagstuhl.de/pers/hc/f/Ferreira:Renato">Renato Ferreira</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saltz:Joel_H=">Joel H. Saltz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Gagan">Gagan Agrawal</a>:<br /><b>Compiler and Runtime Analysis for Efficient Communication in Data Intensive Applications.</b> 231-242<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953303"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FerreiraSA01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FerreiraSA01.xml">XML</a></small></small></li>
<li id="GarzaranPZTJYR01"><a href="http://dblp.dagstuhl.de/pers/hc/g/Garzar=aacute=n:Mar=iacute=a_Jes=uacute=s">Mar&#237;a Jes&#250;s Garzar&#225;n</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0005:Ye">Ye Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jula:Alin">Alin Jula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Hao">Hao Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>:<br /><b>Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors.</b> 243-254<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953304"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GarzaranPZTJYR01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GarzaranPZTJYR01.xml">XML</a></small></small></li>
</ul>



<h2>Session 9:
Data Prefetching</h2>
 

<ul>
<li id="DoshiKM01"><a href="http://dblp.dagstuhl.de/pers/hc/d/Doshi:Gautam">Gautam Doshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnaiyer:Rakesh">Rakesh Krishnaiyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muthukumar:Kalyan">Kalyan Muthukumar</a>:<br /><b>Optimizing Software Data Prefetches with Rotating Registers.</b> 257-267<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953306"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DoshiKM01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DoshiKM01.xml">XML</a></small></small></li>
<li id="KohoutCKY01"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kohout:Nicholas">Nicholas Kohout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Seungryul">Seungryul Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Dongkeun">Dongkeun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeung:Donald">Donald Yeung</a>:<br /><b>Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes.</b> 268-279<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953307"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KohoutCKY01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KohoutCKY01.xml">XML</a></small></small></li>
<li id="CahoonM01"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cahoon:Brendon">Brendon Cahoon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>Data Flow Analysis for Software Prefetching Linked Data Structures in Java.</b> 280-291<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953309"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CahoonM01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CahoonM01.xml">XML</a></small></small></li>
<li id="PaiA01"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Vijay_S=">Vijay S. Pai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>Comparing and Combining Read Miss Clustering and Software Prefetching.</b> 292-303<br /><small><a href="http://dx.doi.org/10.1109/PACT.2001.953310"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PaiA01.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PaiA01.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
