

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-43d23e49213f6936bcd47e41d98dde0615dbc480_modified_46] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                           10MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            2MB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
2abe8dedec24a72fc36f2b96c4c3fc26  /root/ECE511/benchmarks/Managed/GNN_Micro/test
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/ECE511/benchmarks/Managed/GNN_Micro/test
Running md5sum using "md5sum /root/ECE511/benchmarks/Managed/GNN_Micro/test "
Parsing file _cuobjdump_complete_output_a2nOAd
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z11Test_kernelPiS_S_ : hostFun 0x0x400d91, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z11Test_kernelPiS_S_$__cuda_local_var_19284_30_non_const_s_temp" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11Test_kernelPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11Test_kernelPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z11Test_kernelPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11Test_kernelPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11Test_kernelPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11Test_kernelPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11Test_kernelPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z11Test_kernelPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0f0 (_1.ptx:57) @!%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (_1.ptx:80) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (_1.ptx:58) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:61) cvta.to.global.u64 %rd15, %rd4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11Test_kernelPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11Test_kernelPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_h5aokk"
Running: cat _ptx_h5aokk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gwlZ3q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gwlZ3q --output-file  /dev/null 2> _ptx_h5aokkinfo"
GPGPU-Sim PTX: Kernel '_Z11Test_kernelPiS_S_' : regs=16, lmem=0, smem=4, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_h5aokk _ptx2_gwlZ3q _ptx_h5aokkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x400d91 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11Test_kernelPiS_S_' to stream 0, gridDim= (1,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11Test_kernelPiS_S_'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
page fault
assert
assert
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
assert
dma
assert
dma
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
page walk enq
assert
page fault
assert
assert
assert
assert
assert
assert
assert
Destroy streams for kernel 1: size 0
kernel_name = _Z11Test_kernelPiS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 2668394
gpu_sim_insn = 5905
gpu_ipc =       0.0022
gpu_tot_sim_cycle = 2890544
gpu_tot_sim_insn = 5905
gpu_tot_ipc =       0.0020
gpu_tot_issued_cta = 1
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_reqs_in_parallel = 58704668
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      20.3092
partiton_reqs_in_parallel_util = 58704668
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2668394
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 74
partiton_replys_in_parallel_total    = 0
L2_BW  =       0.0026 GB/Sec
L2_BW_total  =       0.0024 GB/Sec
gpu_total_sim_rate=25

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 104
	L1I_total_cache_misses = 12
	L1I_total_cache_miss_rate = 0.1154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12
	L1C_total_cache_misses = 12
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 104
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6464
gpgpu_n_tot_w_icount = 202
gpgpu_n_stall_shd_mem = 8
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57
gpgpu_n_mem_write_global = 12
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 1541
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13	W0_Idle:3102	W0_Scoreboard:5333551	W1:18	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:184
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 456 {8:57,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1248 {40:4,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 32 {8:4,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6888 {40:9,136:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 96 {8:12,}
traffic_breakdown_memtocore[INST_ACC_R] = 544 {136:4,}
maxmrqlatency = 1 
maxdqlatency = 0 
maxmflatency = 484518 
averagemflatency = 197531 
max_icnt2mem_latency = 484265 
max_icnt2sh_latency = 2890543 
mrq_lat_table:31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20 	0 	2 	0 	0 	0 	0 	0 	0 	0 	44 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	44 	4 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	4 	8 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	1 	0 	0 	0 	0 	0 	0 	1 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0    727750    727752         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0    727749    727752   1455937         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0   1212636   1212637         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0   1212635   1212638         0         0         0         0         0         0    243228    243229         0         0   1454851   1454306 
dram[5]:         0         0         0         0         0         0         0         0         0         0    243226    243228         0         0   1455078   1455081 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0   2668219         0 
dram[7]:         0         0         0         0    970193    970194         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0    970192    970196         0         0         0         0         0         0    485308    485309         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0    485306    485308         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[7]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 31/30 = 1.033333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         1         1         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         1         0         0         0         0         0         0         1         1         0         0         2         2 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         2         2 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[7]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         1         0         0         0         0         0         0         1         1         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         1         1         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        252    none      none      none      none      none      none      none      484752    484750    none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      484750    484750      1556    none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      484752    484750    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      484750    484750    none      none      none      none      none      none      484757    484756    none      none      242508    363735
dram[5]:     none      none      none      none      none      none      none      none      none      none      484750    484753    none      none      363729    363731
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      242564    none  
dram[7]:     none      none      none      none      484752    484750    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      484750    484750    none      none      none      none      none      none      484647    484651    none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      484647    484651    none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        252         0         0         0         0         0         0         0    242435    242435         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0    242435    242435       613         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0    242435    242435         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0    242435    242435         0         0         0         0         0         0    242437    242436         0         0    242439    242441
dram[5]:          0         0         0         0         0         0         0         0         0         0    242435    242440         0         0    242435    242430
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0    242432         0
dram[7]:          0         0         0         0    242435    242435         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0    242435    242435         0         0         0         0         0         0    484515    484514         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0    484513    484518         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954800 n_act=3 n_pre=0 n_req=3 n_rd=12 n_write=0 bw_util=4.844e-06
n_activity=86 dram_eff=0.2791
bk0: 4a 4954796i bk1: 0a 4954815i bk2: 0a 4954816i bk3: 0a 4954816i bk4: 0a 4954816i bk5: 0a 4954816i bk6: 0a 4954816i bk7: 0a 4954816i bk8: 4a 4954796i bk9: 4a 4954789i bk10: 0a 4954814i bk11: 0a 4954814i bk12: 0a 4954814i bk13: 0a 4954814i bk14: 0a 4954814i bk15: 0a 4954814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954800 n_act=3 n_pre=0 n_req=3 n_rd=12 n_write=0 bw_util=4.844e-06
n_activity=86 dram_eff=0.2791
bk0: 0a 4954814i bk1: 0a 4954816i bk2: 0a 4954816i bk3: 0a 4954816i bk4: 0a 4954816i bk5: 0a 4954816i bk6: 0a 4954816i bk7: 0a 4954816i bk8: 4a 4954796i bk9: 4a 4954792i bk10: 4a 4954795i bk11: 0a 4954814i bk12: 0a 4954814i bk13: 0a 4954814i bk14: 0a 4954814i bk15: 0a 4954814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954815 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4954815i bk1: 0a 4954815i bk2: 0a 4954815i bk3: 0a 4954815i bk4: 0a 4954815i bk5: 0a 4954815i bk6: 0a 4954815i bk7: 0a 4954815i bk8: 0a 4954815i bk9: 0a 4954815i bk10: 0a 4954815i bk11: 0a 4954815i bk12: 0a 4954815i bk13: 0a 4954815i bk14: 0a 4954815i bk15: 0a 4954815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954805 n_act=2 n_pre=0 n_req=2 n_rd=8 n_write=0 bw_util=3.229e-06
n_activity=46 dram_eff=0.3478
bk0: 0a 4954815i bk1: 0a 4954816i bk2: 4a 4954796i bk3: 4a 4954789i bk4: 0a 4954814i bk5: 0a 4954815i bk6: 0a 4954815i bk7: 0a 4954815i bk8: 0a 4954815i bk9: 0a 4954815i bk10: 0a 4954815i bk11: 0a 4954815i bk12: 0a 4954815i bk13: 0a 4954815i bk14: 0a 4954815i bk15: 0a 4954815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954773 n_act=8 n_pre=2 n_req=8 n_rd=32 n_write=0 bw_util=1.292e-05
n_activity=230 dram_eff=0.2783
bk0: 0a 4954812i bk1: 0a 4954815i bk2: 4a 4954795i bk3: 4a 4954792i bk4: 0a 4954813i bk5: 0a 4954815i bk6: 0a 4954815i bk7: 0a 4954815i bk8: 0a 4954815i bk9: 0a 4954817i bk10: 4a 4954797i bk11: 4a 4954791i bk12: 0a 4954815i bk13: 0a 4954817i bk14: 8a 4954765i bk15: 8a 4954757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954783 n_act=6 n_pre=2 n_req=6 n_rd=24 n_write=0 bw_util=9.688e-06
n_activity=150 dram_eff=0.32
bk0: 0a 4954810i bk1: 0a 4954815i bk2: 0a 4954815i bk3: 0a 4954815i bk4: 0a 4954815i bk5: 0a 4954816i bk6: 0a 4954816i bk7: 0a 4954816i bk8: 0a 4954816i bk9: 0a 4954816i bk10: 4a 4954796i bk11: 4a 4954790i bk12: 0a 4954814i bk13: 0a 4954816i bk14: 8a 4954758i bk15: 8a 4954761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954810 n_act=1 n_pre=0 n_req=1 n_rd=4 n_write=0 bw_util=1.615e-06
n_activity=40 dram_eff=0.2
bk0: 0a 4954814i bk1: 0a 4954815i bk2: 0a 4954815i bk3: 0a 4954815i bk4: 0a 4954815i bk5: 0a 4954815i bk6: 0a 4954815i bk7: 0a 4954815i bk8: 0a 4954815i bk9: 0a 4954815i bk10: 0a 4954815i bk11: 0a 4954815i bk12: 0a 4954815i bk13: 0a 4954816i bk14: 4a 4954796i bk15: 0a 4954814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954805 n_act=2 n_pre=0 n_req=2 n_rd=8 n_write=0 bw_util=3.229e-06
n_activity=46 dram_eff=0.3478
bk0: 0a 4954815i bk1: 0a 4954816i bk2: 0a 4954816i bk3: 0a 4954816i bk4: 4a 4954796i bk5: 4a 4954789i bk6: 0a 4954814i bk7: 0a 4954814i bk8: 0a 4954814i bk9: 0a 4954815i bk10: 0a 4954815i bk11: 0a 4954815i bk12: 0a 4954815i bk13: 0a 4954815i bk14: 0a 4954815i bk15: 0a 4954815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954795 n_act=4 n_pre=0 n_req=4 n_rd=16 n_write=0 bw_util=6.458e-06
n_activity=92 dram_eff=0.3478
bk0: 0a 4954815i bk1: 0a 4954816i bk2: 0a 4954816i bk3: 0a 4954816i bk4: 4a 4954796i bk5: 4a 4954793i bk6: 0a 4954814i bk7: 0a 4954814i bk8: 0a 4954814i bk9: 0a 4954815i bk10: 0a 4954815i bk11: 0a 4954816i bk12: 4a 4954796i bk13: 4a 4954790i bk14: 0a 4954814i bk15: 0a 4954815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954805 n_act=2 n_pre=0 n_req=2 n_rd=8 n_write=0 bw_util=3.229e-06
n_activity=46 dram_eff=0.3478
bk0: 0a 4954814i bk1: 0a 4954815i bk2: 0a 4954815i bk3: 0a 4954815i bk4: 0a 4954815i bk5: 0a 4954815i bk6: 0a 4954815i bk7: 0a 4954815i bk8: 0a 4954815i bk9: 0a 4954816i bk10: 0a 4954816i bk11: 0a 4954816i bk12: 4a 4954796i bk13: 4a 4954790i bk14: 0a 4954814i bk15: 0a 4954814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4954815 n_nop=4954815 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4954815i bk1: 0a 4954815i bk2: 0a 4954815i bk3: 0a 4954815i bk4: 0a 4954815i bk5: 0a 4954815i bk6: 0a 4954815i bk7: 0a 4954815i bk8: 0a 4954815i bk9: 0a 4954815i bk10: 0a 4954815i bk11: 0a 4954815i bk12: 0a 4954815i bk13: 0a 4954815i bk14: 0a 4954815i bk15: 0a 4954815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 2, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7, Miss = 2, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 4, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 4, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9, Miss = 3, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 3, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 74
L2_total_cache_misses = 31
L2_total_cache_miss_rate = 0.4189
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=293
icnt_total_pkts_simt_to_mem=110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.46622
	minimum = 6
	maximum = 27
Network latency average = 9.35135
	minimum = 6
	maximum = 27
Slowest packet = 126
Flit latency average = 8.83375
	minimum = 6
	maximum = 23
Slowest flit = 346
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 5.54641e-07
	minimum = 0 (at node 0)
	maximum = 1.3866e-05 (at node 1)
Accepted packet rate average = 5.54641e-07
	minimum = 0 (at node 0)
	maximum = 1.3866e-05 (at node 1)
Injected flit rate average = 1.51027e-06
	minimum = 0 (at node 0)
	maximum = 2.06117e-05 (at node 1)
Accepted flit rate average= 1.51027e-06
	minimum = 0 (at node 0)
	maximum = 5.4902e-05 (at node 1)
Injected packet length average = 2.72297
Accepted packet length average = 2.72297
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.46622 (1 samples)
	minimum = 6 (1 samples)
	maximum = 27 (1 samples)
Network latency average = 9.35135 (1 samples)
	minimum = 6 (1 samples)
	maximum = 27 (1 samples)
Flit latency average = 8.83375 (1 samples)
	minimum = 6 (1 samples)
	maximum = 23 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 5.54641e-07 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1.3866e-05 (1 samples)
Accepted packet rate average = 5.54641e-07 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1.3866e-05 (1 samples)
Injected flit rate average = 1.51027e-06 (1 samples)
	minimum = 0 (1 samples)
	maximum = 2.06117e-05 (1 samples)
Accepted flit rate average = 1.51027e-06 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.4902e-05 (1 samples)
Injected packet size average = 2.72297 (1 samples)
Accepted packet size average = 2.72297 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 54 sec (234 sec)
gpgpu_simulation_rate = 25 (inst/sec)
gpgpu_simulation_rate = 12352 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader1: Tlb_access: 69 Tlb_hit: 19 Tlb_miss: 50 Tlb_hit_rate: 0.275362
Shader2: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader3: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader4: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader5: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader6: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader7: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader8: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader9: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader10: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader11: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader12: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader13: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader14: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader15: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader16: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader17: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader18: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader19: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader20: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader21: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader22: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader23: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader24: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader25: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader26: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader27: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Tlb_tot_access: 69 Tlb_tot_hit: 19, Tlb_tot_miss: 50, Tlb_tot_hit_rate: 0.275362
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader1: Tlb_validate: 12 Tlb_invalidate: 7 Tlb_evict: 0 Tlb_page_evict: 7
Shader2: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader3: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader4: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader5: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader6: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader7: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader8: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader9: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader10: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader11: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader12: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader13: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader14: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader15: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader16: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader17: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader18: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader19: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader20: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader21: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader22: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader23: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader24: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader25: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader26: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader27: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Tlb_tot_valiate: 12 Tlb_invalidate: 7, Tlb_tot_evict: 0, Tlb_tot_evict page: 7
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Page: 1553 Trashed: 1 | Page: 1554 Trashed: 1 | Page: 1555 Trashed: 1 | Page: 1556 Trashed: 1 | Page: 1568 Trashed: 1 | Total 5
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 5
========================================Page fault statistics==============================
Shader0: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader1: Page_table_access:150 Page_hit: 87 Page_miss: 63 Page_hit_rate: 0.580000
Shader2: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader3: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader4: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader5: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader6: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader7: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader8: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader9: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader10: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader11: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader12: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader13: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader14: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader15: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader16: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader17: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader18: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader19: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader20: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader21: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader22: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader23: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader24: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader25: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader26: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader27: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Page_table_tot_access: 150 Page_tot_hit: 87, Page_tot_miss 63, Page_tot_hit_rate: 0.580000 Page_tot_fault: 11 Page_tot_pending: 37
Total_memory_access_page_fault: 11, Average_latency: 1677562.625000
========================================Page thrashing statistics==============================
Page_validate: 11 Page_evict_dirty: 1 Page_evict_not_dirty: 5
Page: 1553 Thrashed: 1
Page: 1554 Thrashed: 1
Page: 1555 Thrashed: 1
Page: 1556 Thrashed: 1
Page: 1568 Thrashed: 1
Page_tot_thrash: 5
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 2
dma_migration_read 11
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.749673
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.749526
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:   222150----T:  2890544 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1801.751465)
F:   223069----T:   465149 	 St: c2200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   465149----T:   707229 	 St: c2000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   707592----T:   949672 	 St: c2400000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   950035----T:  1192115 	 St: c2600000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  1192478----T:  1434558 	 St: c2800000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  1434921----T:  1677001 	 St: c4000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  1434921----T:  1677001 	 St: c2200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  1677660----T:  1677860 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1677860----T:  1678060 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678767----T:  1920847 	 St: c2200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  1678767----T:  1920847 	 St: c2400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  1921090----T:  2163170 	 St: c2400000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  1921090----T:  2163170 	 St: c2600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2163413----T:  2405493 	 St: c2600000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  2163413----T:  2405493 	 St: c2800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2405736----T:  2647816 	 St: c2800000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  2405736----T:  2647816 	 St: c4000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2648059----T:  2890139 	 St: c4000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  2648059----T:  2890139 	 St: c2000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2890544----T:  2893149 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2890544----T:  2898784 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2901389----T:  2903994 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2901389----T:  2909629 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2912234----T:  2914839 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2912234----T:  2927929 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2930534----T:  2933139 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2930534----T:  2961257 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2963862----T:  2966467 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2963862----T:  3024698 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3027303----T:  3029908 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3027303----T:  3148392 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2668394(cycle), 1801.751465(us)
Tot_kernel_exec_time_and_fault_time: 3401489(cycle), 2296.751465(us)
Tot_memcpy_h2d_time: 2662880(cycle), 1798.028320(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2662880(cycle), 1798.028320(us)
Tot_devicesync_time: 260453(cycle), 175.862930(us)
Tot_writeback_time: 1452480(cycle), 980.742737(us)
Tot_dma_time: 400(cycle), 0.270088(us)
Tot_memcpy_d2h_sync_wb_time: 1712933(cycle), 1156.605713(us)
GPGPU-Sim: *** exit detected ***
