

================================================================
== Vivado HLS Report for 'mergesort'
================================================================
* Date:           Wed Feb 28 22:51:45 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   61|  1269|   62|  1270|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+-------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+------+----------+-----------+-----------+-------+----------+
        |- FOR1    |   60|  1268| 15 ~ 317 |          -|          -|      4|    no    |
        | + FOR2   |   13|   315|  13 ~ 63 |          -|          -| 1 ~ 5 |    no    |
        +----------+-----+------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_3)
	2  / (!tmp_3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x i64]* %arr) nounwind, !map !26

ST_1: StgValue_8 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @mergesort_str) nounwind

ST_1: StgValue_9 (5)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:2  br label %1


 <State 2>: 5.80ns
ST_2: m (7)  [1/1] 0.00ns
:0  %m = phi i64 [ 1, %0 ], [ %m_1, %5 ]

ST_2: tmp (8)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:1  %tmp = icmp slt i64 %m, 10

ST_2: StgValue_12 (9)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:2  br i1 %tmp, label %2, label %6

ST_2: StgValue_13 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: StgValue_14 (12)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:50
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind

ST_2: tmp_1 (13)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:50
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5) nounwind

ST_2: m_1 (14)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:3  %m_1 = shl i64 %m, 1

ST_2: StgValue_17 (15)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:4  br label %3

ST_2: StgValue_18 (39)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:57
:0  ret void


 <State 3>: 7.59ns
ST_3: x (17)  [1/1] 0.00ns
:0  %x = phi i64 [ 0, %2 ], [ %x_1, %4 ]

ST_3: tmp_3 (18)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:1  %tmp_3 = icmp slt i64 %x, 9

ST_3: StgValue_21 (19)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:2  br i1 %tmp_3, label %4, label %5

ST_3: tmp_5 (25)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:4  %tmp_5 = trunc i64 %x to i8

ST_3: tmp1 (26)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:5  %tmp1 = add i64 -1, %x

ST_3: tmp_6 (27)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:6  %tmp_6 = add i64 %tmp1, %m

ST_3: c_assign (28)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:7  %c_assign = add i64 %tmp1, %m_1

ST_3: x_1 (33)  [1/1] 3.79ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:12  %x_1 = add nsw i64 %m_1, %x

ST_3: empty_3 (36)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:56
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_1) nounwind

ST_3: StgValue_28 (37)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:49
:1  br label %1


 <State 4>: 5.80ns
ST_4: tmp_i (29)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:41->RTL_mergesort.prj/solution1/mergesort.c:54
:8  %tmp_i = icmp slt i64 %c_assign, 9

ST_4: c_assign_1 (30)  [1/1] 2.07ns  loc: RTL_mergesort.prj/solution1/mergesort.c:41->RTL_mergesort.prj/solution1/mergesort.c:54
:9  %c_assign_1 = select i1 %tmp_i, i64 %c_assign, i64 9


 <State 5>: 3.91ns
ST_5: StgValue_31 (31)  [2/2] 3.91ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:10  call fastcc void @merge(i8 signext %tmp_5, i64 %tmp_6, i64 %c_assign_1, [10 x i64]* %arr) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_32 (21)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:53
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

ST_6: tmp_2 (22)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:53
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6) nounwind

ST_6: StgValue_34 (23)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: StgValue_35 (24)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 5, i32 3, [1 x i8]* @p_str1) nounwind

ST_6: StgValue_36 (31)  [1/2] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:54
:10  call fastcc void @merge(i8 signext %tmp_5, i64 %tmp_6, i64 %c_assign_1, [10 x i64]* %arr) nounwind

ST_6: empty (32)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:55
:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_2) nounwind

ST_6: StgValue_38 (34)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:52
:13  br label %3



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('m') with incoming values : ('m', RTL_mergesort.prj/solution1/mergesort.c:54) [7]  (1.59 ns)

 <State 2>: 5.8ns
The critical path consists of the following:
	'icmp' operation ('tmp', RTL_mergesort.prj/solution1/mergesort.c:49) [8]  (3.73 ns)
	blocking operation 2.07 ns on control path)

 <State 3>: 7.59ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', RTL_mergesort.prj/solution1/mergesort.c:52) [17]  (0 ns)
	'add' operation ('tmp1', RTL_mergesort.prj/solution1/mergesort.c:54) [26]  (3.79 ns)
	'add' operation ('tmp_6', RTL_mergesort.prj/solution1/mergesort.c:54) [27]  (3.79 ns)

 <State 4>: 5.8ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', RTL_mergesort.prj/solution1/mergesort.c:41->RTL_mergesort.prj/solution1/mergesort.c:54) [29]  (3.73 ns)
	'select' operation ('c', RTL_mergesort.prj/solution1/mergesort.c:41->RTL_mergesort.prj/solution1/mergesort.c:54) [30]  (2.07 ns)

 <State 5>: 3.91ns
The critical path consists of the following:
	'call' operation (RTL_mergesort.prj/solution1/mergesort.c:54) to 'merge' [31]  (3.91 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
