<stg><name>fir</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @Loop_Shift_Accum_Loop_proc, i32 %y, i32 %x, i32 %fir_int_int_shift_reg, i32 %fir_int_int_shift_reg_4, i32 %fir_int_int_shift_reg_2, i32 %fir_int_int_shift_reg_3, i32 %fir_int_int_shift_reg_1, i32 %fir_int_int_shift_reg_7, i32 %p_ZZ3firPiS_E9shift_reg_11, i32 %p_ZZ3firPiS_E9shift_reg_15, i32 %p_ZZ3firPiS_E9shift_reg_19, i32 %p_ZZ3firPiS_E9shift_reg_23, i32 %p_ZZ3firPiS_E9shift_reg_27, i32 %p_ZZ3firPiS_E9shift_reg_31, i32 %p_ZZ3firPiS_E9shift_reg_35, i32 %p_ZZ3firPiS_E9shift_reg_39, i32 %p_ZZ3firPiS_E9shift_reg_43, i32 %p_ZZ3firPiS_E9shift_reg_47, i32 %p_ZZ3firPiS_E9shift_reg_51, i32 %p_ZZ3firPiS_E9shift_reg_55, i32 %p_ZZ3firPiS_E9shift_reg_59, i32 %p_ZZ3firPiS_E9shift_reg_63, i32 %p_ZZ3firPiS_E9shift_reg_67, i32 %p_ZZ3firPiS_E9shift_reg_71, i32 %p_ZZ3firPiS_E9shift_reg_75, i32 %p_ZZ3firPiS_E9shift_reg_79, i32 %p_ZZ3firPiS_E9shift_reg_83, i32 %p_ZZ3firPiS_E9shift_reg_87, i32 %p_ZZ3firPiS_E9shift_reg_91, i32 %p_ZZ3firPiS_E9shift_reg_95, i32 %p_ZZ3firPiS_E9shift_reg_99, i32 %fir_int_int_shift_reg_8, i32 %fir_int_int_shift_reg_6, i32 %fir_int_int_shift_reg_5, i32 %p_ZZ3firPiS_E9shift_reg_12, i32 %p_ZZ3firPiS_E9shift_reg_10, i32 %fir_int_int_shift_reg_9, i32 %p_ZZ3firPiS_E9shift_reg_16, i32 %p_ZZ3firPiS_E9shift_reg_14, i32 %p_ZZ3firPiS_E9shift_reg_13, i32 %p_ZZ3firPiS_E9shift_reg_20, i32 %p_ZZ3firPiS_E9shift_reg_18, i32 %p_ZZ3firPiS_E9shift_reg_17, i32 %p_ZZ3firPiS_E9shift_reg_24, i32 %p_ZZ3firPiS_E9shift_reg_22, i32 %p_ZZ3firPiS_E9shift_reg_21, i32 %p_ZZ3firPiS_E9shift_reg_28, i32 %p_ZZ3firPiS_E9shift_reg_26, i32 %p_ZZ3firPiS_E9shift_reg_25, i32 %p_ZZ3firPiS_E9shift_reg_32, i32 %p_ZZ3firPiS_E9shift_reg_30, i32 %p_ZZ3firPiS_E9shift_reg_29, i32 %p_ZZ3firPiS_E9shift_reg_36, i32 %p_ZZ3firPiS_E9shift_reg_34, i32 %p_ZZ3firPiS_E9shift_reg_33, i32 %p_ZZ3firPiS_E9shift_reg_40, i32 %p_ZZ3firPiS_E9shift_reg_38, i32 %p_ZZ3firPiS_E9shift_reg_37, i32 %p_ZZ3firPiS_E9shift_reg_44, i32 %p_ZZ3firPiS_E9shift_reg_42, i32 %p_ZZ3firPiS_E9shift_reg_41, i32 %p_ZZ3firPiS_E9shift_reg_48, i32 %p_ZZ3firPiS_E9shift_reg_46, i32 %p_ZZ3firPiS_E9shift_reg_45, i32 %p_ZZ3firPiS_E9shift_reg_52, i32 %p_ZZ3firPiS_E9shift_reg_50, i32 %p_ZZ3firPiS_E9shift_reg_49, i32 %p_ZZ3firPiS_E9shift_reg_56, i32 %p_ZZ3firPiS_E9shift_reg_54, i32 %p_ZZ3firPiS_E9shift_reg_53, i32 %p_ZZ3firPiS_E9shift_reg_60, i32 %p_ZZ3firPiS_E9shift_reg_58, i32 %p_ZZ3firPiS_E9shift_reg_57, i32 %p_ZZ3firPiS_E9shift_reg_64, i32 %p_ZZ3firPiS_E9shift_reg_62, i32 %p_ZZ3firPiS_E9shift_reg_61, i32 %p_ZZ3firPiS_E9shift_reg_68, i32 %p_ZZ3firPiS_E9shift_reg_66, i32 %p_ZZ3firPiS_E9shift_reg_65, i32 %p_ZZ3firPiS_E9shift_reg_72, i32 %p_ZZ3firPiS_E9shift_reg_70, i32 %p_ZZ3firPiS_E9shift_reg_69, i32 %p_ZZ3firPiS_E9shift_reg_76, i32 %p_ZZ3firPiS_E9shift_reg_74, i32 %p_ZZ3firPiS_E9shift_reg_73, i32 %p_ZZ3firPiS_E9shift_reg_80, i32 %p_ZZ3firPiS_E9shift_reg_78, i32 %p_ZZ3firPiS_E9shift_reg_77, i32 %p_ZZ3firPiS_E9shift_reg_84, i32 %p_ZZ3firPiS_E9shift_reg_82, i32 %p_ZZ3firPiS_E9shift_reg_81, i32 %p_ZZ3firPiS_E9shift_reg_88, i32 %p_ZZ3firPiS_E9shift_reg_86, i32 %p_ZZ3firPiS_E9shift_reg_85, i32 %p_ZZ3firPiS_E9shift_reg_92, i32 %p_ZZ3firPiS_E9shift_reg_90, i32 %p_ZZ3firPiS_E9shift_reg_89, i32 %p_ZZ3firPiS_E9shift_reg_96, i32 %p_ZZ3firPiS_E9shift_reg_94, i32 %p_ZZ3firPiS_E9shift_reg_93, i32 %p_ZZ3firPiS_E9shift_reg_98, i32 %p_ZZ3firPiS_E9shift_reg_97

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln8 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln8"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln4"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @Loop_Shift_Accum_Loop_proc, i32 %y, i32 %x, i32 %fir_int_int_shift_reg, i32 %fir_int_int_shift_reg_4, i32 %fir_int_int_shift_reg_2, i32 %fir_int_int_shift_reg_3, i32 %fir_int_int_shift_reg_1, i32 %fir_int_int_shift_reg_7, i32 %p_ZZ3firPiS_E9shift_reg_11, i32 %p_ZZ3firPiS_E9shift_reg_15, i32 %p_ZZ3firPiS_E9shift_reg_19, i32 %p_ZZ3firPiS_E9shift_reg_23, i32 %p_ZZ3firPiS_E9shift_reg_27, i32 %p_ZZ3firPiS_E9shift_reg_31, i32 %p_ZZ3firPiS_E9shift_reg_35, i32 %p_ZZ3firPiS_E9shift_reg_39, i32 %p_ZZ3firPiS_E9shift_reg_43, i32 %p_ZZ3firPiS_E9shift_reg_47, i32 %p_ZZ3firPiS_E9shift_reg_51, i32 %p_ZZ3firPiS_E9shift_reg_55, i32 %p_ZZ3firPiS_E9shift_reg_59, i32 %p_ZZ3firPiS_E9shift_reg_63, i32 %p_ZZ3firPiS_E9shift_reg_67, i32 %p_ZZ3firPiS_E9shift_reg_71, i32 %p_ZZ3firPiS_E9shift_reg_75, i32 %p_ZZ3firPiS_E9shift_reg_79, i32 %p_ZZ3firPiS_E9shift_reg_83, i32 %p_ZZ3firPiS_E9shift_reg_87, i32 %p_ZZ3firPiS_E9shift_reg_91, i32 %p_ZZ3firPiS_E9shift_reg_95, i32 %p_ZZ3firPiS_E9shift_reg_99, i32 %fir_int_int_shift_reg_8, i32 %fir_int_int_shift_reg_6, i32 %fir_int_int_shift_reg_5, i32 %p_ZZ3firPiS_E9shift_reg_12, i32 %p_ZZ3firPiS_E9shift_reg_10, i32 %fir_int_int_shift_reg_9, i32 %p_ZZ3firPiS_E9shift_reg_16, i32 %p_ZZ3firPiS_E9shift_reg_14, i32 %p_ZZ3firPiS_E9shift_reg_13, i32 %p_ZZ3firPiS_E9shift_reg_20, i32 %p_ZZ3firPiS_E9shift_reg_18, i32 %p_ZZ3firPiS_E9shift_reg_17, i32 %p_ZZ3firPiS_E9shift_reg_24, i32 %p_ZZ3firPiS_E9shift_reg_22, i32 %p_ZZ3firPiS_E9shift_reg_21, i32 %p_ZZ3firPiS_E9shift_reg_28, i32 %p_ZZ3firPiS_E9shift_reg_26, i32 %p_ZZ3firPiS_E9shift_reg_25, i32 %p_ZZ3firPiS_E9shift_reg_32, i32 %p_ZZ3firPiS_E9shift_reg_30, i32 %p_ZZ3firPiS_E9shift_reg_29, i32 %p_ZZ3firPiS_E9shift_reg_36, i32 %p_ZZ3firPiS_E9shift_reg_34, i32 %p_ZZ3firPiS_E9shift_reg_33, i32 %p_ZZ3firPiS_E9shift_reg_40, i32 %p_ZZ3firPiS_E9shift_reg_38, i32 %p_ZZ3firPiS_E9shift_reg_37, i32 %p_ZZ3firPiS_E9shift_reg_44, i32 %p_ZZ3firPiS_E9shift_reg_42, i32 %p_ZZ3firPiS_E9shift_reg_41, i32 %p_ZZ3firPiS_E9shift_reg_48, i32 %p_ZZ3firPiS_E9shift_reg_46, i32 %p_ZZ3firPiS_E9shift_reg_45, i32 %p_ZZ3firPiS_E9shift_reg_52, i32 %p_ZZ3firPiS_E9shift_reg_50, i32 %p_ZZ3firPiS_E9shift_reg_49, i32 %p_ZZ3firPiS_E9shift_reg_56, i32 %p_ZZ3firPiS_E9shift_reg_54, i32 %p_ZZ3firPiS_E9shift_reg_53, i32 %p_ZZ3firPiS_E9shift_reg_60, i32 %p_ZZ3firPiS_E9shift_reg_58, i32 %p_ZZ3firPiS_E9shift_reg_57, i32 %p_ZZ3firPiS_E9shift_reg_64, i32 %p_ZZ3firPiS_E9shift_reg_62, i32 %p_ZZ3firPiS_E9shift_reg_61, i32 %p_ZZ3firPiS_E9shift_reg_68, i32 %p_ZZ3firPiS_E9shift_reg_66, i32 %p_ZZ3firPiS_E9shift_reg_65, i32 %p_ZZ3firPiS_E9shift_reg_72, i32 %p_ZZ3firPiS_E9shift_reg_70, i32 %p_ZZ3firPiS_E9shift_reg_69, i32 %p_ZZ3firPiS_E9shift_reg_76, i32 %p_ZZ3firPiS_E9shift_reg_74, i32 %p_ZZ3firPiS_E9shift_reg_73, i32 %p_ZZ3firPiS_E9shift_reg_80, i32 %p_ZZ3firPiS_E9shift_reg_78, i32 %p_ZZ3firPiS_E9shift_reg_77, i32 %p_ZZ3firPiS_E9shift_reg_84, i32 %p_ZZ3firPiS_E9shift_reg_82, i32 %p_ZZ3firPiS_E9shift_reg_81, i32 %p_ZZ3firPiS_E9shift_reg_88, i32 %p_ZZ3firPiS_E9shift_reg_86, i32 %p_ZZ3firPiS_E9shift_reg_85, i32 %p_ZZ3firPiS_E9shift_reg_92, i32 %p_ZZ3firPiS_E9shift_reg_90, i32 %p_ZZ3firPiS_E9shift_reg_89, i32 %p_ZZ3firPiS_E9shift_reg_96, i32 %p_ZZ3firPiS_E9shift_reg_94, i32 %p_ZZ3firPiS_E9shift_reg_93, i32 %p_ZZ3firPiS_E9shift_reg_98, i32 %p_ZZ3firPiS_E9shift_reg_97

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
entry:8 %ret_ln40 = ret

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
