INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HDL/Digital_Design_Labs/Final Project/Final Project.srcs/sources_1/imports/Digital_Design_Labs/RandomGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HDL/Digital_Design_Labs/Final Project/Final Project.srcs/sources_1/imports/Digital_Design_Labs/ReactionTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReactionTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HDL/Digital_Design_Labs/Final Project/Final Project.srcs/sim_1/imports/new/tb_ReactionTimer_with_random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ReactionTimer_RandomGen
