
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000104  00800100  0000245e  000024f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000245e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000dc  00800204  00800204  000025f6  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000025f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  00002d50  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000045b0  00000000  00000000  00002ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001423  00000000  00000000  000075a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001b4e  00000000  00000000  000089c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ab8  00000000  00000000  0000a514  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000ea0  00000000  00000000  0000afcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002b99  00000000  00000000  0000be6c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 40 10 	jmp	0x2080	; 0x2080 <__vector_12>
      34:	0c 94 71 10 	jmp	0x20e2	; 0x20e2 <__vector_13>
      38:	0c 94 a2 10 	jmp	0x2144	; 0x2144 <__vector_14>
      3c:	0c 94 66 11 	jmp	0x22cc	; 0x22cc <__vector_15>
      40:	0c 94 2c 10 	jmp	0x2058	; 0x2058 <__vector_16>
      44:	0c 94 36 10 	jmp	0x206c	; 0x206c <__vector_17>
      48:	0c 94 24 01 	jmp	0x248	; 0x248 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 d3 10 	jmp	0x21a6	; 0x21a6 <__vector_28>
      74:	0c 94 04 11 	jmp	0x2208	; 0x2208 <__vector_29>
      78:	0c 94 35 11 	jmp	0x226a	; 0x226a <__vector_30>
      7c:	0c 94 70 11 	jmp	0x22e0	; 0x22e0 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	12 e0       	ldi	r17, 0x02	; 2
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ee e5       	ldi	r30, 0x5E	; 94
      a8:	f4 e2       	ldi	r31, 0x24	; 36
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 30       	cpi	r26, 0x04	; 4
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	12 e0       	ldi	r17, 0x02	; 2
      be:	a4 e0       	ldi	r26, 0x04	; 4
      c0:	b2 e0       	ldi	r27, 0x02	; 2
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a0 3e       	cpi	r26, 0xE0	; 224
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 2d 12 	jmp	0x245a	; 0x245a <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d8:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <main_init>
	
	while(1){	
		wdt_reset();
      dc:	a8 95       	wdr
		EventHandleEvent();
      de:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <EventHandleEvent>
      e2:	fc cf       	rjmp	.-8      	; 0xdc <main+0x4>

000000e4 <button_read_col>:


void button_read_col(uint8_t col){
		
		/* ROW 1 READ */
		button_pressed_current|=(0x01)<(0+col*BUTTON_ROW_NUMBER);
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	88 0f       	add	r24, r24
      e8:	99 1f       	adc	r25, r25
      ea:	88 0f       	add	r24, r24
      ec:	99 1f       	adc	r25, r25
      ee:	61 e0       	ldi	r22, 0x01	; 1
      f0:	70 e0       	ldi	r23, 0x00	; 0
      f2:	82 30       	cpi	r24, 0x02	; 2
      f4:	91 05       	cpc	r25, r1
      f6:	14 f4       	brge	.+4      	; 0xfc <button_read_col+0x18>
      f8:	60 e0       	ldi	r22, 0x00	; 0
      fa:	70 e0       	ldi	r23, 0x00	; 0
      fc:	40 91 5b 02 	lds	r20, 0x025B
     100:	50 91 5c 02 	lds	r21, 0x025C
     104:	46 2b       	or	r20, r22
     106:	57 2b       	or	r21, r23
	
		/* ROW 2 READ */
		button_pressed_current|=(0x01)<<(1+col*BUTTON_ROW_NUMBER);
     108:	9c 01       	movw	r18, r24
     10a:	2f 5f       	subi	r18, 0xFF	; 255
     10c:	3f 4f       	sbci	r19, 0xFF	; 255
     10e:	61 e0       	ldi	r22, 0x01	; 1
     110:	70 e0       	ldi	r23, 0x00	; 0
     112:	fb 01       	movw	r30, r22
     114:	02 c0       	rjmp	.+4      	; 0x11a <button_read_col+0x36>
     116:	ee 0f       	add	r30, r30
     118:	ff 1f       	adc	r31, r31
     11a:	2a 95       	dec	r18
     11c:	e2 f7       	brpl	.-8      	; 0x116 <button_read_col+0x32>
     11e:	4e 2b       	or	r20, r30
     120:	5f 2b       	or	r21, r31
		
		/* ROW 3 READ */
		button_pressed_current|=(0x01)<<(2+col*BUTTON_ROW_NUMBER);
     122:	9c 01       	movw	r18, r24
     124:	2e 5f       	subi	r18, 0xFE	; 254
     126:	3f 4f       	sbci	r19, 0xFF	; 255
     128:	fb 01       	movw	r30, r22
     12a:	02 c0       	rjmp	.+4      	; 0x130 <button_read_col+0x4c>
     12c:	ee 0f       	add	r30, r30
     12e:	ff 1f       	adc	r31, r31
     130:	2a 95       	dec	r18
     132:	e2 f7       	brpl	.-8      	; 0x12c <button_read_col+0x48>
     134:	9f 01       	movw	r18, r30
     136:	24 2b       	or	r18, r20
     138:	35 2b       	or	r19, r21
		
		/* ROW 4 READ */
		button_pressed_current|=(0x01)<<(3+col*BUTTON_ROW_NUMBER);
     13a:	03 96       	adiw	r24, 0x03	; 3
     13c:	02 c0       	rjmp	.+4      	; 0x142 <button_read_col+0x5e>
     13e:	66 0f       	add	r22, r22
     140:	77 1f       	adc	r23, r23
     142:	8a 95       	dec	r24
     144:	e2 f7       	brpl	.-8      	; 0x13e <button_read_col+0x5a>
     146:	26 2b       	or	r18, r22
     148:	37 2b       	or	r19, r23
     14a:	30 93 5c 02 	sts	0x025C, r19
     14e:	20 93 5b 02 	sts	0x025B, r18
	
}/*end button_read_rows */
     152:	08 95       	ret

00000154 <button_init>:


void button_init( void )
{

	button_pressed_previous=0x0000;
     154:	10 92 5a 02 	sts	0x025A, r1
     158:	10 92 59 02 	sts	0x0259, r1
	
	/* enable pull-ups */
	
	MCUCR&=~(0x01)<<PUD;
     15c:	85 b7       	in	r24, 0x35	; 53
     15e:	80 7e       	andi	r24, 0xE0	; 224
     160:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     162:	6e 9a       	sbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     164:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     166:	6f 9a       	sbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     168:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 OUTPUT HIGH */
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     16a:	24 9a       	sbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     16c:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_1_PIN;
     16e:	8d b1       	in	r24, 0x0d	; 13
     170:	80 7e       	andi	r24, 0xE0	; 224
     172:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_1_PIN;
     174:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_2_PIN;
     176:	8d b1       	in	r24, 0x0d	; 13
     178:	80 7c       	andi	r24, 0xC0	; 192
     17a:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_2_PIN;
     17c:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_3_PIN;
     17e:	87 b1       	in	r24, 0x07	; 7
     180:	80 78       	andi	r24, 0x80	; 128
     182:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_3_PIN;
     184:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_4_PIN;
     186:	87 b1       	in	r24, 0x07	; 7
     188:	80 7f       	andi	r24, 0xF0	; 240
     18a:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_4_PIN;
     18c:	43 9a       	sbi	0x08, 3	; 8
	
} /* end button_init */
     18e:	08 95       	ret

00000190 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     190:	cf 93       	push	r28
     192:	df 93       	push	r29
		
	/* COL 1 LOW */
	PORTE&=~(0x01)<<COLOUMN_1_PIN;
     194:	8e b1       	in	r24, 0x0e	; 14
     196:	80 78       	andi	r24, 0x80	; 128
     198:	8e b9       	out	0x0e, r24	; 14
	/* COL 2 HIGH */
	/* already HIGH */
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(0);
     19a:	c2 e7       	ldi	r28, 0x72	; 114
     19c:	d0 e0       	ldi	r29, 0x00	; 0
     19e:	80 e0       	ldi	r24, 0x00	; 0
     1a0:	90 e0       	ldi	r25, 0x00	; 0
     1a2:	fe 01       	movw	r30, r28
     1a4:	09 95       	icall
	
	/* COL 1 HIGH */
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1a6:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 LOW */
	PORTE&=~(0x01)<<COLOUMN_2_PIN;
     1a8:	8e b1       	in	r24, 0x0e	; 14
     1aa:	1e b8       	out	0x0e, r1	; 14
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(1);
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	90 e0       	ldi	r25, 0x00	; 0
     1b0:	fe 01       	movw	r30, r28
     1b2:	09 95       	icall
		
	/* COL 1 HIGH */
	/* already high */
	/* COL 2 HIGH */
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b4:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 LOW  */
	PORTB&=~(0x01)<<COLOUMN_3_PIN;
     1b6:	85 b1       	in	r24, 0x05	; 5
     1b8:	80 7e       	andi	r24, 0xE0	; 224
     1ba:	85 b9       	out	0x05, r24	; 5

	button_read_col(2);
     1bc:	82 e0       	ldi	r24, 0x02	; 2
     1be:	90 e0       	ldi	r25, 0x00	; 0
     1c0:	fe 01       	movw	r30, r28
     1c2:	09 95       	icall
	
	/* set COL 3 HIGH, so that all are high again*/
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1c4:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* debounce: check if button states are the same since last cycle*/
	
	button_pressed_current&=button_pressed_previous;
     1c6:	80 91 5b 02 	lds	r24, 0x025B
     1ca:	90 91 5c 02 	lds	r25, 0x025C
     1ce:	20 91 59 02 	lds	r18, 0x0259
     1d2:	30 91 5a 02 	lds	r19, 0x025A
     1d6:	82 23       	and	r24, r18
     1d8:	93 23       	and	r25, r19
     1da:	90 93 5c 02 	sts	0x025C, r25
     1de:	80 93 5b 02 	sts	0x025B, r24
	
} /* end button_multiplex_cycle */
     1e2:	df 91       	pop	r29
     1e4:	cf 91       	pop	r28
     1e6:	08 95       	ret

000001e8 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return (0x01)&(button_pressed_current>>(button_id));
     1e8:	20 91 5b 02 	lds	r18, 0x025B
     1ec:	30 91 5c 02 	lds	r19, 0x025C
     1f0:	a9 01       	movw	r20, r18
     1f2:	02 c0       	rjmp	.+4      	; 0x1f8 <button_get_button_state+0x10>
     1f4:	56 95       	lsr	r21
     1f6:	47 95       	ror	r20
     1f8:	8a 95       	dec	r24
     1fa:	e2 f7       	brpl	.-8      	; 0x1f4 <button_get_button_state+0xc>
     1fc:	ca 01       	movw	r24, r20
     1fe:	81 70       	andi	r24, 0x01	; 1
     200:	08 95       	ret

00000202 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     202:	10 9a       	sbi	0x02, 0	; 2
}
     204:	08 95       	ret

00000206 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     206:	10 9a       	sbi	0x02, 0	; 2
}
     208:	08 95       	ret

0000020a <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(0x01)<<BUZZER_PIN;
     20a:	10 98       	cbi	0x02, 0	; 2
}
     20c:	08 95       	ret

0000020e <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     20e:	cf 93       	push	r28
     210:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     212:	0e 94 03 01 	call	0x206	; 0x206 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     216:	8c 2f       	mov	r24, r28
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	44 e6       	ldi	r20, 0x64	; 100
     21c:	50 e0       	ldi	r21, 0x00	; 0
     21e:	84 9f       	mul	r24, r20
     220:	90 01       	movw	r18, r0
     222:	85 9f       	mul	r24, r21
     224:	30 0d       	add	r19, r0
     226:	94 9f       	mul	r25, r20
     228:	30 0d       	add	r19, r0
     22a:	11 24       	eor	r1, r1
     22c:	12 16       	cp	r1, r18
     22e:	13 06       	cpc	r1, r19
     230:	34 f4       	brge	.+12     	; 0x23e <buzzer_buzz+0x30>
     232:	80 e0       	ldi	r24, 0x00	; 0
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	01 96       	adiw	r24, 0x01	; 1
     238:	82 17       	cp	r24, r18
     23a:	93 07       	cpc	r25, r19
     23c:	e1 f7       	brne	.-8      	; 0x236 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     23e:	0e 94 05 01 	call	0x20a	; 0x20a <buzzer_off>
}
     242:	cf 91       	pop	r28
     244:	08 95       	ret

00000246 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     246:	08 95       	ret

00000248 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     248:	1f 92       	push	r1
     24a:	0f 92       	push	r0
     24c:	0f b6       	in	r0, 0x3f	; 63
     24e:	0f 92       	push	r0
     250:	0b b6       	in	r0, 0x3b	; 59
     252:	0f 92       	push	r0
     254:	11 24       	eor	r1, r1
     256:	2f 93       	push	r18
     258:	3f 93       	push	r19
     25a:	4f 93       	push	r20
     25c:	5f 93       	push	r21
     25e:	6f 93       	push	r22
     260:	7f 93       	push	r23
     262:	8f 93       	push	r24
     264:	9f 93       	push	r25
     266:	af 93       	push	r26
     268:	bf 93       	push	r27
     26a:	cf 93       	push	r28
     26c:	ef 93       	push	r30
     26e:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     270:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     274:	c0 ff       	sbrs	r28, 0
     276:	08 c0       	rjmp	.+16     	; 0x288 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     278:	87 e0       	ldi	r24, 0x07	; 7
     27a:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     27e:	ee ee       	ldi	r30, 0xEE	; 238
     280:	f0 e0       	ldi	r31, 0x00	; 0
     282:	80 81       	ld	r24, Z
     284:	8e 7f       	andi	r24, 0xFE	; 254
     286:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     288:	c6 ff       	sbrs	r28, 6
     28a:	08 c0       	rjmp	.+16     	; 0x29c <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     28c:	88 e0       	ldi	r24, 0x08	; 8
     28e:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     292:	ee ee       	ldi	r30, 0xEE	; 238
     294:	f0 e0       	ldi	r31, 0x00	; 0
     296:	80 81       	ld	r24, Z
     298:	8f 7b       	andi	r24, 0xBF	; 191
     29a:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     29c:	c5 ff       	sbrs	r28, 5
     29e:	08 c0       	rjmp	.+16     	; 0x2b0 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     2a0:	89 e0       	ldi	r24, 0x09	; 9
     2a2:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     2a6:	eb ed       	ldi	r30, 0xDB	; 219
     2a8:	f0 e0       	ldi	r31, 0x00	; 0
     2aa:	80 81       	ld	r24, Z
     2ac:	8f 77       	andi	r24, 0x7F	; 127
     2ae:	80 83       	st	Z, r24
	}
	return;
}
     2b0:	ff 91       	pop	r31
     2b2:	ef 91       	pop	r30
     2b4:	cf 91       	pop	r28
     2b6:	bf 91       	pop	r27
     2b8:	af 91       	pop	r26
     2ba:	9f 91       	pop	r25
     2bc:	8f 91       	pop	r24
     2be:	7f 91       	pop	r23
     2c0:	6f 91       	pop	r22
     2c2:	5f 91       	pop	r21
     2c4:	4f 91       	pop	r20
     2c6:	3f 91       	pop	r19
     2c8:	2f 91       	pop	r18
     2ca:	0f 90       	pop	r0
     2cc:	0b be       	out	0x3b, r0	; 59
     2ce:	0f 90       	pop	r0
     2d0:	0f be       	out	0x3f, r0	; 63
     2d2:	0f 90       	pop	r0
     2d4:	1f 90       	pop	r1
     2d6:	18 95       	reti

000002d8 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     2d8:	85 e0       	ldi	r24, 0x05	; 5
     2da:	0e 94 23 05 	call	0xa46	; 0xa46 <can_init>
	CANSTMOB=0;
     2de:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     2e2:	eb ed       	ldi	r30, 0xDB	; 219
     2e4:	f0 e0       	ldi	r31, 0x00	; 0
     2e6:	80 81       	ld	r24, Z
     2e8:	88 6b       	ori	r24, 0xB8	; 184
     2ea:	80 83       	st	Z, r24
	CANIE1=0x7F;
     2ec:	8f e7       	ldi	r24, 0x7F	; 127
     2ee:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     2f2:	8f ef       	ldi	r24, 0xFF	; 255
     2f4:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     2f8:	10 92 67 02 	sts	0x0267, r1
	can_queue_tail=0;
     2fc:	10 92 69 02 	sts	0x0269, r1
	can_Status=CAN_Ready;
     300:	10 92 68 02 	sts	0x0268, r1
	can_rx=0;
     304:	10 92 6b 02 	sts	0x026B, r1
     308:	10 92 6a 02 	sts	0x026A, r1
}
     30c:	08 95       	ret

0000030e <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     30e:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     310:	70 87       	std	Z+8, r23	; 0x08
     312:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     314:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     316:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     318:	53 83       	std	Z+3, r21	; 0x03
     31a:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     31c:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     31e:	8f ef       	ldi	r24, 0xFF	; 255
     320:	97 e0       	ldi	r25, 0x07	; 7
     322:	a0 e0       	ldi	r26, 0x00	; 0
     324:	b0 e0       	ldi	r27, 0x00	; 0
     326:	82 87       	std	Z+10, r24	; 0x0a
     328:	93 87       	std	Z+11, r25	; 0x0b
     32a:	a4 87       	std	Z+12, r26	; 0x0c
     32c:	b5 87       	std	Z+13, r27	; 0x0d
}
     32e:	08 95       	ret

00000330 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     330:	90 93 6b 02 	sts	0x026B, r25
     334:	80 93 6a 02 	sts	0x026A, r24
	can_rx->cmd=CMD_RX_DATA;
     338:	25 e0       	ldi	r18, 0x05	; 5
     33a:	fc 01       	movw	r30, r24
     33c:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     33e:	80 91 6a 02 	lds	r24, 0x026A
     342:	90 91 6b 02 	lds	r25, 0x026B
     346:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
}
     34a:	08 95       	ret

0000034c <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     34c:	0e 94 12 0b 	call	0x1624	; 0x1624 <can_get_status>
	CANGIE|=(1<<ENIT);
     350:	eb ed       	ldi	r30, 0xDB	; 219
     352:	f0 e0       	ldi	r31, 0x00	; 0
     354:	80 81       	ld	r24, Z
     356:	80 68       	ori	r24, 0x80	; 128
     358:	80 83       	st	Z, r24
}
     35a:	08 95       	ret

0000035c <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     35c:	90 91 67 02 	lds	r25, 0x0267
     360:	80 91 69 02 	lds	r24, 0x0269
     364:	98 17       	cp	r25, r24
     366:	41 f1       	breq	.+80     	; 0x3b8 <CANSendData+0x5c>
		if(can_rx!=0){
     368:	e0 91 6a 02 	lds	r30, 0x026A
     36c:	f0 91 6b 02 	lds	r31, 0x026B
     370:	30 97       	sbiw	r30, 0x00	; 0
     372:	41 f0       	breq	.+16     	; 0x384 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     374:	8c e0       	ldi	r24, 0x0C	; 12
     376:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     378:	80 91 6a 02 	lds	r24, 0x026A
     37c:	90 91 6b 02 	lds	r25, 0x026B
     380:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     384:	e0 91 69 02 	lds	r30, 0x0269
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	e3 5a       	subi	r30, 0xA3	; 163
     390:	fd 4f       	sbci	r31, 0xFD	; 253
     392:	a0 81       	ld	r26, Z
     394:	b1 81       	ldd	r27, Z+1	; 0x01
     396:	82 e0       	ldi	r24, 0x02	; 2
     398:	11 96       	adiw	r26, 0x01	; 1
     39a:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     39c:	80 81       	ld	r24, Z
     39e:	91 81       	ldd	r25, Z+1	; 0x01
     3a0:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
     3a4:	88 23       	and	r24, r24
     3a6:	21 f0       	breq	.+8      	; 0x3b0 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <AddError>
     3ae:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	80 93 68 02 	sts	0x0268, r24
     3b6:	08 95       	ret
		}		
	}else if(can_rx!=0){
     3b8:	e0 91 6a 02 	lds	r30, 0x026A
     3bc:	f0 91 6b 02 	lds	r31, 0x026B
     3c0:	30 97       	sbiw	r30, 0x00	; 0
     3c2:	41 f0       	breq	.+16     	; 0x3d4 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     3c4:	85 e0       	ldi	r24, 0x05	; 5
     3c6:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     3c8:	80 91 6a 02 	lds	r24, 0x026A
     3cc:	90 91 6b 02 	lds	r25, 0x026B
     3d0:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
     3d4:	08 95       	ret

000003d6 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     3d6:	cf 93       	push	r28
     3d8:	df 93       	push	r29
     3da:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     3dc:	e0 91 67 02 	lds	r30, 0x0267
     3e0:	f0 e0       	ldi	r31, 0x00	; 0
     3e2:	cf 01       	movw	r24, r30
     3e4:	01 96       	adiw	r24, 0x01	; 1
     3e6:	65 e0       	ldi	r22, 0x05	; 5
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	0e 94 06 12 	call	0x240c	; 0x240c <__divmodhi4>
     3ee:	20 91 69 02 	lds	r18, 0x0269
     3f2:	30 e0       	ldi	r19, 0x00	; 0
     3f4:	82 17       	cp	r24, r18
     3f6:	93 07       	cpc	r25, r19
     3f8:	49 f0       	breq	.+18     	; 0x40c <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     3fa:	ee 0f       	add	r30, r30
     3fc:	ff 1f       	adc	r31, r31
     3fe:	e3 5a       	subi	r30, 0xA3	; 163
     400:	fd 4f       	sbci	r31, 0xFD	; 253
     402:	d1 83       	std	Z+1, r29	; 0x01
     404:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     406:	80 93 67 02 	sts	0x0267, r24
     40a:	03 c0       	rjmp	.+6      	; 0x412 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     40c:	84 e0       	ldi	r24, 0x04	; 4
     40e:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <AddError>
	}
	if(can_Status==CAN_Ready){
     412:	80 91 68 02 	lds	r24, 0x0268
     416:	88 23       	and	r24, r24
     418:	11 f4       	brne	.+4      	; 0x41e <CANAddSendData+0x48>
		CANSendData();
     41a:	0e 94 ae 01 	call	0x35c	; 0x35c <CANSendData>
	}
}
     41e:	df 91       	pop	r29
     420:	cf 91       	pop	r28
     422:	08 95       	ret

00000424 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     424:	e0 91 69 02 	lds	r30, 0x0269
     428:	f0 e0       	ldi	r31, 0x00	; 0
     42a:	ee 0f       	add	r30, r30
     42c:	ff 1f       	adc	r31, r31
     42e:	e3 5a       	subi	r30, 0xA3	; 163
     430:	fd 4f       	sbci	r31, 0xFD	; 253
}
     432:	80 81       	ld	r24, Z
     434:	91 81       	ldd	r25, Z+1	; 0x01
     436:	08 95       	ret

00000438 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     438:	e0 91 69 02 	lds	r30, 0x0269
     43c:	f0 e0       	ldi	r31, 0x00	; 0
     43e:	ee 0f       	add	r30, r30
     440:	ff 1f       	adc	r31, r31
     442:	e3 5a       	subi	r30, 0xA3	; 163
     444:	fd 4f       	sbci	r31, 0xFD	; 253
     446:	a0 81       	ld	r26, Z
     448:	b1 81       	ldd	r27, Z+1	; 0x01
     44a:	8c e0       	ldi	r24, 0x0C	; 12
     44c:	11 96       	adiw	r26, 0x01	; 1
     44e:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     450:	80 81       	ld	r24, Z
     452:	91 81       	ldd	r25, Z+1	; 0x01
     454:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
	can_Status=CAN_Ready;
     458:	10 92 68 02 	sts	0x0268, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     45c:	80 91 69 02 	lds	r24, 0x0269
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	01 96       	adiw	r24, 0x01	; 1
     464:	65 e0       	ldi	r22, 0x05	; 5
     466:	70 e0       	ldi	r23, 0x00	; 0
     468:	0e 94 06 12 	call	0x240c	; 0x240c <__divmodhi4>
     46c:	80 93 69 02 	sts	0x0269, r24
	CANSendData();
     470:	0e 94 ae 01 	call	0x35c	; 0x35c <CANSendData>
}
     474:	08 95       	ret

00000476 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     476:	80 91 68 02 	lds	r24, 0x0268
     47a:	81 30       	cpi	r24, 0x01	; 1
     47c:	f9 f4       	brne	.+62     	; 0x4bc <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     47e:	e0 91 69 02 	lds	r30, 0x0269
     482:	f0 e0       	ldi	r31, 0x00	; 0
     484:	ee 0f       	add	r30, r30
     486:	ff 1f       	adc	r31, r31
     488:	e3 5a       	subi	r30, 0xA3	; 163
     48a:	fd 4f       	sbci	r31, 0xFD	; 253
     48c:	a0 81       	ld	r26, Z
     48e:	b1 81       	ldd	r27, Z+1	; 0x01
     490:	8c e0       	ldi	r24, 0x0C	; 12
     492:	11 96       	adiw	r26, 0x01	; 1
     494:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     496:	80 81       	ld	r24, Z
     498:	91 81       	ldd	r25, Z+1	; 0x01
     49a:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
		AddError(ERROR_CAN_SEND);
     49e:	82 e0       	ldi	r24, 0x02	; 2
     4a0:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <AddError>
		can_Status=CAN_Ready;
     4a4:	10 92 68 02 	sts	0x0268, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     4a8:	80 91 69 02 	lds	r24, 0x0269
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	01 96       	adiw	r24, 0x01	; 1
     4b0:	65 e0       	ldi	r22, 0x05	; 5
     4b2:	70 e0       	ldi	r23, 0x00	; 0
     4b4:	0e 94 06 12 	call	0x240c	; 0x240c <__divmodhi4>
     4b8:	80 93 69 02 	sts	0x0269, r24
     4bc:	08 95       	ret

000004be <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     4be:	cf 93       	push	r28
     4c0:	df 93       	push	r29
     4c2:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     4c4:	8c e0       	ldi	r24, 0x0C	; 12
     4c6:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4c8:	ce 01       	movw	r24, r28
     4ca:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     4ce:	ce 01       	movw	r24, r28
     4d0:	0e 94 12 0b 	call	0x1624	; 0x1624 <can_get_status>
     4d4:	81 30       	cpi	r24, 0x01	; 1
     4d6:	d9 f3       	breq	.-10     	; 0x4ce <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     4d8:	85 e0       	ldi	r24, 0x05	; 5
     4da:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4dc:	ce 01       	movw	r24, r28
     4de:	0e 94 38 05 	call	0xa70	; 0xa70 <can_cmd>
}
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	08 95       	ret

000004e8 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4e8:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4ea:	ad ee       	ldi	r26, 0xED	; 237
     4ec:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     4ee:	8e ee       	ldi	r24, 0xEE	; 238
     4f0:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4f2:	32 2f       	mov	r19, r18
     4f4:	32 95       	swap	r19
     4f6:	30 7f       	andi	r19, 0xF0	; 240
     4f8:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     4fa:	fc 01       	movw	r30, r24
     4fc:	11 92       	st	Z+, r1
     4fe:	e8 3f       	cpi	r30, 0xF8	; 248
     500:	f1 05       	cpc	r31, r1
     502:	e1 f7       	brne	.-8      	; 0x4fc <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     504:	2f 5f       	subi	r18, 0xFF	; 255
     506:	2f 30       	cpi	r18, 0x0F	; 15
     508:	a1 f7       	brne	.-24     	; 0x4f2 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     50a:	08 95       	ret

0000050c <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     50c:	ed ee       	ldi	r30, 0xED	; 237
     50e:	f0 e0       	ldi	r31, 0x00	; 0
     510:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     512:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     514:	80 91 ef 00 	lds	r24, 0x00EF
     518:	80 7c       	andi	r24, 0xC0	; 192
     51a:	69 f0       	breq	.+26     	; 0x536 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     51c:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     51e:	ad ee       	ldi	r26, 0xED	; 237
     520:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     522:	ef ee       	ldi	r30, 0xEF	; 239
     524:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     526:	98 2f       	mov	r25, r24
     528:	92 95       	swap	r25
     52a:	90 7f       	andi	r25, 0xF0	; 240
     52c:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     52e:	90 81       	ld	r25, Z
     530:	90 7c       	andi	r25, 0xC0	; 192
     532:	29 f4       	brne	.+10     	; 0x53e <can_get_mob_free+0x32>
     534:	01 c0       	rjmp	.+2      	; 0x538 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     536:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     538:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     53c:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     53e:	8f 5f       	subi	r24, 0xFF	; 255
     540:	8f 30       	cpi	r24, 0x0F	; 15
     542:	89 f7       	brne	.-30     	; 0x526 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     544:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     548:	8f ef       	ldi	r24, 0xFF	; 255
}
     54a:	08 95       	ret

0000054c <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     54c:	80 91 ef 00 	lds	r24, 0x00EF
     550:	80 7c       	andi	r24, 0xC0	; 192
     552:	69 f0       	breq	.+26     	; 0x56e <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     554:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     558:	89 2f       	mov	r24, r25
     55a:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     55c:	80 32       	cpi	r24, 0x20	; 32
     55e:	41 f0       	breq	.+16     	; 0x570 <can_get_mob_status+0x24>
     560:	80 34       	cpi	r24, 0x40	; 64
     562:	31 f0       	breq	.+12     	; 0x570 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     564:	80 3a       	cpi	r24, 0xA0	; 160
     566:	21 f0       	breq	.+8      	; 0x570 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     568:	89 2f       	mov	r24, r25
     56a:	8f 71       	andi	r24, 0x1F	; 31
     56c:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     56e:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     570:	08 95       	ret

00000572 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     572:	cf 93       	push	r28
     574:	df 93       	push	r29
     576:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     578:	80 91 ef 00 	lds	r24, 0x00EF
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	8f 70       	andi	r24, 0x0F	; 15
     580:	90 70       	andi	r25, 0x00	; 0
     582:	18 16       	cp	r1, r24
     584:	19 06       	cpc	r1, r25
     586:	a4 f4       	brge	.+40     	; 0x5b0 <can_get_data+0x3e>
     588:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     58a:	ea ef       	ldi	r30, 0xFA	; 250
     58c:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     58e:	cf ee       	ldi	r28, 0xEF	; 239
     590:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     592:	80 81       	ld	r24, Z
     594:	da 01       	movw	r26, r20
     596:	a6 0f       	add	r26, r22
     598:	b1 1d       	adc	r27, r1
     59a:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     59c:	6f 5f       	subi	r22, 0xFF	; 255
     59e:	88 81       	ld	r24, Y
     5a0:	26 2f       	mov	r18, r22
     5a2:	30 e0       	ldi	r19, 0x00	; 0
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	8f 70       	andi	r24, 0x0F	; 15
     5a8:	90 70       	andi	r25, 0x00	; 0
     5aa:	28 17       	cp	r18, r24
     5ac:	39 07       	cpc	r19, r25
     5ae:	8c f3       	brlt	.-30     	; 0x592 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     5b0:	df 91       	pop	r29
     5b2:	cf 91       	pop	r28
     5b4:	08 95       	ret

000005b6 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     5b6:	2f 92       	push	r2
     5b8:	3f 92       	push	r3
     5ba:	4f 92       	push	r4
     5bc:	5f 92       	push	r5
     5be:	6f 92       	push	r6
     5c0:	7f 92       	push	r7
     5c2:	8f 92       	push	r8
     5c4:	9f 92       	push	r9
     5c6:	af 92       	push	r10
     5c8:	bf 92       	push	r11
     5ca:	cf 92       	push	r12
     5cc:	df 92       	push	r13
     5ce:	ef 92       	push	r14
     5d0:	ff 92       	push	r15
     5d2:	0f 93       	push	r16
     5d4:	1f 93       	push	r17
     5d6:	cf 93       	push	r28
     5d8:	df 93       	push	r29
     5da:	00 d0       	rcall	.+0      	; 0x5dc <can_auto_baudrate+0x26>
     5dc:	00 d0       	rcall	.+0      	; 0x5de <can_auto_baudrate+0x28>
     5de:	00 d0       	rcall	.+0      	; 0x5e0 <can_auto_baudrate+0x2a>
     5e0:	cd b7       	in	r28, 0x3d	; 61
     5e2:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     5e4:	88 23       	and	r24, r24
     5e6:	09 f4       	brne	.+2      	; 0x5ea <can_auto_baudrate+0x34>
     5e8:	7c c0       	rjmp	.+248    	; 0x6e2 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     5ea:	80 91 e2 00 	lds	r24, 0x00E2
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	8e 77       	andi	r24, 0x7E	; 126
     5f2:	90 70       	andi	r25, 0x00	; 0
     5f4:	95 95       	asr	r25
     5f6:	87 95       	ror	r24
     5f8:	01 96       	adiw	r24, 0x01	; 1
     5fa:	82 30       	cpi	r24, 0x02	; 2
     5fc:	91 05       	cpc	r25, r1
     5fe:	5c f0       	brlt	.+22     	; 0x616 <can_auto_baudrate+0x60>
     600:	80 91 e2 00 	lds	r24, 0x00E2
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	8e 77       	andi	r24, 0x7E	; 126
     608:	90 70       	andi	r25, 0x00	; 0
     60a:	95 95       	asr	r25
     60c:	87 95       	ror	r24
     60e:	28 2f       	mov	r18, r24
     610:	2f 5f       	subi	r18, 0xFF	; 255
     612:	29 83       	std	Y+1, r18	; 0x01
     614:	02 c0       	rjmp	.+4      	; 0x61a <can_auto_baudrate+0x64>
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     61a:	80 91 e3 00 	lds	r24, 0x00E3
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	8e 70       	andi	r24, 0x0E	; 14
     622:	90 70       	andi	r25, 0x00	; 0
     624:	95 95       	asr	r25
     626:	87 95       	ror	r24
     628:	01 96       	adiw	r24, 0x01	; 1
     62a:	82 30       	cpi	r24, 0x02	; 2
     62c:	91 05       	cpc	r25, r1
     62e:	54 f0       	brlt	.+20     	; 0x644 <can_auto_baudrate+0x8e>
     630:	80 91 e3 00 	lds	r24, 0x00E3
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	8e 70       	andi	r24, 0x0E	; 14
     638:	90 70       	andi	r25, 0x00	; 0
     63a:	95 95       	asr	r25
     63c:	87 95       	ror	r24
     63e:	38 2e       	mov	r3, r24
     640:	33 94       	inc	r3
     642:	02 c0       	rjmp	.+4      	; 0x648 <can_auto_baudrate+0x92>
     644:	33 24       	eor	r3, r3
     646:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     648:	80 91 e4 00 	lds	r24, 0x00E4
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	8e 70       	andi	r24, 0x0E	; 14
     650:	90 70       	andi	r25, 0x00	; 0
     652:	95 95       	asr	r25
     654:	87 95       	ror	r24
     656:	01 96       	adiw	r24, 0x01	; 1
     658:	83 30       	cpi	r24, 0x03	; 3
     65a:	91 05       	cpc	r25, r1
     65c:	54 f0       	brlt	.+20     	; 0x672 <can_auto_baudrate+0xbc>
     65e:	80 91 e4 00 	lds	r24, 0x00E4
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	8e 70       	andi	r24, 0x0E	; 14
     666:	90 70       	andi	r25, 0x00	; 0
     668:	95 95       	asr	r25
     66a:	87 95       	ror	r24
     66c:	78 2e       	mov	r7, r24
     66e:	73 94       	inc	r7
     670:	03 c0       	rjmp	.+6      	; 0x678 <can_auto_baudrate+0xc2>
     672:	77 24       	eor	r7, r7
     674:	68 94       	set
     676:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     678:	80 91 e4 00 	lds	r24, 0x00E4
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	80 77       	andi	r24, 0x70	; 112
     680:	90 70       	andi	r25, 0x00	; 0
     682:	95 95       	asr	r25
     684:	87 95       	ror	r24
     686:	95 95       	asr	r25
     688:	87 95       	ror	r24
     68a:	95 95       	asr	r25
     68c:	87 95       	ror	r24
     68e:	95 95       	asr	r25
     690:	87 95       	ror	r24
     692:	01 96       	adiw	r24, 0x01	; 1
     694:	83 30       	cpi	r24, 0x03	; 3
     696:	91 05       	cpc	r25, r1
     698:	84 f0       	brlt	.+32     	; 0x6ba <can_auto_baudrate+0x104>
     69a:	80 91 e4 00 	lds	r24, 0x00E4
     69e:	90 e0       	ldi	r25, 0x00	; 0
     6a0:	80 77       	andi	r24, 0x70	; 112
     6a2:	90 70       	andi	r25, 0x00	; 0
     6a4:	95 95       	asr	r25
     6a6:	87 95       	ror	r24
     6a8:	95 95       	asr	r25
     6aa:	87 95       	ror	r24
     6ac:	95 95       	asr	r25
     6ae:	87 95       	ror	r24
     6b0:	95 95       	asr	r25
     6b2:	87 95       	ror	r24
     6b4:	68 2e       	mov	r6, r24
     6b6:	63 94       	inc	r6
     6b8:	03 c0       	rjmp	.+6      	; 0x6c0 <can_auto_baudrate+0x10a>
     6ba:	66 24       	eor	r6, r6
     6bc:	68 94       	set
     6be:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     6c0:	87 2d       	mov	r24, r7
     6c2:	90 e0       	ldi	r25, 0x00	; 0
     6c4:	83 0d       	add	r24, r3
     6c6:	91 1d       	adc	r25, r1
     6c8:	86 0d       	add	r24, r6
     6ca:	91 1d       	adc	r25, r1
     6cc:	01 96       	adiw	r24, 0x01	; 1
     6ce:	88 30       	cpi	r24, 0x08	; 8
     6d0:	91 05       	cpc	r25, r1
     6d2:	14 f4       	brge	.+4      	; 0x6d8 <can_auto_baudrate+0x122>
     6d4:	88 e0       	ldi	r24, 0x08	; 8
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     6da:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     6dc:	22 24       	eor	r2, r2
     6de:	23 94       	inc	r2
     6e0:	10 c0       	rjmp	.+32     	; 0x702 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     6e2:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     6e4:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     6e6:	66 24       	eor	r6, r6
     6e8:	68 94       	set
     6ea:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     6ec:	77 24       	eor	r7, r7
     6ee:	68 94       	set
     6f0:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     6f2:	98 e0       	ldi	r25, 0x08	; 8
     6f4:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     6f6:	0f 2e       	mov	r0, r31
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	3f 2e       	mov	r3, r31
     6fc:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     6fe:	a1 e0       	ldi	r26, 0x01	; 1
     700:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     702:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     704:	ad ee       	ldi	r26, 0xED	; 237
     706:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     708:	8e ee       	ldi	r24, 0xEE	; 238
     70a:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     70c:	32 2f       	mov	r19, r18
     70e:	32 95       	swap	r19
     710:	30 7f       	andi	r19, 0xF0	; 240
     712:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     714:	fc 01       	movw	r30, r24
     716:	11 92       	st	Z+, r1
     718:	e8 3f       	cpi	r30, 0xF8	; 248
     71a:	f1 05       	cpc	r31, r1
     71c:	e1 f7       	brne	.-8      	; 0x716 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     71e:	2f 5f       	subi	r18, 0xFF	; 255
     720:	2f 30       	cpi	r18, 0x0F	; 15
     722:	a1 f7       	brne	.-24     	; 0x70c <can_auto_baudrate+0x156>
     724:	a4 2e       	mov	r10, r20
     726:	62 2d       	mov	r22, r2
     728:	dd 24       	eor	r13, r13
     72a:	88 24       	eor	r8, r8
     72c:	99 24       	eor	r9, r9
     72e:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     730:	0f 2e       	mov	r0, r31
     732:	f8 ed       	ldi	r31, 0xD8	; 216
     734:	ef 2e       	mov	r14, r31
     736:	ff 24       	eor	r15, r15
     738:	f0 2d       	mov	r31, r0
     73a:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     73c:	e9 ed       	ldi	r30, 0xD9	; 217
     73e:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     740:	0a ed       	ldi	r16, 0xDA	; 218
     742:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     744:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     746:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     748:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     74a:	b2 e0       	ldi	r27, 0x02	; 2
     74c:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     74e:	88 e0       	ldi	r24, 0x08	; 8
     750:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     752:	91 e0       	ldi	r25, 0x01	; 1
     754:	a9 16       	cp	r10, r25
     756:	09 f0       	breq	.+2      	; 0x75a <can_auto_baudrate+0x1a4>
     758:	57 c0       	rjmp	.+174    	; 0x808 <can_auto_baudrate+0x252>
        {
            Can_reset();
     75a:	d7 01       	movw	r26, r14
     75c:	5c 93       	st	X, r21
            conf_index++;
     75e:	08 94       	sec
     760:	81 1c       	adc	r8, r1
     762:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     764:	89 81       	ldd	r24, Y+1	; 0x01
     766:	81 50       	subi	r24, 0x01	; 1
     768:	88 0f       	add	r24, r24
     76a:	a2 ee       	ldi	r26, 0xE2	; 226
     76c:	b0 e0       	ldi	r27, 0x00	; 0
     76e:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     770:	86 2d       	mov	r24, r6
     772:	86 95       	lsr	r24
     774:	90 e0       	ldi	r25, 0x00	; 0
     776:	01 97       	sbiw	r24, 0x01	; 1
     778:	2c 01       	movw	r4, r24
     77a:	44 0c       	add	r4, r4
     77c:	55 1c       	adc	r5, r5
     77e:	44 0c       	add	r4, r4
     780:	55 1c       	adc	r5, r5
     782:	44 0c       	add	r4, r4
     784:	55 1c       	adc	r5, r5
     786:	44 0c       	add	r4, r4
     788:	55 1c       	adc	r5, r5
     78a:	44 0c       	add	r4, r4
     78c:	55 1c       	adc	r5, r5
     78e:	83 2d       	mov	r24, r3
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	01 97       	sbiw	r24, 0x01	; 1
     794:	88 0f       	add	r24, r24
     796:	99 1f       	adc	r25, r25
     798:	84 29       	or	r24, r4
     79a:	a3 ee       	ldi	r26, 0xE3	; 227
     79c:	b0 e0       	ldi	r27, 0x00	; 0
     79e:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     7a0:	86 2d       	mov	r24, r6
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	01 97       	sbiw	r24, 0x01	; 1
     7a6:	2c 01       	movw	r4, r24
     7a8:	44 0c       	add	r4, r4
     7aa:	55 1c       	adc	r5, r5
     7ac:	44 0c       	add	r4, r4
     7ae:	55 1c       	adc	r5, r5
     7b0:	44 0c       	add	r4, r4
     7b2:	55 1c       	adc	r5, r5
     7b4:	44 0c       	add	r4, r4
     7b6:	55 1c       	adc	r5, r5
     7b8:	87 2d       	mov	r24, r7
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	01 97       	sbiw	r24, 0x01	; 1
     7be:	88 0f       	add	r24, r24
     7c0:	99 1f       	adc	r25, r25
     7c2:	84 29       	or	r24, r4
     7c4:	81 60       	ori	r24, 0x01	; 1
     7c6:	a4 ee       	ldi	r26, 0xE4	; 228
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     7cc:	c4 01       	movw	r24, r8
     7ce:	96 95       	lsr	r25
     7d0:	87 95       	ror	r24
     7d2:	96 95       	lsr	r25
     7d4:	87 95       	ror	r24
     7d6:	96 95       	lsr	r25
     7d8:	87 95       	ror	r24
     7da:	a5 ee       	ldi	r26, 0xE5	; 229
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     7e0:	ad ee       	ldi	r26, 0xED	; 237
     7e2:	b0 e0       	ldi	r27, 0x00	; 0
     7e4:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     7e6:	ae ee       	ldi	r26, 0xEE	; 238
     7e8:	b0 e0       	ldi	r27, 0x00	; 0
     7ea:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     7ec:	80 e8       	ldi	r24, 0x80	; 128
     7ee:	af ee       	ldi	r26, 0xEF	; 239
     7f0:	b0 e0       	ldi	r27, 0x00	; 0
     7f2:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     7f4:	8a e0       	ldi	r24, 0x0A	; 10
     7f6:	d7 01       	movw	r26, r14
     7f8:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     7fa:	80 81       	ld	r24, Z
     7fc:	82 ff       	sbrs	r24, 2
     7fe:	fd cf       	rjmp	.-6      	; 0x7fa <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     800:	8f ef       	ldi	r24, 0xFF	; 255
     802:	d8 01       	movw	r26, r16
     804:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     806:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     808:	41 30       	cpi	r20, 0x01	; 1
     80a:	b1 f5       	brne	.+108    	; 0x878 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     80c:	ae ee       	ldi	r26, 0xEE	; 238
     80e:	b0 e0       	ldi	r27, 0x00	; 0
     810:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	85 ff       	sbrs	r24, 5
     816:	0e c0       	rjmp	.+28     	; 0x834 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     818:	af ee       	ldi	r26, 0xEF	; 239
     81a:	b0 e0       	ldi	r27, 0x00	; 0
     81c:	8c 91       	ld	r24, X
     81e:	8f 73       	andi	r24, 0x3F	; 63
     820:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     822:	d7 01       	movw	r26, r14
     824:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     826:	80 81       	ld	r24, Z
     828:	82 fd       	sbrc	r24, 2
     82a:	fd cf       	rjmp	.-6      	; 0x826 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     82c:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     82e:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     830:	32 2f       	mov	r19, r18
     832:	be c0       	rjmp	.+380    	; 0x9b0 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     834:	8f 71       	andi	r24, 0x1F	; 31
     836:	90 70       	andi	r25, 0x00	; 0
     838:	00 97       	sbiw	r24, 0x00	; 0
     83a:	11 f0       	breq	.+4      	; 0x840 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     83c:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     83e:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     840:	d8 01       	movw	r26, r16
     842:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     844:	55 24       	eor	r5, r5
     846:	45 fe       	sbrs	r4, 5
     848:	0d c0       	rjmp	.+26     	; 0x864 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     84a:	77 23       	and	r23, r23
     84c:	29 f4       	brne	.+10     	; 0x858 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     84e:	8c 91       	ld	r24, X
     850:	80 62       	ori	r24, 0x20	; 32
     852:	8c 93       	st	X, r24
                        ovrtim_flag++;
     854:	7c 2d       	mov	r23, r12
     856:	06 c0       	rjmp	.+12     	; 0x864 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     858:	d8 01       	movw	r26, r16
     85a:	8c 91       	ld	r24, X
     85c:	80 62       	ori	r24, 0x20	; 32
     85e:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     860:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     862:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     864:	c2 01       	movw	r24, r4
     866:	8f 70       	andi	r24, 0x0F	; 15
     868:	90 70       	andi	r25, 0x00	; 0
     86a:	00 97       	sbiw	r24, 0x00	; 0
     86c:	09 f0       	breq	.+2      	; 0x870 <can_auto_baudrate+0x2ba>
     86e:	9d c0       	rjmp	.+314    	; 0x9aa <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     870:	41 30       	cpi	r20, 0x01	; 1
     872:	61 f2       	breq	.-104    	; 0x80c <can_auto_baudrate+0x256>
     874:	35 2f       	mov	r19, r21
     876:	01 c0       	rjmp	.+2      	; 0x87a <can_auto_baudrate+0x2c4>
     878:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     87a:	61 30       	cpi	r22, 0x01	; 1
     87c:	09 f0       	breq	.+2      	; 0x880 <can_auto_baudrate+0x2ca>
     87e:	78 c0       	rjmp	.+240    	; 0x970 <can_auto_baudrate+0x3ba>
     880:	83 2f       	mov	r24, r19
     882:	37 2d       	mov	r19, r7
     884:	7a 2c       	mov	r7, r10
     886:	ad 2c       	mov	r10, r13
     888:	d7 2e       	mov	r13, r23
     88a:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     88c:	21 10       	cpse	r2, r1
     88e:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     890:	39 30       	cpi	r19, 0x09	; 9
     892:	78 f1       	brcs	.+94     	; 0x8f2 <can_auto_baudrate+0x33c>
     894:	b7 e0       	ldi	r27, 0x07	; 7
     896:	b6 15       	cp	r27, r6
     898:	60 f5       	brcc	.+88     	; 0x8f2 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     89a:	8a 81       	ldd	r24, Y+2	; 0x02
     89c:	89 31       	cpi	r24, 0x19	; 25
     89e:	31 f0       	breq	.+12     	; 0x8ac <can_auto_baudrate+0x2f6>
     8a0:	8f 5f       	subi	r24, 0xFF	; 255
     8a2:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8a4:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8a6:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8a8:	36 2d       	mov	r19, r6
     8aa:	59 c0       	rjmp	.+178    	; 0x95e <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     8ac:	99 81       	ldd	r25, Y+1	; 0x01
     8ae:	90 34       	cpi	r25, 0x40	; 64
     8b0:	41 f0       	breq	.+16     	; 0x8c2 <can_auto_baudrate+0x30c>
     8b2:	9f 5f       	subi	r25, 0xFF	; 255
     8b4:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8b6:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8b8:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8ba:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8bc:	ae 81       	ldd	r26, Y+6	; 0x06
     8be:	aa 83       	std	Y+2, r26	; 0x02
     8c0:	4e c0       	rjmp	.+156    	; 0x95e <can_auto_baudrate+0x3a8>
     8c2:	a7 2c       	mov	r10, r7
     8c4:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     8c6:	af ee       	ldi	r26, 0xEF	; 239
     8c8:	b0 e0       	ldi	r27, 0x00	; 0
     8ca:	8c 91       	ld	r24, X
     8cc:	8f 73       	andi	r24, 0x3F	; 63
     8ce:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     8d0:	d7 01       	movw	r26, r14
     8d2:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     8d4:	80 81       	ld	r24, Z
     8d6:	82 fd       	sbrc	r24, 2
     8d8:	fd cf       	rjmp	.-6      	; 0x8d4 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     8da:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     8dc:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8de:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8e0:	66 24       	eor	r6, r6
     8e2:	68 94       	set
     8e4:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8e6:	77 24       	eor	r7, r7
     8e8:	68 94       	set
     8ea:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8ec:	b8 e0       	ldi	r27, 0x08	; 8
     8ee:	ba 83       	std	Y+2, r27	; 0x02
     8f0:	69 c0       	rjmp	.+210    	; 0x9c4 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     8f2:	36 30       	cpi	r19, 0x06	; 6
     8f4:	58 f0       	brcs	.+22     	; 0x90c <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     8f6:	43 2e       	mov	r4, r19
     8f8:	55 24       	eor	r5, r5
     8fa:	86 2d       	mov	r24, r6
     8fc:	90 e0       	ldi	r25, 0x00	; 0
     8fe:	01 96       	adiw	r24, 0x01	; 1
     900:	84 15       	cp	r24, r4
     902:	95 05       	cpc	r25, r5
     904:	24 f4       	brge	.+8      	; 0x90e <can_auto_baudrate+0x358>
     906:	63 94       	inc	r6
     908:	36 2d       	mov	r19, r6
     90a:	01 c0       	rjmp	.+2      	; 0x90e <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     90c:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     90e:	36 2c       	mov	r3, r6
     910:	33 0e       	add	r3, r19
     912:	30 94       	com	r3
     914:	8a 81       	ldd	r24, Y+2	; 0x02
     916:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     918:	83 2d       	mov	r24, r3
     91a:	81 50       	subi	r24, 0x01	; 1
     91c:	88 30       	cpi	r24, 0x08	; 8
     91e:	e0 f4       	brcc	.+56     	; 0x958 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     920:	46 2c       	mov	r4, r6
     922:	55 24       	eor	r5, r5
     924:	83 2d       	mov	r24, r3
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	dc 01       	movw	r26, r24
     92a:	11 96       	adiw	r26, 0x01	; 1
     92c:	a3 0f       	add	r26, r19
     92e:	b1 1d       	adc	r27, r1
     930:	bd 83       	std	Y+5, r27	; 0x05
     932:	ac 83       	std	Y+4, r26	; 0x04
     934:	c2 01       	movw	r24, r4
     936:	88 0f       	add	r24, r24
     938:	99 1f       	adc	r25, r25
     93a:	88 0f       	add	r24, r24
     93c:	99 1f       	adc	r25, r25
     93e:	8a 17       	cp	r24, r26
     940:	9b 07       	cpc	r25, r27
     942:	64 f0       	brlt	.+24     	; 0x95c <can_auto_baudrate+0x3a6>
     944:	c2 01       	movw	r24, r4
     946:	88 0f       	add	r24, r24
     948:	99 1f       	adc	r25, r25
     94a:	84 0d       	add	r24, r4
     94c:	95 1d       	adc	r25, r5
     94e:	a8 17       	cp	r26, r24
     950:	b9 07       	cpc	r27, r25
     952:	84 f5       	brge	.+96     	; 0x9b4 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     954:	2c 2c       	mov	r2, r12
     956:	03 c0       	rjmp	.+6      	; 0x95e <can_auto_baudrate+0x3a8>
     958:	2c 2c       	mov	r2, r12
     95a:	01 c0       	rjmp	.+2      	; 0x95e <can_auto_baudrate+0x3a8>
     95c:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     95e:	61 30       	cpi	r22, 0x01	; 1
     960:	09 f4       	brne	.+2      	; 0x964 <can_auto_baudrate+0x3ae>
     962:	94 cf       	rjmp	.-216    	; 0x88c <can_auto_baudrate+0x2d6>
     964:	87 2f       	mov	r24, r23
     966:	7d 2d       	mov	r23, r13
     968:	da 2c       	mov	r13, r10
     96a:	a7 2c       	mov	r10, r7
     96c:	73 2e       	mov	r7, r19
     96e:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     970:	31 30       	cpi	r19, 0x01	; 1
     972:	09 f4       	brne	.+2      	; 0x976 <can_auto_baudrate+0x3c0>
     974:	ee ce       	rjmp	.-548    	; 0x752 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     976:	8d 2d       	mov	r24, r13
     978:	26 96       	adiw	r28, 0x06	; 6
     97a:	0f b6       	in	r0, 0x3f	; 63
     97c:	f8 94       	cli
     97e:	de bf       	out	0x3e, r29	; 62
     980:	0f be       	out	0x3f, r0	; 63
     982:	cd bf       	out	0x3d, r28	; 61
     984:	df 91       	pop	r29
     986:	cf 91       	pop	r28
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	cf 90       	pop	r12
     994:	bf 90       	pop	r11
     996:	af 90       	pop	r10
     998:	9f 90       	pop	r9
     99a:	8f 90       	pop	r8
     99c:	7f 90       	pop	r7
     99e:	6f 90       	pop	r6
     9a0:	5f 90       	pop	r5
     9a2:	4f 90       	pop	r4
     9a4:	3f 90       	pop	r3
     9a6:	2f 90       	pop	r2
     9a8:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     9aa:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     9ac:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     9ae:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     9b0:	42 2f       	mov	r20, r18
     9b2:	63 cf       	rjmp	.-314    	; 0x87a <can_auto_baudrate+0x2c4>
     9b4:	87 2f       	mov	r24, r23
     9b6:	7d 2d       	mov	r23, r13
     9b8:	da 2c       	mov	r13, r10
     9ba:	a7 2c       	mov	r10, r7
     9bc:	73 2e       	mov	r7, r19
     9be:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     9c0:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     9c2:	25 2e       	mov	r2, r21
     9c4:	62 2f       	mov	r22, r18
     9c6:	d4 cf       	rjmp	.-88     	; 0x970 <can_auto_baudrate+0x3ba>

000009c8 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     9c8:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     9cc:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     9d0:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     9d4:	81 e0       	ldi	r24, 0x01	; 1
     9d6:	08 95       	ret

000009d8 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     9d8:	91 e0       	ldi	r25, 0x01	; 1
     9da:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     9de:	85 30       	cpi	r24, 0x05	; 5
     9e0:	31 f4       	brne	.+12     	; 0x9ee <can_fixed_baudrate+0x16>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	68 e0       	ldi	r22, 0x08	; 8
     9e6:	45 e2       	ldi	r20, 0x25	; 37
     9e8:	0e 94 e4 04 	call	0x9c8	; 0x9c8 <Can_conf_bt_flex>
     9ec:	06 c0       	rjmp	.+12     	; 0x9fa <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     9ee:	10 92 e2 00 	sts	0x00E2, r1
     9f2:	10 92 e3 00 	sts	0x00E3, r1
     9f6:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     9fa:	81 e0       	ldi	r24, 0x01	; 1
     9fc:	08 95       	ret

000009fe <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     9fe:	0f 93       	push	r16
     a00:	1f 93       	push	r17
     a02:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     a04:	87 85       	ldd	r24, Z+15	; 0x0f
     a06:	88 23       	and	r24, r24
     a08:	91 f4       	brne	.+36     	; 0xa2e <get_idmask+0x30>
		mask = cmd->id_mask;
     a0a:	02 85       	ldd	r16, Z+10	; 0x0a
     a0c:	13 85       	ldd	r17, Z+11	; 0x0b
     a0e:	24 85       	ldd	r18, Z+12	; 0x0c
     a10:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a12:	0f 2e       	mov	r0, r31
     a14:	f2 e1       	ldi	r31, 0x12	; 18
     a16:	00 0f       	add	r16, r16
     a18:	11 1f       	adc	r17, r17
     a1a:	22 1f       	adc	r18, r18
     a1c:	33 1f       	adc	r19, r19
     a1e:	fa 95       	dec	r31
     a20:	d1 f7       	brne	.-12     	; 0xa16 <get_idmask+0x18>
     a22:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a24:	0f 6f       	ori	r16, 0xFF	; 255
     a26:	1f 6f       	ori	r17, 0xFF	; 255
     a28:	23 60       	ori	r18, 0x03	; 3
     a2a:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a2c:	05 c0       	rjmp	.+10     	; 0xa38 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a2e:	02 85       	ldd	r16, Z+10	; 0x0a
     a30:	13 85       	ldd	r17, Z+11	; 0x0b
     a32:	24 85       	ldd	r18, Z+12	; 0x0c
     a34:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a36:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a38:	60 2f       	mov	r22, r16
     a3a:	71 2f       	mov	r23, r17
     a3c:	82 2f       	mov	r24, r18
     a3e:	93 2f       	mov	r25, r19
     a40:	1f 91       	pop	r17
     a42:	0f 91       	pop	r16
     a44:	08 95       	ret

00000a46 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a46:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <can_fixed_baudrate>
     a4a:	88 23       	and	r24, r24
     a4c:	49 f0       	breq	.+18     	; 0xa60 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a4e:	0e 94 74 02 	call	0x4e8	; 0x4e8 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a52:	e8 ed       	ldi	r30, 0xD8	; 216
     a54:	f0 e0       	ldi	r31, 0x00	; 0
     a56:	80 81       	ld	r24, Z
     a58:	82 60       	ori	r24, 0x02	; 2
     a5a:	80 83       	st	Z, r24
    return (1);
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a60:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a62:	08 95       	ret

00000a64 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a64:	e8 ed       	ldi	r30, 0xD8	; 216
     a66:	f0 e0       	ldi	r31, 0x00	; 0
     a68:	80 81       	ld	r24, Z
     a6a:	8d 7f       	andi	r24, 0xFD	; 253
     a6c:	80 83       	st	Z, r24
}
     a6e:	08 95       	ret

00000a70 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a70:	0f 93       	push	r16
     a72:	1f 93       	push	r17
     a74:	cf 93       	push	r28
     a76:	df 93       	push	r29
     a78:	00 d0       	rcall	.+0      	; 0xa7a <can_cmd+0xa>
     a7a:	00 d0       	rcall	.+0      	; 0xa7c <can_cmd+0xc>
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a82:	dc 01       	movw	r26, r24
     a84:	11 96       	adiw	r26, 0x01	; 1
     a86:	8c 91       	ld	r24, X
     a88:	11 97       	sbiw	r26, 0x01	; 1
     a8a:	8c 30       	cpi	r24, 0x0C	; 12
     a8c:	b1 f4       	brne	.+44     	; 0xaba <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a8e:	19 96       	adiw	r26, 0x09	; 9
     a90:	8c 91       	ld	r24, X
     a92:	19 97       	sbiw	r26, 0x09	; 9
     a94:	80 36       	cpi	r24, 0x60	; 96
     a96:	69 f4       	brne	.+26     	; 0xab2 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a98:	8c 91       	ld	r24, X
     a9a:	82 95       	swap	r24
     a9c:	80 7f       	andi	r24, 0xF0	; 240
     a9e:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     aa2:	ef ee       	ldi	r30, 0xEF	; 239
     aa4:	f0 e0       	ldi	r31, 0x00	; 0
     aa6:	80 81       	ld	r24, Z
     aa8:	8f 73       	andi	r24, 0x3F	; 63
     aaa:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     aac:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     ab0:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     ab2:	f8 01       	movw	r30, r16
     ab4:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	ac c5       	rjmp	.+2904   	; 0x1612 <__stack+0x513>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     aba:	0e 94 86 02 	call	0x50c	; 0x50c <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     abe:	8f 3f       	cpi	r24, 0xFF	; 255
     ac0:	09 f4       	brne	.+2      	; 0xac4 <can_cmd+0x54>
     ac2:	a1 c5       	rjmp	.+2882   	; 0x1606 <__stack+0x507>
    {
      cmd->status = MOB_PENDING; 
     ac4:	90 e6       	ldi	r25, 0x60	; 96
     ac6:	d8 01       	movw	r26, r16
     ac8:	19 96       	adiw	r26, 0x09	; 9
     aca:	9c 93       	st	X, r25
     acc:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ace:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ad0:	82 95       	swap	r24
     ad2:	80 7f       	andi	r24, 0xF0	; 240
     ad4:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ad8:	ee ee       	ldi	r30, 0xEE	; 238
     ada:	f0 e0       	ldi	r31, 0x00	; 0
     adc:	11 92       	st	Z+, r1
     ade:	e8 3f       	cpi	r30, 0xF8	; 248
     ae0:	f1 05       	cpc	r31, r1
     ae2:	e1 f7       	brne	.-8      	; 0xadc <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ae4:	f8 01       	movw	r30, r16
     ae6:	81 81       	ldd	r24, Z+1	; 0x01
     ae8:	86 30       	cpi	r24, 0x06	; 6
     aea:	09 f4       	brne	.+2      	; 0xaee <can_cmd+0x7e>
     aec:	56 c2       	rjmp	.+1196   	; 0xf9a <can_cmd+0x52a>
     aee:	87 30       	cpi	r24, 0x07	; 7
     af0:	90 f4       	brcc	.+36     	; 0xb16 <can_cmd+0xa6>
     af2:	83 30       	cpi	r24, 0x03	; 3
     af4:	09 f4       	brne	.+2      	; 0xaf8 <can_cmd+0x88>
     af6:	12 c1       	rjmp	.+548    	; 0xd1c <can_cmd+0x2ac>
     af8:	84 30       	cpi	r24, 0x04	; 4
     afa:	30 f4       	brcc	.+12     	; 0xb08 <can_cmd+0x98>
     afc:	81 30       	cpi	r24, 0x01	; 1
     afe:	11 f1       	breq	.+68     	; 0xb44 <can_cmd+0xd4>
     b00:	82 30       	cpi	r24, 0x02	; 2
     b02:	09 f0       	breq	.+2      	; 0xb06 <can_cmd+0x96>
     b04:	7c c5       	rjmp	.+2808   	; 0x15fe <__stack+0x4ff>
     b06:	98 c0       	rjmp	.+304    	; 0xc38 <can_cmd+0x1c8>
     b08:	84 30       	cpi	r24, 0x04	; 4
     b0a:	09 f4       	brne	.+2      	; 0xb0e <can_cmd+0x9e>
     b0c:	67 c1       	rjmp	.+718    	; 0xddc <can_cmd+0x36c>
     b0e:	85 30       	cpi	r24, 0x05	; 5
     b10:	09 f0       	breq	.+2      	; 0xb14 <can_cmd+0xa4>
     b12:	75 c5       	rjmp	.+2794   	; 0x15fe <__stack+0x4ff>
     b14:	aa c1       	rjmp	.+852    	; 0xe6a <can_cmd+0x3fa>
     b16:	89 30       	cpi	r24, 0x09	; 9
     b18:	09 f4       	brne	.+2      	; 0xb1c <can_cmd+0xac>
     b1a:	be c3       	rjmp	.+1916   	; 0x1298 <__stack+0x199>
     b1c:	8a 30       	cpi	r24, 0x0A	; 10
     b1e:	38 f4       	brcc	.+14     	; 0xb2e <can_cmd+0xbe>
     b20:	87 30       	cpi	r24, 0x07	; 7
     b22:	09 f4       	brne	.+2      	; 0xb26 <can_cmd+0xb6>
     b24:	8f c2       	rjmp	.+1310   	; 0x1044 <can_cmd+0x5d4>
     b26:	88 30       	cpi	r24, 0x08	; 8
     b28:	09 f0       	breq	.+2      	; 0xb2c <can_cmd+0xbc>
     b2a:	69 c5       	rjmp	.+2770   	; 0x15fe <__stack+0x4ff>
     b2c:	1b c3       	rjmp	.+1590   	; 0x1164 <__stack+0x65>
     b2e:	8a 30       	cpi	r24, 0x0A	; 10
     b30:	21 f0       	breq	.+8      	; 0xb3a <can_cmd+0xca>
     b32:	8b 30       	cpi	r24, 0x0B	; 11
     b34:	09 f0       	breq	.+2      	; 0xb38 <can_cmd+0xc8>
     b36:	63 c5       	rjmp	.+2758   	; 0x15fe <__stack+0x4ff>
     b38:	b1 c4       	rjmp	.+2402   	; 0x149c <__stack+0x39d>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b3a:	86 81       	ldd	r24, Z+6	; 0x06
     b3c:	88 23       	and	r24, r24
     b3e:	09 f0       	breq	.+2      	; 0xb42 <can_cmd+0xd2>
     b40:	49 c4       	rjmp	.+2194   	; 0x13d4 <__stack+0x2d5>
     b42:	57 c4       	rjmp	.+2222   	; 0x13f2 <__stack+0x2f3>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b44:	f8 01       	movw	r30, r16
     b46:	87 85       	ldd	r24, Z+15	; 0x0f
     b48:	88 23       	and	r24, r24
     b4a:	69 f1       	breq	.+90     	; 0xba6 <can_cmd+0x136>
     b4c:	94 81       	ldd	r25, Z+4	; 0x04
     b4e:	92 95       	swap	r25
     b50:	96 95       	lsr	r25
     b52:	97 70       	andi	r25, 0x07	; 7
     b54:	85 81       	ldd	r24, Z+5	; 0x05
     b56:	88 0f       	add	r24, r24
     b58:	88 0f       	add	r24, r24
     b5a:	88 0f       	add	r24, r24
     b5c:	89 0f       	add	r24, r25
     b5e:	80 93 f3 00 	sts	0x00F3, r24
     b62:	93 81       	ldd	r25, Z+3	; 0x03
     b64:	92 95       	swap	r25
     b66:	96 95       	lsr	r25
     b68:	97 70       	andi	r25, 0x07	; 7
     b6a:	84 81       	ldd	r24, Z+4	; 0x04
     b6c:	88 0f       	add	r24, r24
     b6e:	88 0f       	add	r24, r24
     b70:	88 0f       	add	r24, r24
     b72:	89 0f       	add	r24, r25
     b74:	80 93 f2 00 	sts	0x00F2, r24
     b78:	92 81       	ldd	r25, Z+2	; 0x02
     b7a:	92 95       	swap	r25
     b7c:	96 95       	lsr	r25
     b7e:	97 70       	andi	r25, 0x07	; 7
     b80:	83 81       	ldd	r24, Z+3	; 0x03
     b82:	88 0f       	add	r24, r24
     b84:	88 0f       	add	r24, r24
     b86:	88 0f       	add	r24, r24
     b88:	89 0f       	add	r24, r25
     b8a:	80 93 f1 00 	sts	0x00F1, r24
     b8e:	82 81       	ldd	r24, Z+2	; 0x02
     b90:	88 0f       	add	r24, r24
     b92:	88 0f       	add	r24, r24
     b94:	88 0f       	add	r24, r24
     b96:	80 93 f0 00 	sts	0x00F0, r24
     b9a:	ef ee       	ldi	r30, 0xEF	; 239
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	80 81       	ld	r24, Z
     ba0:	80 61       	ori	r24, 0x10	; 16
     ba2:	80 83       	st	Z, r24
     ba4:	16 c0       	rjmp	.+44     	; 0xbd2 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     ba6:	92 81       	ldd	r25, Z+2	; 0x02
     ba8:	96 95       	lsr	r25
     baa:	96 95       	lsr	r25
     bac:	96 95       	lsr	r25
     bae:	83 81       	ldd	r24, Z+3	; 0x03
     bb0:	82 95       	swap	r24
     bb2:	88 0f       	add	r24, r24
     bb4:	80 7e       	andi	r24, 0xE0	; 224
     bb6:	89 0f       	add	r24, r25
     bb8:	80 93 f3 00 	sts	0x00F3, r24
     bbc:	82 81       	ldd	r24, Z+2	; 0x02
     bbe:	82 95       	swap	r24
     bc0:	88 0f       	add	r24, r24
     bc2:	80 7e       	andi	r24, 0xE0	; 224
     bc4:	80 93 f2 00 	sts	0x00F2, r24
     bc8:	ef ee       	ldi	r30, 0xEF	; 239
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	8f 7e       	andi	r24, 0xEF	; 239
     bd0:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bd2:	f8 01       	movw	r30, r16
     bd4:	86 81       	ldd	r24, Z+6	; 0x06
     bd6:	88 23       	and	r24, r24
     bd8:	79 f0       	breq	.+30     	; 0xbf8 <can_cmd+0x188>
     bda:	80 e0       	ldi	r24, 0x00	; 0
     bdc:	2a ef       	ldi	r18, 0xFA	; 250
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	f8 01       	movw	r30, r16
     be2:	a7 81       	ldd	r26, Z+7	; 0x07
     be4:	b0 85       	ldd	r27, Z+8	; 0x08
     be6:	a8 0f       	add	r26, r24
     be8:	b1 1d       	adc	r27, r1
     bea:	9c 91       	ld	r25, X
     bec:	d9 01       	movw	r26, r18
     bee:	9c 93       	st	X, r25
     bf0:	8f 5f       	subi	r24, 0xFF	; 255
     bf2:	96 81       	ldd	r25, Z+6	; 0x06
     bf4:	89 17       	cp	r24, r25
     bf6:	a0 f3       	brcs	.-24     	; 0xbe0 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     bf8:	f8 01       	movw	r30, r16
     bfa:	86 85       	ldd	r24, Z+14	; 0x0e
     bfc:	88 23       	and	r24, r24
     bfe:	31 f0       	breq	.+12     	; 0xc0c <can_cmd+0x19c>
     c00:	e0 ef       	ldi	r30, 0xF0	; 240
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	84 60       	ori	r24, 0x04	; 4
     c08:	80 83       	st	Z, r24
     c0a:	05 c0       	rjmp	.+10     	; 0xc16 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     c0c:	e0 ef       	ldi	r30, 0xF0	; 240
     c0e:	f0 e0       	ldi	r31, 0x00	; 0
     c10:	80 81       	ld	r24, Z
     c12:	8b 7f       	andi	r24, 0xFB	; 251
     c14:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c16:	ef ee       	ldi	r30, 0xEF	; 239
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	90 81       	ld	r25, Z
     c1c:	d8 01       	movw	r26, r16
     c1e:	16 96       	adiw	r26, 0x06	; 6
     c20:	8c 91       	ld	r24, X
     c22:	16 97       	sbiw	r26, 0x06	; 6
     c24:	89 2b       	or	r24, r25
     c26:	80 83       	st	Z, r24
          Can_config_tx();
     c28:	80 81       	ld	r24, Z
     c2a:	8f 73       	andi	r24, 0x3F	; 63
     c2c:	80 83       	st	Z, r24
     c2e:	80 81       	ld	r24, Z
     c30:	80 64       	ori	r24, 0x40	; 64
     c32:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c34:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c36:	ed c4       	rjmp	.+2522   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c38:	f8 01       	movw	r30, r16
     c3a:	87 85       	ldd	r24, Z+15	; 0x0f
     c3c:	88 23       	and	r24, r24
     c3e:	69 f1       	breq	.+90     	; 0xc9a <can_cmd+0x22a>
     c40:	94 81       	ldd	r25, Z+4	; 0x04
     c42:	92 95       	swap	r25
     c44:	96 95       	lsr	r25
     c46:	97 70       	andi	r25, 0x07	; 7
     c48:	85 81       	ldd	r24, Z+5	; 0x05
     c4a:	88 0f       	add	r24, r24
     c4c:	88 0f       	add	r24, r24
     c4e:	88 0f       	add	r24, r24
     c50:	89 0f       	add	r24, r25
     c52:	80 93 f3 00 	sts	0x00F3, r24
     c56:	93 81       	ldd	r25, Z+3	; 0x03
     c58:	92 95       	swap	r25
     c5a:	96 95       	lsr	r25
     c5c:	97 70       	andi	r25, 0x07	; 7
     c5e:	84 81       	ldd	r24, Z+4	; 0x04
     c60:	88 0f       	add	r24, r24
     c62:	88 0f       	add	r24, r24
     c64:	88 0f       	add	r24, r24
     c66:	89 0f       	add	r24, r25
     c68:	80 93 f2 00 	sts	0x00F2, r24
     c6c:	92 81       	ldd	r25, Z+2	; 0x02
     c6e:	92 95       	swap	r25
     c70:	96 95       	lsr	r25
     c72:	97 70       	andi	r25, 0x07	; 7
     c74:	83 81       	ldd	r24, Z+3	; 0x03
     c76:	88 0f       	add	r24, r24
     c78:	88 0f       	add	r24, r24
     c7a:	88 0f       	add	r24, r24
     c7c:	89 0f       	add	r24, r25
     c7e:	80 93 f1 00 	sts	0x00F1, r24
     c82:	82 81       	ldd	r24, Z+2	; 0x02
     c84:	88 0f       	add	r24, r24
     c86:	88 0f       	add	r24, r24
     c88:	88 0f       	add	r24, r24
     c8a:	80 93 f0 00 	sts	0x00F0, r24
     c8e:	ef ee       	ldi	r30, 0xEF	; 239
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	80 61       	ori	r24, 0x10	; 16
     c96:	80 83       	st	Z, r24
     c98:	16 c0       	rjmp	.+44     	; 0xcc6 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c9a:	92 81       	ldd	r25, Z+2	; 0x02
     c9c:	96 95       	lsr	r25
     c9e:	96 95       	lsr	r25
     ca0:	96 95       	lsr	r25
     ca2:	83 81       	ldd	r24, Z+3	; 0x03
     ca4:	82 95       	swap	r24
     ca6:	88 0f       	add	r24, r24
     ca8:	80 7e       	andi	r24, 0xE0	; 224
     caa:	89 0f       	add	r24, r25
     cac:	80 93 f3 00 	sts	0x00F3, r24
     cb0:	82 81       	ldd	r24, Z+2	; 0x02
     cb2:	82 95       	swap	r24
     cb4:	88 0f       	add	r24, r24
     cb6:	80 7e       	andi	r24, 0xE0	; 224
     cb8:	80 93 f2 00 	sts	0x00F2, r24
     cbc:	ef ee       	ldi	r30, 0xEF	; 239
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	8f 7e       	andi	r24, 0xEF	; 239
     cc4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cc6:	f8 01       	movw	r30, r16
     cc8:	86 81       	ldd	r24, Z+6	; 0x06
     cca:	88 23       	and	r24, r24
     ccc:	79 f0       	breq	.+30     	; 0xcec <can_cmd+0x27c>
     cce:	80 e0       	ldi	r24, 0x00	; 0
     cd0:	2a ef       	ldi	r18, 0xFA	; 250
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	f8 01       	movw	r30, r16
     cd6:	a7 81       	ldd	r26, Z+7	; 0x07
     cd8:	b0 85       	ldd	r27, Z+8	; 0x08
     cda:	a8 0f       	add	r26, r24
     cdc:	b1 1d       	adc	r27, r1
     cde:	9c 91       	ld	r25, X
     ce0:	d9 01       	movw	r26, r18
     ce2:	9c 93       	st	X, r25
     ce4:	8f 5f       	subi	r24, 0xFF	; 255
     ce6:	96 81       	ldd	r25, Z+6	; 0x06
     ce8:	89 17       	cp	r24, r25
     cea:	a0 f3       	brcs	.-24     	; 0xcd4 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     cec:	f8 01       	movw	r30, r16
     cee:	16 86       	std	Z+14, r1	; 0x0e
     cf0:	e0 ef       	ldi	r30, 0xF0	; 240
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	8b 7f       	andi	r24, 0xFB	; 251
     cf8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cfa:	ef ee       	ldi	r30, 0xEF	; 239
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	90 81       	ld	r25, Z
     d00:	d8 01       	movw	r26, r16
     d02:	16 96       	adiw	r26, 0x06	; 6
     d04:	8c 91       	ld	r24, X
     d06:	16 97       	sbiw	r26, 0x06	; 6
     d08:	89 2b       	or	r24, r25
     d0a:	80 83       	st	Z, r24
          Can_config_tx();
     d0c:	80 81       	ld	r24, Z
     d0e:	8f 73       	andi	r24, 0x3F	; 63
     d10:	80 83       	st	Z, r24
     d12:	80 81       	ld	r24, Z
     d14:	80 64       	ori	r24, 0x40	; 64
     d16:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d18:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d1a:	7b c4       	rjmp	.+2294   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d1c:	f8 01       	movw	r30, r16
     d1e:	87 85       	ldd	r24, Z+15	; 0x0f
     d20:	88 23       	and	r24, r24
     d22:	69 f1       	breq	.+90     	; 0xd7e <can_cmd+0x30e>
     d24:	94 81       	ldd	r25, Z+4	; 0x04
     d26:	92 95       	swap	r25
     d28:	96 95       	lsr	r25
     d2a:	97 70       	andi	r25, 0x07	; 7
     d2c:	85 81       	ldd	r24, Z+5	; 0x05
     d2e:	88 0f       	add	r24, r24
     d30:	88 0f       	add	r24, r24
     d32:	88 0f       	add	r24, r24
     d34:	89 0f       	add	r24, r25
     d36:	80 93 f3 00 	sts	0x00F3, r24
     d3a:	93 81       	ldd	r25, Z+3	; 0x03
     d3c:	92 95       	swap	r25
     d3e:	96 95       	lsr	r25
     d40:	97 70       	andi	r25, 0x07	; 7
     d42:	84 81       	ldd	r24, Z+4	; 0x04
     d44:	88 0f       	add	r24, r24
     d46:	88 0f       	add	r24, r24
     d48:	88 0f       	add	r24, r24
     d4a:	89 0f       	add	r24, r25
     d4c:	80 93 f2 00 	sts	0x00F2, r24
     d50:	92 81       	ldd	r25, Z+2	; 0x02
     d52:	92 95       	swap	r25
     d54:	96 95       	lsr	r25
     d56:	97 70       	andi	r25, 0x07	; 7
     d58:	83 81       	ldd	r24, Z+3	; 0x03
     d5a:	88 0f       	add	r24, r24
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	89 0f       	add	r24, r25
     d62:	80 93 f1 00 	sts	0x00F1, r24
     d66:	82 81       	ldd	r24, Z+2	; 0x02
     d68:	88 0f       	add	r24, r24
     d6a:	88 0f       	add	r24, r24
     d6c:	88 0f       	add	r24, r24
     d6e:	80 93 f0 00 	sts	0x00F0, r24
     d72:	ef ee       	ldi	r30, 0xEF	; 239
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	80 61       	ori	r24, 0x10	; 16
     d7a:	80 83       	st	Z, r24
     d7c:	16 c0       	rjmp	.+44     	; 0xdaa <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d7e:	92 81       	ldd	r25, Z+2	; 0x02
     d80:	96 95       	lsr	r25
     d82:	96 95       	lsr	r25
     d84:	96 95       	lsr	r25
     d86:	83 81       	ldd	r24, Z+3	; 0x03
     d88:	82 95       	swap	r24
     d8a:	88 0f       	add	r24, r24
     d8c:	80 7e       	andi	r24, 0xE0	; 224
     d8e:	89 0f       	add	r24, r25
     d90:	80 93 f3 00 	sts	0x00F3, r24
     d94:	82 81       	ldd	r24, Z+2	; 0x02
     d96:	82 95       	swap	r24
     d98:	88 0f       	add	r24, r24
     d9a:	80 7e       	andi	r24, 0xE0	; 224
     d9c:	80 93 f2 00 	sts	0x00F2, r24
     da0:	ef ee       	ldi	r30, 0xEF	; 239
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	8f 7e       	andi	r24, 0xEF	; 239
     da8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	f8 01       	movw	r30, r16
     dae:	86 87       	std	Z+14, r24	; 0x0e
     db0:	e0 ef       	ldi	r30, 0xF0	; 240
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	84 60       	ori	r24, 0x04	; 4
     db8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     dba:	ef ee       	ldi	r30, 0xEF	; 239
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	90 81       	ld	r25, Z
     dc0:	d8 01       	movw	r26, r16
     dc2:	16 96       	adiw	r26, 0x06	; 6
     dc4:	8c 91       	ld	r24, X
     dc6:	16 97       	sbiw	r26, 0x06	; 6
     dc8:	89 2b       	or	r24, r25
     dca:	80 83       	st	Z, r24
          Can_config_tx();
     dcc:	80 81       	ld	r24, Z
     dce:	8f 73       	andi	r24, 0x3F	; 63
     dd0:	80 83       	st	Z, r24
     dd2:	80 81       	ld	r24, Z
     dd4:	80 64       	ori	r24, 0x40	; 64
     dd6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dd8:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dda:	1b c4       	rjmp	.+2102   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     ddc:	8f ef       	ldi	r24, 0xFF	; 255
     dde:	9f ef       	ldi	r25, 0xFF	; 255
     de0:	dc 01       	movw	r26, r24
     de2:	89 83       	std	Y+1, r24	; 0x01
     de4:	9a 83       	std	Y+2, r25	; 0x02
     de6:	ab 83       	std	Y+3, r26	; 0x03
     de8:	bc 83       	std	Y+4, r27	; 0x04
     dea:	9b 81       	ldd	r25, Y+3	; 0x03
     dec:	92 95       	swap	r25
     dee:	96 95       	lsr	r25
     df0:	97 70       	andi	r25, 0x07	; 7
     df2:	8c 81       	ldd	r24, Y+4	; 0x04
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	88 0f       	add	r24, r24
     dfa:	89 0f       	add	r24, r25
     dfc:	80 93 f7 00 	sts	0x00F7, r24
     e00:	9a 81       	ldd	r25, Y+2	; 0x02
     e02:	92 95       	swap	r25
     e04:	96 95       	lsr	r25
     e06:	97 70       	andi	r25, 0x07	; 7
     e08:	8b 81       	ldd	r24, Y+3	; 0x03
     e0a:	88 0f       	add	r24, r24
     e0c:	88 0f       	add	r24, r24
     e0e:	88 0f       	add	r24, r24
     e10:	89 0f       	add	r24, r25
     e12:	80 93 f6 00 	sts	0x00F6, r24
     e16:	99 81       	ldd	r25, Y+1	; 0x01
     e18:	92 95       	swap	r25
     e1a:	96 95       	lsr	r25
     e1c:	97 70       	andi	r25, 0x07	; 7
     e1e:	8a 81       	ldd	r24, Y+2	; 0x02
     e20:	88 0f       	add	r24, r24
     e22:	88 0f       	add	r24, r24
     e24:	88 0f       	add	r24, r24
     e26:	89 0f       	add	r24, r25
     e28:	80 93 f5 00 	sts	0x00F5, r24
     e2c:	89 81       	ldd	r24, Y+1	; 0x01
     e2e:	88 0f       	add	r24, r24
     e30:	88 0f       	add	r24, r24
     e32:	88 0f       	add	r24, r24
     e34:	24 ef       	ldi	r18, 0xF4	; 244
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	f9 01       	movw	r30, r18
     e3a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e3c:	ef ee       	ldi	r30, 0xEF	; 239
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	90 81       	ld	r25, Z
     e42:	d8 01       	movw	r26, r16
     e44:	16 96       	adiw	r26, 0x06	; 6
     e46:	8c 91       	ld	r24, X
     e48:	89 2b       	or	r24, r25
     e4a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e4c:	d9 01       	movw	r26, r18
     e4e:	8c 91       	ld	r24, X
     e50:	8b 7f       	andi	r24, 0xFB	; 251
     e52:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e54:	8c 91       	ld	r24, X
     e56:	8e 7f       	andi	r24, 0xFE	; 254
     e58:	8c 93       	st	X, r24
          Can_config_rx();       
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 73       	andi	r24, 0x3F	; 63
     e5e:	80 83       	st	Z, r24
     e60:	80 81       	ld	r24, Z
     e62:	80 68       	ori	r24, 0x80	; 128
     e64:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e66:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e68:	d4 c3       	rjmp	.+1960   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e6a:	f8 01       	movw	r30, r16
     e6c:	87 85       	ldd	r24, Z+15	; 0x0f
     e6e:	88 23       	and	r24, r24
     e70:	69 f1       	breq	.+90     	; 0xecc <can_cmd+0x45c>
     e72:	94 81       	ldd	r25, Z+4	; 0x04
     e74:	92 95       	swap	r25
     e76:	96 95       	lsr	r25
     e78:	97 70       	andi	r25, 0x07	; 7
     e7a:	85 81       	ldd	r24, Z+5	; 0x05
     e7c:	88 0f       	add	r24, r24
     e7e:	88 0f       	add	r24, r24
     e80:	88 0f       	add	r24, r24
     e82:	89 0f       	add	r24, r25
     e84:	80 93 f3 00 	sts	0x00F3, r24
     e88:	93 81       	ldd	r25, Z+3	; 0x03
     e8a:	92 95       	swap	r25
     e8c:	96 95       	lsr	r25
     e8e:	97 70       	andi	r25, 0x07	; 7
     e90:	84 81       	ldd	r24, Z+4	; 0x04
     e92:	88 0f       	add	r24, r24
     e94:	88 0f       	add	r24, r24
     e96:	88 0f       	add	r24, r24
     e98:	89 0f       	add	r24, r25
     e9a:	80 93 f2 00 	sts	0x00F2, r24
     e9e:	92 81       	ldd	r25, Z+2	; 0x02
     ea0:	92 95       	swap	r25
     ea2:	96 95       	lsr	r25
     ea4:	97 70       	andi	r25, 0x07	; 7
     ea6:	83 81       	ldd	r24, Z+3	; 0x03
     ea8:	88 0f       	add	r24, r24
     eaa:	88 0f       	add	r24, r24
     eac:	88 0f       	add	r24, r24
     eae:	89 0f       	add	r24, r25
     eb0:	80 93 f1 00 	sts	0x00F1, r24
     eb4:	82 81       	ldd	r24, Z+2	; 0x02
     eb6:	88 0f       	add	r24, r24
     eb8:	88 0f       	add	r24, r24
     eba:	88 0f       	add	r24, r24
     ebc:	80 93 f0 00 	sts	0x00F0, r24
     ec0:	ef ee       	ldi	r30, 0xEF	; 239
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	80 61       	ori	r24, 0x10	; 16
     ec8:	80 83       	st	Z, r24
     eca:	16 c0       	rjmp	.+44     	; 0xef8 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     ecc:	92 81       	ldd	r25, Z+2	; 0x02
     ece:	96 95       	lsr	r25
     ed0:	96 95       	lsr	r25
     ed2:	96 95       	lsr	r25
     ed4:	83 81       	ldd	r24, Z+3	; 0x03
     ed6:	82 95       	swap	r24
     ed8:	88 0f       	add	r24, r24
     eda:	80 7e       	andi	r24, 0xE0	; 224
     edc:	89 0f       	add	r24, r25
     ede:	80 93 f3 00 	sts	0x00F3, r24
     ee2:	82 81       	ldd	r24, Z+2	; 0x02
     ee4:	82 95       	swap	r24
     ee6:	88 0f       	add	r24, r24
     ee8:	80 7e       	andi	r24, 0xE0	; 224
     eea:	80 93 f2 00 	sts	0x00F2, r24
     eee:	ef ee       	ldi	r30, 0xEF	; 239
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	8f 7e       	andi	r24, 0xEF	; 239
     ef6:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     ef8:	8f ef       	ldi	r24, 0xFF	; 255
     efa:	9f ef       	ldi	r25, 0xFF	; 255
     efc:	dc 01       	movw	r26, r24
     efe:	89 83       	std	Y+1, r24	; 0x01
     f00:	9a 83       	std	Y+2, r25	; 0x02
     f02:	ab 83       	std	Y+3, r26	; 0x03
     f04:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     f06:	9b 81       	ldd	r25, Y+3	; 0x03
     f08:	92 95       	swap	r25
     f0a:	96 95       	lsr	r25
     f0c:	97 70       	andi	r25, 0x07	; 7
     f0e:	8c 81       	ldd	r24, Y+4	; 0x04
     f10:	88 0f       	add	r24, r24
     f12:	88 0f       	add	r24, r24
     f14:	88 0f       	add	r24, r24
     f16:	89 0f       	add	r24, r25
     f18:	80 93 f7 00 	sts	0x00F7, r24
     f1c:	9a 81       	ldd	r25, Y+2	; 0x02
     f1e:	92 95       	swap	r25
     f20:	96 95       	lsr	r25
     f22:	97 70       	andi	r25, 0x07	; 7
     f24:	8b 81       	ldd	r24, Y+3	; 0x03
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	88 0f       	add	r24, r24
     f2c:	89 0f       	add	r24, r25
     f2e:	80 93 f6 00 	sts	0x00F6, r24
     f32:	99 81       	ldd	r25, Y+1	; 0x01
     f34:	92 95       	swap	r25
     f36:	96 95       	lsr	r25
     f38:	97 70       	andi	r25, 0x07	; 7
     f3a:	8a 81       	ldd	r24, Y+2	; 0x02
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	88 0f       	add	r24, r24
     f42:	89 0f       	add	r24, r25
     f44:	80 93 f5 00 	sts	0x00F5, r24
     f48:	89 81       	ldd	r24, Y+1	; 0x01
     f4a:	88 0f       	add	r24, r24
     f4c:	88 0f       	add	r24, r24
     f4e:	88 0f       	add	r24, r24
     f50:	44 ef       	ldi	r20, 0xF4	; 244
     f52:	50 e0       	ldi	r21, 0x00	; 0
     f54:	fa 01       	movw	r30, r20
     f56:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f58:	ef ee       	ldi	r30, 0xEF	; 239
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	90 81       	ld	r25, Z
     f5e:	d8 01       	movw	r26, r16
     f60:	16 96       	adiw	r26, 0x06	; 6
     f62:	8c 91       	ld	r24, X
     f64:	16 97       	sbiw	r26, 0x06	; 6
     f66:	89 2b       	or	r24, r25
     f68:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f6a:	1e 96       	adiw	r26, 0x0e	; 14
     f6c:	1c 92       	st	X, r1
     f6e:	da 01       	movw	r26, r20
     f70:	8c 91       	ld	r24, X
     f72:	84 60       	ori	r24, 0x04	; 4
     f74:	8c 93       	st	X, r24
     f76:	80 ef       	ldi	r24, 0xF0	; 240
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	dc 01       	movw	r26, r24
     f7c:	2c 91       	ld	r18, X
     f7e:	2b 7f       	andi	r18, 0xFB	; 251
     f80:	2c 93       	st	X, r18
          Can_set_idemsk();
     f82:	da 01       	movw	r26, r20
     f84:	8c 91       	ld	r24, X
     f86:	81 60       	ori	r24, 0x01	; 1
     f88:	8c 93       	st	X, r24
          Can_config_rx()    
     f8a:	80 81       	ld	r24, Z
     f8c:	8f 73       	andi	r24, 0x3F	; 63
     f8e:	80 83       	st	Z, r24
     f90:	80 81       	ld	r24, Z
     f92:	80 68       	ori	r24, 0x80	; 128
     f94:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f96:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f98:	3c c3       	rjmp	.+1656   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f9a:	8f ef       	ldi	r24, 0xFF	; 255
     f9c:	9f ef       	ldi	r25, 0xFF	; 255
     f9e:	dc 01       	movw	r26, r24
     fa0:	89 83       	std	Y+1, r24	; 0x01
     fa2:	9a 83       	std	Y+2, r25	; 0x02
     fa4:	ab 83       	std	Y+3, r26	; 0x03
     fa6:	bc 83       	std	Y+4, r27	; 0x04
     fa8:	9b 81       	ldd	r25, Y+3	; 0x03
     faa:	92 95       	swap	r25
     fac:	96 95       	lsr	r25
     fae:	97 70       	andi	r25, 0x07	; 7
     fb0:	8c 81       	ldd	r24, Y+4	; 0x04
     fb2:	88 0f       	add	r24, r24
     fb4:	88 0f       	add	r24, r24
     fb6:	88 0f       	add	r24, r24
     fb8:	89 0f       	add	r24, r25
     fba:	80 93 f7 00 	sts	0x00F7, r24
     fbe:	9a 81       	ldd	r25, Y+2	; 0x02
     fc0:	92 95       	swap	r25
     fc2:	96 95       	lsr	r25
     fc4:	97 70       	andi	r25, 0x07	; 7
     fc6:	8b 81       	ldd	r24, Y+3	; 0x03
     fc8:	88 0f       	add	r24, r24
     fca:	88 0f       	add	r24, r24
     fcc:	88 0f       	add	r24, r24
     fce:	89 0f       	add	r24, r25
     fd0:	80 93 f6 00 	sts	0x00F6, r24
     fd4:	99 81       	ldd	r25, Y+1	; 0x01
     fd6:	92 95       	swap	r25
     fd8:	96 95       	lsr	r25
     fda:	97 70       	andi	r25, 0x07	; 7
     fdc:	8a 81       	ldd	r24, Y+2	; 0x02
     fde:	88 0f       	add	r24, r24
     fe0:	88 0f       	add	r24, r24
     fe2:	88 0f       	add	r24, r24
     fe4:	89 0f       	add	r24, r25
     fe6:	80 93 f5 00 	sts	0x00F5, r24
     fea:	89 81       	ldd	r24, Y+1	; 0x01
     fec:	88 0f       	add	r24, r24
     fee:	88 0f       	add	r24, r24
     ff0:	88 0f       	add	r24, r24
     ff2:	44 ef       	ldi	r20, 0xF4	; 244
     ff4:	50 e0       	ldi	r21, 0x00	; 0
     ff6:	fa 01       	movw	r30, r20
     ff8:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     ffa:	ef ee       	ldi	r30, 0xEF	; 239
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	90 81       	ld	r25, Z
    1000:	d8 01       	movw	r26, r16
    1002:	16 96       	adiw	r26, 0x06	; 6
    1004:	8c 91       	ld	r24, X
    1006:	16 97       	sbiw	r26, 0x06	; 6
    1008:	89 2b       	or	r24, r25
    100a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    100c:	81 e0       	ldi	r24, 0x01	; 1
    100e:	1e 96       	adiw	r26, 0x0e	; 14
    1010:	8c 93       	st	X, r24
    1012:	da 01       	movw	r26, r20
    1014:	8c 91       	ld	r24, X
    1016:	84 60       	ori	r24, 0x04	; 4
    1018:	8c 93       	st	X, r24
    101a:	80 ef       	ldi	r24, 0xF0	; 240
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	dc 01       	movw	r26, r24
    1020:	2c 91       	ld	r18, X
    1022:	24 60       	ori	r18, 0x04	; 4
    1024:	2c 93       	st	X, r18
          Can_clear_rplv();
    1026:	80 81       	ld	r24, Z
    1028:	8f 7d       	andi	r24, 0xDF	; 223
    102a:	80 83       	st	Z, r24
          Can_clear_idemsk();
    102c:	da 01       	movw	r26, r20
    102e:	8c 91       	ld	r24, X
    1030:	8e 7f       	andi	r24, 0xFE	; 254
    1032:	8c 93       	st	X, r24
          Can_config_rx();       
    1034:	80 81       	ld	r24, Z
    1036:	8f 73       	andi	r24, 0x3F	; 63
    1038:	80 83       	st	Z, r24
    103a:	80 81       	ld	r24, Z
    103c:	80 68       	ori	r24, 0x80	; 128
    103e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1040:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1042:	e7 c2       	rjmp	.+1486   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1044:	f8 01       	movw	r30, r16
    1046:	87 85       	ldd	r24, Z+15	; 0x0f
    1048:	88 23       	and	r24, r24
    104a:	69 f1       	breq	.+90     	; 0x10a6 <can_cmd+0x636>
    104c:	94 81       	ldd	r25, Z+4	; 0x04
    104e:	92 95       	swap	r25
    1050:	96 95       	lsr	r25
    1052:	97 70       	andi	r25, 0x07	; 7
    1054:	85 81       	ldd	r24, Z+5	; 0x05
    1056:	88 0f       	add	r24, r24
    1058:	88 0f       	add	r24, r24
    105a:	88 0f       	add	r24, r24
    105c:	89 0f       	add	r24, r25
    105e:	80 93 f3 00 	sts	0x00F3, r24
    1062:	93 81       	ldd	r25, Z+3	; 0x03
    1064:	92 95       	swap	r25
    1066:	96 95       	lsr	r25
    1068:	97 70       	andi	r25, 0x07	; 7
    106a:	84 81       	ldd	r24, Z+4	; 0x04
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	88 0f       	add	r24, r24
    1072:	89 0f       	add	r24, r25
    1074:	80 93 f2 00 	sts	0x00F2, r24
    1078:	92 81       	ldd	r25, Z+2	; 0x02
    107a:	92 95       	swap	r25
    107c:	96 95       	lsr	r25
    107e:	97 70       	andi	r25, 0x07	; 7
    1080:	83 81       	ldd	r24, Z+3	; 0x03
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	89 0f       	add	r24, r25
    108a:	80 93 f1 00 	sts	0x00F1, r24
    108e:	82 81       	ldd	r24, Z+2	; 0x02
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	88 0f       	add	r24, r24
    1096:	80 93 f0 00 	sts	0x00F0, r24
    109a:	ef ee       	ldi	r30, 0xEF	; 239
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	80 61       	ori	r24, 0x10	; 16
    10a2:	80 83       	st	Z, r24
    10a4:	16 c0       	rjmp	.+44     	; 0x10d2 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    10a6:	92 81       	ldd	r25, Z+2	; 0x02
    10a8:	96 95       	lsr	r25
    10aa:	96 95       	lsr	r25
    10ac:	96 95       	lsr	r25
    10ae:	83 81       	ldd	r24, Z+3	; 0x03
    10b0:	82 95       	swap	r24
    10b2:	88 0f       	add	r24, r24
    10b4:	80 7e       	andi	r24, 0xE0	; 224
    10b6:	89 0f       	add	r24, r25
    10b8:	80 93 f3 00 	sts	0x00F3, r24
    10bc:	82 81       	ldd	r24, Z+2	; 0x02
    10be:	82 95       	swap	r24
    10c0:	88 0f       	add	r24, r24
    10c2:	80 7e       	andi	r24, 0xE0	; 224
    10c4:	80 93 f2 00 	sts	0x00F2, r24
    10c8:	ef ee       	ldi	r30, 0xEF	; 239
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	8f 7e       	andi	r24, 0xEF	; 239
    10d0:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10d2:	c8 01       	movw	r24, r16
    10d4:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    10d8:	dc 01       	movw	r26, r24
    10da:	cb 01       	movw	r24, r22
    10dc:	89 83       	std	Y+1, r24	; 0x01
    10de:	9a 83       	std	Y+2, r25	; 0x02
    10e0:	ab 83       	std	Y+3, r26	; 0x03
    10e2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10e4:	9b 81       	ldd	r25, Y+3	; 0x03
    10e6:	92 95       	swap	r25
    10e8:	96 95       	lsr	r25
    10ea:	97 70       	andi	r25, 0x07	; 7
    10ec:	8c 81       	ldd	r24, Y+4	; 0x04
    10ee:	88 0f       	add	r24, r24
    10f0:	88 0f       	add	r24, r24
    10f2:	88 0f       	add	r24, r24
    10f4:	89 0f       	add	r24, r25
    10f6:	80 93 f7 00 	sts	0x00F7, r24
    10fa:	9a 81       	ldd	r25, Y+2	; 0x02
    10fc:	92 95       	swap	r25
    10fe:	96 95       	lsr	r25
    1100:	97 70       	andi	r25, 0x07	; 7
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	88 0f       	add	r24, r24
    1106:	88 0f       	add	r24, r24
    1108:	88 0f       	add	r24, r24
    110a:	89 0f       	add	r24, r25
    110c:	80 93 f6 00 	sts	0x00F6, r24
    1110:	99 81       	ldd	r25, Y+1	; 0x01
    1112:	92 95       	swap	r25
    1114:	96 95       	lsr	r25
    1116:	97 70       	andi	r25, 0x07	; 7
    1118:	8a 81       	ldd	r24, Y+2	; 0x02
    111a:	88 0f       	add	r24, r24
    111c:	88 0f       	add	r24, r24
    111e:	88 0f       	add	r24, r24
    1120:	89 0f       	add	r24, r25
    1122:	80 93 f5 00 	sts	0x00F5, r24
    1126:	89 81       	ldd	r24, Y+1	; 0x01
    1128:	88 0f       	add	r24, r24
    112a:	88 0f       	add	r24, r24
    112c:	88 0f       	add	r24, r24
    112e:	24 ef       	ldi	r18, 0xF4	; 244
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	f9 01       	movw	r30, r18
    1134:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1136:	ef ee       	ldi	r30, 0xEF	; 239
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	90 81       	ld	r25, Z
    113c:	d8 01       	movw	r26, r16
    113e:	16 96       	adiw	r26, 0x06	; 6
    1140:	8c 91       	ld	r24, X
    1142:	89 2b       	or	r24, r25
    1144:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1146:	d9 01       	movw	r26, r18
    1148:	8c 91       	ld	r24, X
    114a:	8b 7f       	andi	r24, 0xFB	; 251
    114c:	8c 93       	st	X, r24
          Can_set_idemsk();
    114e:	8c 91       	ld	r24, X
    1150:	81 60       	ori	r24, 0x01	; 1
    1152:	8c 93       	st	X, r24
          Can_config_rx();       
    1154:	80 81       	ld	r24, Z
    1156:	8f 73       	andi	r24, 0x3F	; 63
    1158:	80 83       	st	Z, r24
    115a:	80 81       	ld	r24, Z
    115c:	80 68       	ori	r24, 0x80	; 128
    115e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1160:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1162:	57 c2       	rjmp	.+1198   	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1164:	f8 01       	movw	r30, r16
    1166:	87 85       	ldd	r24, Z+15	; 0x0f
    1168:	88 23       	and	r24, r24
    116a:	69 f1       	breq	.+90     	; 0x11c6 <__stack+0xc7>
    116c:	94 81       	ldd	r25, Z+4	; 0x04
    116e:	92 95       	swap	r25
    1170:	96 95       	lsr	r25
    1172:	97 70       	andi	r25, 0x07	; 7
    1174:	85 81       	ldd	r24, Z+5	; 0x05
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	88 0f       	add	r24, r24
    117c:	89 0f       	add	r24, r25
    117e:	80 93 f3 00 	sts	0x00F3, r24
    1182:	93 81       	ldd	r25, Z+3	; 0x03
    1184:	92 95       	swap	r25
    1186:	96 95       	lsr	r25
    1188:	97 70       	andi	r25, 0x07	; 7
    118a:	84 81       	ldd	r24, Z+4	; 0x04
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	88 0f       	add	r24, r24
    1192:	89 0f       	add	r24, r25
    1194:	80 93 f2 00 	sts	0x00F2, r24
    1198:	92 81       	ldd	r25, Z+2	; 0x02
    119a:	92 95       	swap	r25
    119c:	96 95       	lsr	r25
    119e:	97 70       	andi	r25, 0x07	; 7
    11a0:	83 81       	ldd	r24, Z+3	; 0x03
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	89 0f       	add	r24, r25
    11aa:	80 93 f1 00 	sts	0x00F1, r24
    11ae:	82 81       	ldd	r24, Z+2	; 0x02
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	88 0f       	add	r24, r24
    11b6:	80 93 f0 00 	sts	0x00F0, r24
    11ba:	ef ee       	ldi	r30, 0xEF	; 239
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	80 81       	ld	r24, Z
    11c0:	80 61       	ori	r24, 0x10	; 16
    11c2:	80 83       	st	Z, r24
    11c4:	16 c0       	rjmp	.+44     	; 0x11f2 <__stack+0xf3>
          else              { Can_set_std_id(cmd->id.std);}
    11c6:	92 81       	ldd	r25, Z+2	; 0x02
    11c8:	96 95       	lsr	r25
    11ca:	96 95       	lsr	r25
    11cc:	96 95       	lsr	r25
    11ce:	83 81       	ldd	r24, Z+3	; 0x03
    11d0:	82 95       	swap	r24
    11d2:	88 0f       	add	r24, r24
    11d4:	80 7e       	andi	r24, 0xE0	; 224
    11d6:	89 0f       	add	r24, r25
    11d8:	80 93 f3 00 	sts	0x00F3, r24
    11dc:	82 81       	ldd	r24, Z+2	; 0x02
    11de:	82 95       	swap	r24
    11e0:	88 0f       	add	r24, r24
    11e2:	80 7e       	andi	r24, 0xE0	; 224
    11e4:	80 93 f2 00 	sts	0x00F2, r24
    11e8:	ef ee       	ldi	r30, 0xEF	; 239
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	8f 7e       	andi	r24, 0xEF	; 239
    11f0:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11f2:	c8 01       	movw	r24, r16
    11f4:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    11f8:	dc 01       	movw	r26, r24
    11fa:	cb 01       	movw	r24, r22
    11fc:	89 83       	std	Y+1, r24	; 0x01
    11fe:	9a 83       	std	Y+2, r25	; 0x02
    1200:	ab 83       	std	Y+3, r26	; 0x03
    1202:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1204:	9b 81       	ldd	r25, Y+3	; 0x03
    1206:	92 95       	swap	r25
    1208:	96 95       	lsr	r25
    120a:	97 70       	andi	r25, 0x07	; 7
    120c:	8c 81       	ldd	r24, Y+4	; 0x04
    120e:	88 0f       	add	r24, r24
    1210:	88 0f       	add	r24, r24
    1212:	88 0f       	add	r24, r24
    1214:	89 0f       	add	r24, r25
    1216:	80 93 f7 00 	sts	0x00F7, r24
    121a:	9a 81       	ldd	r25, Y+2	; 0x02
    121c:	92 95       	swap	r25
    121e:	96 95       	lsr	r25
    1220:	97 70       	andi	r25, 0x07	; 7
    1222:	8b 81       	ldd	r24, Y+3	; 0x03
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	88 0f       	add	r24, r24
    122a:	89 0f       	add	r24, r25
    122c:	80 93 f6 00 	sts	0x00F6, r24
    1230:	99 81       	ldd	r25, Y+1	; 0x01
    1232:	92 95       	swap	r25
    1234:	96 95       	lsr	r25
    1236:	97 70       	andi	r25, 0x07	; 7
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	88 0f       	add	r24, r24
    1240:	89 0f       	add	r24, r25
    1242:	80 93 f5 00 	sts	0x00F5, r24
    1246:	89 81       	ldd	r24, Y+1	; 0x01
    1248:	88 0f       	add	r24, r24
    124a:	88 0f       	add	r24, r24
    124c:	88 0f       	add	r24, r24
    124e:	44 ef       	ldi	r20, 0xF4	; 244
    1250:	50 e0       	ldi	r21, 0x00	; 0
    1252:	fa 01       	movw	r30, r20
    1254:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1256:	ef ee       	ldi	r30, 0xEF	; 239
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	90 81       	ld	r25, Z
    125c:	d8 01       	movw	r26, r16
    125e:	16 96       	adiw	r26, 0x06	; 6
    1260:	8c 91       	ld	r24, X
    1262:	16 97       	sbiw	r26, 0x06	; 6
    1264:	89 2b       	or	r24, r25
    1266:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1268:	1e 96       	adiw	r26, 0x0e	; 14
    126a:	1c 92       	st	X, r1
    126c:	da 01       	movw	r26, r20
    126e:	8c 91       	ld	r24, X
    1270:	84 60       	ori	r24, 0x04	; 4
    1272:	8c 93       	st	X, r24
    1274:	80 ef       	ldi	r24, 0xF0	; 240
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	dc 01       	movw	r26, r24
    127a:	2c 91       	ld	r18, X
    127c:	2b 7f       	andi	r18, 0xFB	; 251
    127e:	2c 93       	st	X, r18
          Can_set_idemsk();
    1280:	da 01       	movw	r26, r20
    1282:	8c 91       	ld	r24, X
    1284:	81 60       	ori	r24, 0x01	; 1
    1286:	8c 93       	st	X, r24
          Can_config_rx();       
    1288:	80 81       	ld	r24, Z
    128a:	8f 73       	andi	r24, 0x3F	; 63
    128c:	80 83       	st	Z, r24
    128e:	80 81       	ld	r24, Z
    1290:	80 68       	ori	r24, 0x80	; 128
    1292:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1294:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1296:	bd c1       	rjmp	.+890    	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1298:	f8 01       	movw	r30, r16
    129a:	87 85       	ldd	r24, Z+15	; 0x0f
    129c:	88 23       	and	r24, r24
    129e:	69 f1       	breq	.+90     	; 0x12fa <__stack+0x1fb>
    12a0:	94 81       	ldd	r25, Z+4	; 0x04
    12a2:	92 95       	swap	r25
    12a4:	96 95       	lsr	r25
    12a6:	97 70       	andi	r25, 0x07	; 7
    12a8:	85 81       	ldd	r24, Z+5	; 0x05
    12aa:	88 0f       	add	r24, r24
    12ac:	88 0f       	add	r24, r24
    12ae:	88 0f       	add	r24, r24
    12b0:	89 0f       	add	r24, r25
    12b2:	80 93 f3 00 	sts	0x00F3, r24
    12b6:	93 81       	ldd	r25, Z+3	; 0x03
    12b8:	92 95       	swap	r25
    12ba:	96 95       	lsr	r25
    12bc:	97 70       	andi	r25, 0x07	; 7
    12be:	84 81       	ldd	r24, Z+4	; 0x04
    12c0:	88 0f       	add	r24, r24
    12c2:	88 0f       	add	r24, r24
    12c4:	88 0f       	add	r24, r24
    12c6:	89 0f       	add	r24, r25
    12c8:	80 93 f2 00 	sts	0x00F2, r24
    12cc:	92 81       	ldd	r25, Z+2	; 0x02
    12ce:	92 95       	swap	r25
    12d0:	96 95       	lsr	r25
    12d2:	97 70       	andi	r25, 0x07	; 7
    12d4:	83 81       	ldd	r24, Z+3	; 0x03
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	89 0f       	add	r24, r25
    12de:	80 93 f1 00 	sts	0x00F1, r24
    12e2:	82 81       	ldd	r24, Z+2	; 0x02
    12e4:	88 0f       	add	r24, r24
    12e6:	88 0f       	add	r24, r24
    12e8:	88 0f       	add	r24, r24
    12ea:	80 93 f0 00 	sts	0x00F0, r24
    12ee:	ef ee       	ldi	r30, 0xEF	; 239
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	80 61       	ori	r24, 0x10	; 16
    12f6:	80 83       	st	Z, r24
    12f8:	16 c0       	rjmp	.+44     	; 0x1326 <__stack+0x227>
          else              { Can_set_std_id(cmd->id.std);}
    12fa:	92 81       	ldd	r25, Z+2	; 0x02
    12fc:	96 95       	lsr	r25
    12fe:	96 95       	lsr	r25
    1300:	96 95       	lsr	r25
    1302:	83 81       	ldd	r24, Z+3	; 0x03
    1304:	82 95       	swap	r24
    1306:	88 0f       	add	r24, r24
    1308:	80 7e       	andi	r24, 0xE0	; 224
    130a:	89 0f       	add	r24, r25
    130c:	80 93 f3 00 	sts	0x00F3, r24
    1310:	82 81       	ldd	r24, Z+2	; 0x02
    1312:	82 95       	swap	r24
    1314:	88 0f       	add	r24, r24
    1316:	80 7e       	andi	r24, 0xE0	; 224
    1318:	80 93 f2 00 	sts	0x00F2, r24
    131c:	ef ee       	ldi	r30, 0xEF	; 239
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	8f 7e       	andi	r24, 0xEF	; 239
    1324:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1326:	c8 01       	movw	r24, r16
    1328:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    132c:	dc 01       	movw	r26, r24
    132e:	cb 01       	movw	r24, r22
    1330:	89 83       	std	Y+1, r24	; 0x01
    1332:	9a 83       	std	Y+2, r25	; 0x02
    1334:	ab 83       	std	Y+3, r26	; 0x03
    1336:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1338:	9b 81       	ldd	r25, Y+3	; 0x03
    133a:	92 95       	swap	r25
    133c:	96 95       	lsr	r25
    133e:	97 70       	andi	r25, 0x07	; 7
    1340:	8c 81       	ldd	r24, Y+4	; 0x04
    1342:	88 0f       	add	r24, r24
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	89 0f       	add	r24, r25
    134a:	80 93 f7 00 	sts	0x00F7, r24
    134e:	9a 81       	ldd	r25, Y+2	; 0x02
    1350:	92 95       	swap	r25
    1352:	96 95       	lsr	r25
    1354:	97 70       	andi	r25, 0x07	; 7
    1356:	8b 81       	ldd	r24, Y+3	; 0x03
    1358:	88 0f       	add	r24, r24
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	89 0f       	add	r24, r25
    1360:	80 93 f6 00 	sts	0x00F6, r24
    1364:	99 81       	ldd	r25, Y+1	; 0x01
    1366:	92 95       	swap	r25
    1368:	96 95       	lsr	r25
    136a:	97 70       	andi	r25, 0x07	; 7
    136c:	8a 81       	ldd	r24, Y+2	; 0x02
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	88 0f       	add	r24, r24
    1374:	89 0f       	add	r24, r25
    1376:	80 93 f5 00 	sts	0x00F5, r24
    137a:	89 81       	ldd	r24, Y+1	; 0x01
    137c:	88 0f       	add	r24, r24
    137e:	88 0f       	add	r24, r24
    1380:	88 0f       	add	r24, r24
    1382:	44 ef       	ldi	r20, 0xF4	; 244
    1384:	50 e0       	ldi	r21, 0x00	; 0
    1386:	fa 01       	movw	r30, r20
    1388:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    138a:	ef ee       	ldi	r30, 0xEF	; 239
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	90 81       	ld	r25, Z
    1390:	d8 01       	movw	r26, r16
    1392:	16 96       	adiw	r26, 0x06	; 6
    1394:	8c 91       	ld	r24, X
    1396:	16 97       	sbiw	r26, 0x06	; 6
    1398:	89 2b       	or	r24, r25
    139a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	1e 96       	adiw	r26, 0x0e	; 14
    13a0:	8c 93       	st	X, r24
    13a2:	da 01       	movw	r26, r20
    13a4:	8c 91       	ld	r24, X
    13a6:	84 60       	ori	r24, 0x04	; 4
    13a8:	8c 93       	st	X, r24
    13aa:	80 ef       	ldi	r24, 0xF0	; 240
    13ac:	90 e0       	ldi	r25, 0x00	; 0
    13ae:	dc 01       	movw	r26, r24
    13b0:	2c 91       	ld	r18, X
    13b2:	24 60       	ori	r18, 0x04	; 4
    13b4:	2c 93       	st	X, r18
          Can_clear_rplv();
    13b6:	80 81       	ld	r24, Z
    13b8:	8f 7d       	andi	r24, 0xDF	; 223
    13ba:	80 83       	st	Z, r24
          Can_set_idemsk();
    13bc:	da 01       	movw	r26, r20
    13be:	8c 91       	ld	r24, X
    13c0:	81 60       	ori	r24, 0x01	; 1
    13c2:	8c 93       	st	X, r24
          Can_config_rx();       
    13c4:	80 81       	ld	r24, Z
    13c6:	8f 73       	andi	r24, 0x3F	; 63
    13c8:	80 83       	st	Z, r24
    13ca:	80 81       	ld	r24, Z
    13cc:	80 68       	ori	r24, 0x80	; 128
    13ce:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13d0:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13d2:	1f c1       	rjmp	.+574    	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13d4:	80 e0       	ldi	r24, 0x00	; 0
    13d6:	2a ef       	ldi	r18, 0xFA	; 250
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	f8 01       	movw	r30, r16
    13dc:	a7 81       	ldd	r26, Z+7	; 0x07
    13de:	b0 85       	ldd	r27, Z+8	; 0x08
    13e0:	a8 0f       	add	r26, r24
    13e2:	b1 1d       	adc	r27, r1
    13e4:	9c 91       	ld	r25, X
    13e6:	d9 01       	movw	r26, r18
    13e8:	9c 93       	st	X, r25
    13ea:	8f 5f       	subi	r24, 0xFF	; 255
    13ec:	96 81       	ldd	r25, Z+6	; 0x06
    13ee:	89 17       	cp	r24, r25
    13f0:	a0 f3       	brcs	.-24     	; 0x13da <__stack+0x2db>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    13f2:	8f ef       	ldi	r24, 0xFF	; 255
    13f4:	9f ef       	ldi	r25, 0xFF	; 255
    13f6:	dc 01       	movw	r26, r24
    13f8:	89 83       	std	Y+1, r24	; 0x01
    13fa:	9a 83       	std	Y+2, r25	; 0x02
    13fc:	ab 83       	std	Y+3, r26	; 0x03
    13fe:	bc 83       	std	Y+4, r27	; 0x04
    1400:	9b 81       	ldd	r25, Y+3	; 0x03
    1402:	92 95       	swap	r25
    1404:	96 95       	lsr	r25
    1406:	97 70       	andi	r25, 0x07	; 7
    1408:	8c 81       	ldd	r24, Y+4	; 0x04
    140a:	88 0f       	add	r24, r24
    140c:	88 0f       	add	r24, r24
    140e:	88 0f       	add	r24, r24
    1410:	89 0f       	add	r24, r25
    1412:	80 93 f7 00 	sts	0x00F7, r24
    1416:	9a 81       	ldd	r25, Y+2	; 0x02
    1418:	92 95       	swap	r25
    141a:	96 95       	lsr	r25
    141c:	97 70       	andi	r25, 0x07	; 7
    141e:	8b 81       	ldd	r24, Y+3	; 0x03
    1420:	88 0f       	add	r24, r24
    1422:	88 0f       	add	r24, r24
    1424:	88 0f       	add	r24, r24
    1426:	89 0f       	add	r24, r25
    1428:	80 93 f6 00 	sts	0x00F6, r24
    142c:	99 81       	ldd	r25, Y+1	; 0x01
    142e:	92 95       	swap	r25
    1430:	96 95       	lsr	r25
    1432:	97 70       	andi	r25, 0x07	; 7
    1434:	8a 81       	ldd	r24, Y+2	; 0x02
    1436:	88 0f       	add	r24, r24
    1438:	88 0f       	add	r24, r24
    143a:	88 0f       	add	r24, r24
    143c:	89 0f       	add	r24, r25
    143e:	80 93 f5 00 	sts	0x00F5, r24
    1442:	89 81       	ldd	r24, Y+1	; 0x01
    1444:	88 0f       	add	r24, r24
    1446:	88 0f       	add	r24, r24
    1448:	88 0f       	add	r24, r24
    144a:	44 ef       	ldi	r20, 0xF4	; 244
    144c:	50 e0       	ldi	r21, 0x00	; 0
    144e:	fa 01       	movw	r30, r20
    1450:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1452:	ef ee       	ldi	r30, 0xEF	; 239
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	90 81       	ld	r25, Z
    1458:	d8 01       	movw	r26, r16
    145a:	16 96       	adiw	r26, 0x06	; 6
    145c:	8c 91       	ld	r24, X
    145e:	16 97       	sbiw	r26, 0x06	; 6
    1460:	89 2b       	or	r24, r25
    1462:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1464:	81 e0       	ldi	r24, 0x01	; 1
    1466:	1e 96       	adiw	r26, 0x0e	; 14
    1468:	8c 93       	st	X, r24
    146a:	da 01       	movw	r26, r20
    146c:	8c 91       	ld	r24, X
    146e:	84 60       	ori	r24, 0x04	; 4
    1470:	8c 93       	st	X, r24
    1472:	80 ef       	ldi	r24, 0xF0	; 240
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	dc 01       	movw	r26, r24
    1478:	2c 91       	ld	r18, X
    147a:	24 60       	ori	r18, 0x04	; 4
    147c:	2c 93       	st	X, r18
          Can_set_rplv();
    147e:	80 81       	ld	r24, Z
    1480:	80 62       	ori	r24, 0x20	; 32
    1482:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1484:	da 01       	movw	r26, r20
    1486:	8c 91       	ld	r24, X
    1488:	8e 7f       	andi	r24, 0xFE	; 254
    148a:	8c 93       	st	X, r24
          Can_config_rx();       
    148c:	80 81       	ld	r24, Z
    148e:	8f 73       	andi	r24, 0x3F	; 63
    1490:	80 83       	st	Z, r24
    1492:	80 81       	ld	r24, Z
    1494:	80 68       	ori	r24, 0x80	; 128
    1496:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1498:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    149a:	bb c0       	rjmp	.+374    	; 0x1612 <__stack+0x513>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    149c:	f8 01       	movw	r30, r16
    149e:	87 85       	ldd	r24, Z+15	; 0x0f
    14a0:	88 23       	and	r24, r24
    14a2:	69 f1       	breq	.+90     	; 0x14fe <__stack+0x3ff>
    14a4:	94 81       	ldd	r25, Z+4	; 0x04
    14a6:	92 95       	swap	r25
    14a8:	96 95       	lsr	r25
    14aa:	97 70       	andi	r25, 0x07	; 7
    14ac:	85 81       	ldd	r24, Z+5	; 0x05
    14ae:	88 0f       	add	r24, r24
    14b0:	88 0f       	add	r24, r24
    14b2:	88 0f       	add	r24, r24
    14b4:	89 0f       	add	r24, r25
    14b6:	80 93 f3 00 	sts	0x00F3, r24
    14ba:	93 81       	ldd	r25, Z+3	; 0x03
    14bc:	92 95       	swap	r25
    14be:	96 95       	lsr	r25
    14c0:	97 70       	andi	r25, 0x07	; 7
    14c2:	84 81       	ldd	r24, Z+4	; 0x04
    14c4:	88 0f       	add	r24, r24
    14c6:	88 0f       	add	r24, r24
    14c8:	88 0f       	add	r24, r24
    14ca:	89 0f       	add	r24, r25
    14cc:	80 93 f2 00 	sts	0x00F2, r24
    14d0:	92 81       	ldd	r25, Z+2	; 0x02
    14d2:	92 95       	swap	r25
    14d4:	96 95       	lsr	r25
    14d6:	97 70       	andi	r25, 0x07	; 7
    14d8:	83 81       	ldd	r24, Z+3	; 0x03
    14da:	88 0f       	add	r24, r24
    14dc:	88 0f       	add	r24, r24
    14de:	88 0f       	add	r24, r24
    14e0:	89 0f       	add	r24, r25
    14e2:	80 93 f1 00 	sts	0x00F1, r24
    14e6:	82 81       	ldd	r24, Z+2	; 0x02
    14e8:	88 0f       	add	r24, r24
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	80 93 f0 00 	sts	0x00F0, r24
    14f2:	ef ee       	ldi	r30, 0xEF	; 239
    14f4:	f0 e0       	ldi	r31, 0x00	; 0
    14f6:	80 81       	ld	r24, Z
    14f8:	80 61       	ori	r24, 0x10	; 16
    14fa:	80 83       	st	Z, r24
    14fc:	16 c0       	rjmp	.+44     	; 0x152a <__stack+0x42b>
          else              { Can_set_std_id(cmd->id.std);}
    14fe:	92 81       	ldd	r25, Z+2	; 0x02
    1500:	96 95       	lsr	r25
    1502:	96 95       	lsr	r25
    1504:	96 95       	lsr	r25
    1506:	83 81       	ldd	r24, Z+3	; 0x03
    1508:	82 95       	swap	r24
    150a:	88 0f       	add	r24, r24
    150c:	80 7e       	andi	r24, 0xE0	; 224
    150e:	89 0f       	add	r24, r25
    1510:	80 93 f3 00 	sts	0x00F3, r24
    1514:	82 81       	ldd	r24, Z+2	; 0x02
    1516:	82 95       	swap	r24
    1518:	88 0f       	add	r24, r24
    151a:	80 7e       	andi	r24, 0xE0	; 224
    151c:	80 93 f2 00 	sts	0x00F2, r24
    1520:	ef ee       	ldi	r30, 0xEF	; 239
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	8f 7e       	andi	r24, 0xEF	; 239
    1528:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    152a:	f8 01       	movw	r30, r16
    152c:	86 81       	ldd	r24, Z+6	; 0x06
    152e:	88 23       	and	r24, r24
    1530:	79 f0       	breq	.+30     	; 0x1550 <__stack+0x451>
    1532:	80 e0       	ldi	r24, 0x00	; 0
    1534:	2a ef       	ldi	r18, 0xFA	; 250
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	f8 01       	movw	r30, r16
    153a:	a7 81       	ldd	r26, Z+7	; 0x07
    153c:	b0 85       	ldd	r27, Z+8	; 0x08
    153e:	a8 0f       	add	r26, r24
    1540:	b1 1d       	adc	r27, r1
    1542:	9c 91       	ld	r25, X
    1544:	d9 01       	movw	r26, r18
    1546:	9c 93       	st	X, r25
    1548:	8f 5f       	subi	r24, 0xFF	; 255
    154a:	96 81       	ldd	r25, Z+6	; 0x06
    154c:	89 17       	cp	r24, r25
    154e:	a0 f3       	brcs	.-24     	; 0x1538 <__stack+0x439>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1550:	c8 01       	movw	r24, r16
    1552:	0e 94 ff 04 	call	0x9fe	; 0x9fe <get_idmask>
    1556:	dc 01       	movw	r26, r24
    1558:	cb 01       	movw	r24, r22
    155a:	89 83       	std	Y+1, r24	; 0x01
    155c:	9a 83       	std	Y+2, r25	; 0x02
    155e:	ab 83       	std	Y+3, r26	; 0x03
    1560:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1562:	9b 81       	ldd	r25, Y+3	; 0x03
    1564:	92 95       	swap	r25
    1566:	96 95       	lsr	r25
    1568:	97 70       	andi	r25, 0x07	; 7
    156a:	8c 81       	ldd	r24, Y+4	; 0x04
    156c:	88 0f       	add	r24, r24
    156e:	88 0f       	add	r24, r24
    1570:	88 0f       	add	r24, r24
    1572:	89 0f       	add	r24, r25
    1574:	80 93 f7 00 	sts	0x00F7, r24
    1578:	9a 81       	ldd	r25, Y+2	; 0x02
    157a:	92 95       	swap	r25
    157c:	96 95       	lsr	r25
    157e:	97 70       	andi	r25, 0x07	; 7
    1580:	8b 81       	ldd	r24, Y+3	; 0x03
    1582:	88 0f       	add	r24, r24
    1584:	88 0f       	add	r24, r24
    1586:	88 0f       	add	r24, r24
    1588:	89 0f       	add	r24, r25
    158a:	80 93 f6 00 	sts	0x00F6, r24
    158e:	99 81       	ldd	r25, Y+1	; 0x01
    1590:	92 95       	swap	r25
    1592:	96 95       	lsr	r25
    1594:	97 70       	andi	r25, 0x07	; 7
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	88 0f       	add	r24, r24
    159a:	88 0f       	add	r24, r24
    159c:	88 0f       	add	r24, r24
    159e:	89 0f       	add	r24, r25
    15a0:	80 93 f5 00 	sts	0x00F5, r24
    15a4:	89 81       	ldd	r24, Y+1	; 0x01
    15a6:	88 0f       	add	r24, r24
    15a8:	88 0f       	add	r24, r24
    15aa:	88 0f       	add	r24, r24
    15ac:	44 ef       	ldi	r20, 0xF4	; 244
    15ae:	50 e0       	ldi	r21, 0x00	; 0
    15b0:	fa 01       	movw	r30, r20
    15b2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15b4:	ef ee       	ldi	r30, 0xEF	; 239
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	90 81       	ld	r25, Z
    15ba:	d8 01       	movw	r26, r16
    15bc:	16 96       	adiw	r26, 0x06	; 6
    15be:	8c 91       	ld	r24, X
    15c0:	16 97       	sbiw	r26, 0x06	; 6
    15c2:	89 2b       	or	r24, r25
    15c4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15c6:	81 e0       	ldi	r24, 0x01	; 1
    15c8:	1e 96       	adiw	r26, 0x0e	; 14
    15ca:	8c 93       	st	X, r24
    15cc:	da 01       	movw	r26, r20
    15ce:	8c 91       	ld	r24, X
    15d0:	84 60       	ori	r24, 0x04	; 4
    15d2:	8c 93       	st	X, r24
    15d4:	80 ef       	ldi	r24, 0xF0	; 240
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	dc 01       	movw	r26, r24
    15da:	2c 91       	ld	r18, X
    15dc:	24 60       	ori	r18, 0x04	; 4
    15de:	2c 93       	st	X, r18
          Can_set_rplv();
    15e0:	80 81       	ld	r24, Z
    15e2:	80 62       	ori	r24, 0x20	; 32
    15e4:	80 83       	st	Z, r24
          Can_set_idemsk();
    15e6:	da 01       	movw	r26, r20
    15e8:	8c 91       	ld	r24, X
    15ea:	81 60       	ori	r24, 0x01	; 1
    15ec:	8c 93       	st	X, r24
          Can_config_rx();       
    15ee:	80 81       	ld	r24, Z
    15f0:	8f 73       	andi	r24, 0x3F	; 63
    15f2:	80 83       	st	Z, r24
    15f4:	80 81       	ld	r24, Z
    15f6:	80 68       	ori	r24, 0x80	; 128
    15f8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15fa:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15fc:	0a c0       	rjmp	.+20     	; 0x1612 <__stack+0x513>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    15fe:	f8 01       	movw	r30, r16
    1600:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1602:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1604:	06 c0       	rjmp	.+12     	; 0x1612 <__stack+0x513>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1606:	8f e1       	ldi	r24, 0x1F	; 31
    1608:	d8 01       	movw	r26, r16
    160a:	19 96       	adiw	r26, 0x09	; 9
    160c:	8c 93       	st	X, r24
    160e:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1610:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1612:	0f 90       	pop	r0
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	df 91       	pop	r29
    161c:	cf 91       	pop	r28
    161e:	1f 91       	pop	r17
    1620:	0f 91       	pop	r16
    1622:	08 95       	ret

00001624 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1624:	ef 92       	push	r14
    1626:	ff 92       	push	r15
    1628:	1f 93       	push	r17
    162a:	cf 93       	push	r28
    162c:	df 93       	push	r29
    162e:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1630:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1632:	88 23       	and	r24, r24
    1634:	09 f4       	brne	.+2      	; 0x1638 <can_get_status+0x14>
    1636:	96 c0       	rjmp	.+300    	; 0x1764 <can_get_status+0x140>
    1638:	8f 31       	cpi	r24, 0x1F	; 31
    163a:	09 f4       	brne	.+2      	; 0x163e <can_get_status+0x1a>
    163c:	95 c0       	rjmp	.+298    	; 0x1768 <can_get_status+0x144>
    163e:	8f 3f       	cpi	r24, 0xFF	; 255
    1640:	09 f4       	brne	.+2      	; 0x1644 <can_get_status+0x20>
    1642:	94 c0       	rjmp	.+296    	; 0x176c <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1644:	88 81       	ld	r24, Y
    1646:	82 95       	swap	r24
    1648:	80 7f       	andi	r24, 0xF0	; 240
    164a:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    164e:	0e 94 a6 02 	call	0x54c	; 0x54c <can_get_mob_status>
    1652:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1654:	80 32       	cpi	r24, 0x20	; 32
    1656:	61 f0       	breq	.+24     	; 0x1670 <can_get_status+0x4c>
    1658:	81 32       	cpi	r24, 0x21	; 33
    165a:	20 f4       	brcc	.+8      	; 0x1664 <can_get_status+0x40>
    165c:	88 23       	and	r24, r24
    165e:	09 f4       	brne	.+2      	; 0x1662 <can_get_status+0x3e>
    1660:	87 c0       	rjmp	.+270    	; 0x1770 <can_get_status+0x14c>
    1662:	76 c0       	rjmp	.+236    	; 0x1750 <can_get_status+0x12c>
    1664:	80 34       	cpi	r24, 0x40	; 64
    1666:	09 f4       	brne	.+2      	; 0x166a <can_get_status+0x46>
    1668:	68 c0       	rjmp	.+208    	; 0x173a <can_get_status+0x116>
    166a:	80 3a       	cpi	r24, 0xA0	; 160
    166c:	09 f0       	breq	.+2      	; 0x1670 <can_get_status+0x4c>
    166e:	70 c0       	rjmp	.+224    	; 0x1750 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1670:	0f 2e       	mov	r0, r31
    1672:	ff ee       	ldi	r31, 0xEF	; 239
    1674:	ef 2e       	mov	r14, r31
    1676:	ff 24       	eor	r15, r15
    1678:	f0 2d       	mov	r31, r0
    167a:	f7 01       	movw	r30, r14
    167c:	80 81       	ld	r24, Z
    167e:	8f 70       	andi	r24, 0x0F	; 15
    1680:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1682:	8f 81       	ldd	r24, Y+7	; 0x07
    1684:	98 85       	ldd	r25, Y+8	; 0x08
    1686:	0e 94 b9 02 	call	0x572	; 0x572 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    168a:	80 91 f0 00 	lds	r24, 0x00F0
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	84 70       	andi	r24, 0x04	; 4
    1692:	90 70       	andi	r25, 0x00	; 0
    1694:	95 95       	asr	r25
    1696:	87 95       	ror	r24
    1698:	95 95       	asr	r25
    169a:	87 95       	ror	r24
    169c:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    169e:	f7 01       	movw	r30, r14
    16a0:	80 81       	ld	r24, Z
    16a2:	84 ff       	sbrs	r24, 4
    16a4:	2d c0       	rjmp	.+90     	; 0x1700 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    16aa:	e3 ef       	ldi	r30, 0xF3	; 243
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	86 95       	lsr	r24
    16b2:	86 95       	lsr	r24
    16b4:	86 95       	lsr	r24
    16b6:	8d 83       	std	Y+5, r24	; 0x05
    16b8:	a2 ef       	ldi	r26, 0xF2	; 242
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	8c 91       	ld	r24, X
    16be:	90 81       	ld	r25, Z
    16c0:	92 95       	swap	r25
    16c2:	99 0f       	add	r25, r25
    16c4:	90 7e       	andi	r25, 0xE0	; 224
    16c6:	86 95       	lsr	r24
    16c8:	86 95       	lsr	r24
    16ca:	86 95       	lsr	r24
    16cc:	89 0f       	add	r24, r25
    16ce:	8c 83       	std	Y+4, r24	; 0x04
    16d0:	e1 ef       	ldi	r30, 0xF1	; 241
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	9c 91       	ld	r25, X
    16d8:	92 95       	swap	r25
    16da:	99 0f       	add	r25, r25
    16dc:	90 7e       	andi	r25, 0xE0	; 224
    16de:	86 95       	lsr	r24
    16e0:	86 95       	lsr	r24
    16e2:	86 95       	lsr	r24
    16e4:	89 0f       	add	r24, r25
    16e6:	8b 83       	std	Y+3, r24	; 0x03
    16e8:	80 91 f0 00 	lds	r24, 0x00F0
    16ec:	90 81       	ld	r25, Z
    16ee:	92 95       	swap	r25
    16f0:	99 0f       	add	r25, r25
    16f2:	90 7e       	andi	r25, 0xE0	; 224
    16f4:	86 95       	lsr	r24
    16f6:	86 95       	lsr	r24
    16f8:	86 95       	lsr	r24
    16fa:	89 0f       	add	r24, r25
    16fc:	8a 83       	std	Y+2, r24	; 0x02
    16fe:	13 c0       	rjmp	.+38     	; 0x1726 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1700:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1702:	e3 ef       	ldi	r30, 0xF3	; 243
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	82 95       	swap	r24
    170a:	86 95       	lsr	r24
    170c:	87 70       	andi	r24, 0x07	; 7
    170e:	8b 83       	std	Y+3, r24	; 0x03
    1710:	80 91 f2 00 	lds	r24, 0x00F2
    1714:	90 81       	ld	r25, Z
    1716:	99 0f       	add	r25, r25
    1718:	99 0f       	add	r25, r25
    171a:	99 0f       	add	r25, r25
    171c:	82 95       	swap	r24
    171e:	86 95       	lsr	r24
    1720:	87 70       	andi	r24, 0x07	; 7
    1722:	89 0f       	add	r24, r25
    1724:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1726:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1728:	ef ee       	ldi	r30, 0xEF	; 239
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	8f 73       	andi	r24, 0x3F	; 63
    1730:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1732:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1736:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1738:	1c c0       	rjmp	.+56     	; 0x1772 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    173a:	80 e4       	ldi	r24, 0x40	; 64
    173c:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    173e:	ef ee       	ldi	r30, 0xEF	; 239
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	8f 73       	andi	r24, 0x3F	; 63
    1746:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1748:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    174c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    174e:	11 c0       	rjmp	.+34     	; 0x1772 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1750:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1752:	ef ee       	ldi	r30, 0xEF	; 239
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	8f 73       	andi	r24, 0x3F	; 63
    175a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    175c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1760:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1762:	07 c0       	rjmp	.+14     	; 0x1772 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1764:	82 e0       	ldi	r24, 0x02	; 2
    1766:	05 c0       	rjmp	.+10     	; 0x1772 <can_get_status+0x14e>
    1768:	82 e0       	ldi	r24, 0x02	; 2
    176a:	03 c0       	rjmp	.+6      	; 0x1772 <can_get_status+0x14e>
    176c:	82 e0       	ldi	r24, 0x02	; 2
    176e:	01 c0       	rjmp	.+2      	; 0x1772 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1770:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1772:	df 91       	pop	r29
    1774:	cf 91       	pop	r28
    1776:	1f 91       	pop	r17
    1778:	ff 90       	pop	r15
    177a:	ef 90       	pop	r14
    177c:	08 95       	ret

0000177e <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    177e:	fc 01       	movw	r30, r24
    1780:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1782:	86 2f       	mov	r24, r22
    1784:	64 e6       	ldi	r22, 0x64	; 100
    1786:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    178a:	48 2f       	mov	r20, r24
    178c:	40 5d       	subi	r20, 0xD0	; 208
	if(pos_1=='0'){
    178e:	40 33       	cpi	r20, 0x30	; 48
    1790:	09 f4       	brne	.+2      	; 0x1794 <display_make_display_line_percent+0x16>
		pos_1=' ';
    1792:	40 e2       	ldi	r20, 0x20	; 32
	}
	
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1794:	2a e0       	ldi	r18, 0x0A	; 10
    1796:	83 2f       	mov	r24, r19
    1798:	62 2f       	mov	r22, r18
    179a:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    179e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    17a2:	90 5d       	subi	r25, 0xD0	; 208
	if(pos_2=='0'){
    17a4:	90 33       	cpi	r25, 0x30	; 48
    17a6:	09 f4       	brne	.+2      	; 0x17aa <display_make_display_line_percent+0x2c>
		pos_2=' ';
    17a8:	90 e2       	ldi	r25, 0x20	; 32
	}
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    17aa:	20 e2       	ldi	r18, 0x20	; 32
    17ac:	20 83       	st	Z, r18
    17ae:	21 83       	std	Z+1, r18	; 0x01
    17b0:	22 83       	std	Z+2, r18	; 0x02
    17b2:	23 83       	std	Z+3, r18	; 0x03
    17b4:	24 83       	std	Z+4, r18	; 0x04
    17b6:	25 83       	std	Z+5, r18	; 0x05
    17b8:	26 83       	std	Z+6, r18	; 0x06
    17ba:	27 83       	std	Z+7, r18	; 0x07
    17bc:	40 87       	std	Z+8, r20	; 0x08
    17be:	91 87       	std	Z+9, r25	; 0x09
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	if(pos_2=='0'){
		pos_2=' ';
	}
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    17c0:	83 2f       	mov	r24, r19
    17c2:	6a e0       	ldi	r22, 0x0A	; 10
    17c4:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    17c8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    17ca:	92 87       	std	Z+10, r25	; 0x0a
    17cc:	85 e2       	ldi	r24, 0x25	; 37
    17ce:	83 87       	std	Z+11, r24	; 0x0b
    17d0:	24 87       	std	Z+12, r18	; 0x0c
    17d2:	25 87       	std	Z+13, r18	; 0x0d
    17d4:	26 87       	std	Z+14, r18	; 0x0e
    17d6:	27 87       	std	Z+15, r18	; 0x0f
    17d8:	20 8b       	std	Z+16, r18	; 0x10
    17da:	21 8b       	std	Z+17, r18	; 0x11
    17dc:	22 8b       	std	Z+18, r18	; 0x12
    17de:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    17e0:	08 95       	ret

000017e2 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    17e2:	cf 93       	push	r28
    17e4:	fc 01       	movw	r30, r24
    17e6:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    17e8:	c4 e6       	ldi	r28, 0x64	; 100
    17ea:	86 2f       	mov	r24, r22
    17ec:	6c 2f       	mov	r22, r28
    17ee:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    17f2:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    17f4:	80 83       	st	Z, r24
    17f6:	be e2       	ldi	r27, 0x2E	; 46
    17f8:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    17fa:	5a e0       	ldi	r21, 0x0A	; 10
    17fc:	83 2f       	mov	r24, r19
    17fe:	65 2f       	mov	r22, r21
    1800:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1804:	39 2f       	mov	r19, r25
    1806:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    180a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    180c:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    180e:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1810:	33 83       	std	Z+3, r19	; 0x03
    1812:	a6 e5       	ldi	r26, 0x56	; 86
    1814:	a4 83       	std	Z+4, r26	; 0x04
    1816:	30 e2       	ldi	r19, 0x20	; 32
    1818:	35 83       	std	Z+5, r19	; 0x05
    181a:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    181c:	84 2f       	mov	r24, r20
    181e:	6c 2f       	mov	r22, r28
    1820:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1824:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1826:	87 83       	std	Z+7, r24	; 0x07
    1828:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    182a:	84 2f       	mov	r24, r20
    182c:	65 2f       	mov	r22, r21
    182e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1832:	49 2f       	mov	r20, r25
    1834:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1838:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    183a:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    183c:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    183e:	42 87       	std	Z+10, r20	; 0x0a
    1840:	a3 87       	std	Z+11, r26	; 0x0b
    1842:	34 87       	std	Z+12, r19	; 0x0c
    1844:	35 87       	std	Z+13, r19	; 0x0d
    1846:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1848:	82 2f       	mov	r24, r18
    184a:	6c 2f       	mov	r22, r28
    184c:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1850:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1852:	87 87       	std	Z+15, r24	; 0x0f
    1854:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1856:	82 2f       	mov	r24, r18
    1858:	65 2f       	mov	r22, r21
    185a:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    185e:	29 2f       	mov	r18, r25
    1860:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1864:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1866:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1868:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    186a:	22 8b       	std	Z+18, r18	; 0x12
    186c:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    186e:	cf 91       	pop	r28
    1870:	08 95       	ret

00001872 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1872:	cf 93       	push	r28
    1874:	df 93       	push	r29
    1876:	cd b7       	in	r28, 0x3d	; 61
    1878:	de b7       	in	r29, 0x3e	; 62
    187a:	64 97       	sbiw	r28, 0x14	; 20
    187c:	0f b6       	in	r0, 0x3f	; 63
    187e:	f8 94       	cli
    1880:	de bf       	out	0x3e, r29	; 62
    1882:	0f be       	out	0x3f, r0	; 63
    1884:	cd bf       	out	0x3d, r28	; 61
    1886:	58 2f       	mov	r21, r24
    1888:	49 2f       	mov	r20, r25
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    188a:	de 01       	movw	r26, r28
    188c:	11 96       	adiw	r26, 0x01	; 1
    188e:	e0 e0       	ldi	r30, 0x00	; 0
    1890:	f1 e0       	ldi	r31, 0x01	; 1
    1892:	84 e1       	ldi	r24, 0x14	; 20
    1894:	01 90       	ld	r0, Z+
    1896:	0d 92       	st	X+, r0
    1898:	81 50       	subi	r24, 0x01	; 1
    189a:	e1 f7       	brne	.-8      	; 0x1894 <display_make_display_line_percent_bar+0x22>

	int i;
	for(i=0;i<percent;i++){
    189c:	86 2f       	mov	r24, r22
    189e:	90 e0       	ldi	r25, 0x00	; 0
    18a0:	18 16       	cp	r1, r24
    18a2:	19 06       	cpc	r1, r25
    18a4:	44 f0       	brlt	.+16     	; 0x18b6 <display_make_display_line_percent_bar+0x44>
    18a6:	80 e0       	ldi	r24, 0x00	; 0
    18a8:	90 e0       	ldi	r25, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    18aa:	fe 01       	movw	r30, r28
    18ac:	e8 0f       	add	r30, r24
    18ae:	f9 1f       	adc	r31, r25
    18b0:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<percent;i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    18b2:	2a e2       	ldi	r18, 0x2A	; 42
    18b4:	0e c0       	rjmp	.+28     	; 0x18d2 <display_make_display_line_percent_bar+0x60>

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<percent;i++){
    18b6:	fe 01       	movw	r30, r28
    18b8:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    18ba:	9f 01       	movw	r18, r30
    18bc:	26 0f       	add	r18, r22
    18be:	31 1d       	adc	r19, r1
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<percent;i++){
		display_line_percent[i+4]=(char)0b00010110;
    18c0:	76 e1       	ldi	r23, 0x16	; 22
    18c2:	71 93       	st	Z+, r23

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<percent;i++){
    18c4:	e2 17       	cp	r30, r18
    18c6:	f3 07       	cpc	r31, r19
    18c8:	e1 f7       	brne	.-8      	; 0x18c2 <display_make_display_line_percent_bar+0x50>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    18ca:	8a 30       	cpi	r24, 0x0A	; 10
    18cc:	91 05       	cpc	r25, r1
    18ce:	6c f3       	brlt	.-38     	; 0x18aa <display_make_display_line_percent_bar+0x38>
    18d0:	05 c0       	rjmp	.+10     	; 0x18dc <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=0b00101010;
    18d2:	21 93       	st	Z+, r18
	int i;
	for(i=0;i<percent;i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    18d4:	01 96       	adiw	r24, 0x01	; 1
    18d6:	8a 30       	cpi	r24, 0x0A	; 10
    18d8:	91 05       	cpc	r25, r1
    18da:	dc f3       	brlt	.-10     	; 0x18d2 <display_make_display_line_percent_bar+0x60>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	display_line_percent[i+4]=(char)(0b00110000+percent);
    18dc:	fe 01       	movw	r30, r28
    18de:	e8 0f       	add	r30, r24
    18e0:	f9 1f       	adc	r31, r25
    18e2:	60 5d       	subi	r22, 0xD0	; 208
    18e4:	66 83       	std	Z+6, r22	; 0x06
	i++;
	display_line_percent[i+4]='0';
    18e6:	fe 01       	movw	r30, r28
    18e8:	e8 0f       	add	r30, r24
    18ea:	f9 1f       	adc	r31, r25
    18ec:	20 e3       	ldi	r18, 0x30	; 48
    18ee:	27 83       	std	Z+7, r18	; 0x07
	i++;
	display_line_percent[i+4]='%';
    18f0:	25 e2       	ldi	r18, 0x25	; 37
    18f2:	20 87       	std	Z+8, r18	; 0x08
	memcpy(dpl,display_line_percent,20);
    18f4:	e5 2f       	mov	r30, r21
    18f6:	f4 2f       	mov	r31, r20
    18f8:	de 01       	movw	r26, r28
    18fa:	11 96       	adiw	r26, 0x01	; 1
    18fc:	84 e1       	ldi	r24, 0x14	; 20
    18fe:	0d 90       	ld	r0, X+
    1900:	01 92       	st	Z+, r0
    1902:	81 50       	subi	r24, 0x01	; 1
    1904:	e1 f7       	brne	.-8      	; 0x18fe <display_make_display_line_percent_bar+0x8c>
	
}/* end display_make_display_line_percent_bar */	
    1906:	64 96       	adiw	r28, 0x14	; 20
    1908:	0f b6       	in	r0, 0x3f	; 63
    190a:	f8 94       	cli
    190c:	de bf       	out	0x3e, r29	; 62
    190e:	0f be       	out	0x3f, r0	; 63
    1910:	cd bf       	out	0x3d, r28	; 61
    1912:	df 91       	pop	r29
    1914:	cf 91       	pop	r28
    1916:	08 95       	ret

00001918 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1918:	cf 93       	push	r28
    191a:	fc 01       	movw	r30, r24
    191c:	36 2f       	mov	r19, r22
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    191e:	c4 e6       	ldi	r28, 0x64	; 100
    1920:	86 2f       	mov	r24, r22
    1922:	6c 2f       	mov	r22, r28
    1924:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1928:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    192a:	80 83       	st	Z, r24
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    192c:	5a e0       	ldi	r21, 0x0A	; 10
    192e:	83 2f       	mov	r24, r19
    1930:	65 2f       	mov	r22, r21
    1932:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1936:	39 2f       	mov	r19, r25
    1938:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    193c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    193e:	91 83       	std	Z+1, r25	; 0x01
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1940:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1942:	32 83       	std	Z+2, r19	; 0x02
    1944:	b0 eb       	ldi	r27, 0xB0	; 176
    1946:	b3 83       	std	Z+3, r27	; 0x03
    1948:	a3 e4       	ldi	r26, 0x43	; 67
    194a:	a4 83       	std	Z+4, r26	; 0x04
    194c:	30 e2       	ldi	r19, 0x20	; 32
    194e:	35 83       	std	Z+5, r19	; 0x05
    1950:	36 83       	std	Z+6, r19	; 0x06
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1952:	84 2f       	mov	r24, r20
    1954:	6c 2f       	mov	r22, r28
    1956:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    195a:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    195c:	87 83       	std	Z+7, r24	; 0x07
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    195e:	84 2f       	mov	r24, r20
    1960:	65 2f       	mov	r22, r21
    1962:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1966:	49 2f       	mov	r20, r25
    1968:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    196c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    196e:	90 87       	std	Z+8, r25	; 0x08
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1970:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1972:	41 87       	std	Z+9, r20	; 0x09
    1974:	b2 87       	std	Z+10, r27	; 0x0a
    1976:	a3 87       	std	Z+11, r26	; 0x0b
    1978:	34 87       	std	Z+12, r19	; 0x0c
    197a:	35 87       	std	Z+13, r19	; 0x0d
    197c:	36 87       	std	Z+14, r19	; 0x0e
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    197e:	82 2f       	mov	r24, r18
    1980:	6c 2f       	mov	r22, r28
    1982:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1986:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1988:	87 87       	std	Z+15, r24	; 0x0f
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    198a:	82 2f       	mov	r24, r18
    198c:	65 2f       	mov	r22, r21
    198e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1992:	29 2f       	mov	r18, r25
    1994:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1998:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    199a:	90 8b       	std	Z+16, r25	; 0x10
	
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    199c:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    199e:	21 8b       	std	Z+17, r18	; 0x11
    19a0:	b2 8b       	std	Z+18, r27	; 0x12
    19a2:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    19a4:	cf 91       	pop	r28
    19a6:	08 95       	ret

000019a8 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    19a8:	cf 93       	push	r28
    19aa:	c8 2f       	mov	r28, r24
	PORTB&=~(1<<4);
    19ac:	2c 98       	cbi	0x05, 4	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    19ae:	8a ef       	ldi	r24, 0xFA	; 250
    19b0:	0e 94 13 10 	call	0x2026	; 0x2026 <spi_putchar>
	spi_putchar(data);
    19b4:	8c 2f       	mov	r24, r28
    19b6:	0e 94 13 10 	call	0x2026	; 0x2026 <spi_putchar>
	PORTB|=(1<<4);
    19ba:	2c 9a       	sbi	0x05, 4	; 5
}
    19bc:	cf 91       	pop	r28
    19be:	08 95       	ret

000019c0 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    19c0:	cf 93       	push	r28
    19c2:	c8 2f       	mov	r28, r24
	PORTB&=~(1<<4);
    19c4:	2c 98       	cbi	0x05, 4	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    19c6:	88 ef       	ldi	r24, 0xF8	; 248
    19c8:	0e 94 13 10 	call	0x2026	; 0x2026 <spi_putchar>
	spi_putchar(inst);
    19cc:	8c 2f       	mov	r24, r28
    19ce:	0e 94 13 10 	call	0x2026	; 0x2026 <spi_putchar>
	PORTB|=(1<<4);
    19d2:	2c 9a       	sbi	0x05, 4	; 5
}
    19d4:	cf 91       	pop	r28
    19d6:	08 95       	ret

000019d8 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    19d8:	ef 92       	push	r14
    19da:	ff 92       	push	r15
    19dc:	0f 93       	push	r16
    19de:	1f 93       	push	r17
    19e0:	cf 93       	push	r28
    19e2:	df 93       	push	r29
    19e4:	d8 2f       	mov	r29, r24
    19e6:	c9 2f       	mov	r28, r25
    19e8:	f6 2e       	mov	r15, r22
    19ea:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    19ec:	82 e0       	ldi	r24, 0x02	; 2
    19ee:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <display_write_instruction>
    19f2:	0d 2f       	mov	r16, r29
    19f4:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    19f6:	c0 e0       	ldi	r28, 0x00	; 0
    19f8:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    19fa:	f8 01       	movw	r30, r16
    19fc:	81 91       	ld	r24, Z+
    19fe:	8f 01       	movw	r16, r30
    1a00:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1a04:	21 96       	adiw	r28, 0x01	; 1
    1a06:	c4 31       	cpi	r28, 0x14	; 20
    1a08:	d1 05       	cpc	r29, r1
    1a0a:	b9 f7       	brne	.-18     	; 0x19fa <display_write_display_lines+0x22>
    1a0c:	c4 e1       	ldi	r28, 0x14	; 20
    1a0e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1a10:	84 e1       	ldi	r24, 0x14	; 20
    1a12:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <display_write_instruction>
    1a16:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1a18:	d9 f7       	brne	.-10     	; 0x1a10 <display_write_display_lines+0x38>
    1a1a:	0f 2d       	mov	r16, r15
    1a1c:	1e 2d       	mov	r17, r14
    1a1e:	c0 e0       	ldi	r28, 0x00	; 0
    1a20:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1a22:	f8 01       	movw	r30, r16
    1a24:	81 91       	ld	r24, Z+
    1a26:	8f 01       	movw	r16, r30
    1a28:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1a2c:	21 96       	adiw	r28, 0x01	; 1
    1a2e:	c4 31       	cpi	r28, 0x14	; 20
    1a30:	d1 05       	cpc	r29, r1
    1a32:	b9 f7       	brne	.-18     	; 0x1a22 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1a34:	df 91       	pop	r29
    1a36:	cf 91       	pop	r28
    1a38:	1f 91       	pop	r17
    1a3a:	0f 91       	pop	r16
    1a3c:	ff 90       	pop	r15
    1a3e:	ef 90       	pop	r14
    1a40:	08 95       	ret

00001a42 <display_init>:
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    1a42:	8e e1       	ldi	r24, 0x1E	; 30
    1a44:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <spi_init>
	Spi_disable_it();	
    1a48:	8c b5       	in	r24, 0x2c	; 44
    1a4a:	8f 77       	andi	r24, 0x7F	; 127
    1a4c:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    1a4e:	8c b5       	in	r24, 0x2c	; 44
    1a50:	80 61       	ori	r24, 0x10	; 16
    1a52:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    1a54:	10 92 cd 02 	sts	0x02CD, r1
	
	
	/*toggle button init */
	DDRB|=(1<<4);
    1a58:	24 9a       	sbi	0x04, 4	; 4
	PORTB|=(1<<4);
    1a5a:	2c 9a       	sbi	0x05, 4	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    1a5c:	8c e0       	ldi	r24, 0x0C	; 12
    1a5e:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <display_write_instruction>
	
	
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    1a62:	88 e3       	ldi	r24, 0x38	; 56
    1a64:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <display_write_instruction>

	
	
}
    1a68:	08 95       	ret

00001a6a <display_update>:

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1a6a:	cf 93       	push	r28
    1a6c:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1a6e:	82 30       	cpi	r24, 0x02	; 2
    1a70:	51 f1       	breq	.+84     	; 0x1ac6 <display_update+0x5c>
    1a72:	83 30       	cpi	r24, 0x03	; 3
    1a74:	30 f4       	brcc	.+12     	; 0x1a82 <display_update+0x18>
    1a76:	88 23       	and	r24, r24
    1a78:	61 f0       	breq	.+24     	; 0x1a92 <display_update+0x28>
    1a7a:	81 30       	cpi	r24, 0x01	; 1
    1a7c:	09 f0       	breq	.+2      	; 0x1a80 <display_update+0x16>
    1a7e:	4a c0       	rjmp	.+148    	; 0x1b14 <display_update+0xaa>
    1a80:	16 c0       	rjmp	.+44     	; 0x1aae <display_update+0x44>
    1a82:	8a 30       	cpi	r24, 0x0A	; 10
    1a84:	e1 f1       	breq	.+120    	; 0x1afe <display_update+0x94>
    1a86:	8c 30       	cpi	r24, 0x0C	; 12
    1a88:	59 f0       	breq	.+22     	; 0x1aa0 <display_update+0x36>
    1a8a:	83 30       	cpi	r24, 0x03	; 3
    1a8c:	09 f0       	breq	.+2      	; 0x1a90 <display_update+0x26>
    1a8e:	42 c0       	rjmp	.+132    	; 0x1b14 <display_update+0xaa>
    1a90:	28 c0       	rjmp	.+80     	; 0x1ae2 <display_update+0x78>
		case DISPLAY_MENU_HOME:
				display_write_display_lines(display_line_home,display_line_blank);
    1a92:	80 ef       	ldi	r24, 0xF0	; 240
    1a94:	91 e0       	ldi	r25, 0x01	; 1
    1a96:	6c e3       	ldi	r22, 0x3C	; 60
    1a98:	71 e0       	ldi	r23, 0x01	; 1
    1a9a:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <display_write_display_lines>
			break;
    1a9e:	3a c0       	rjmp	.+116    	; 0x1b14 <display_update+0xaa>
		case DISPLAY_MENU_ERROR:
				display_write_display_lines(display_line_error,display_line_blank);
    1aa0:	8c ed       	ldi	r24, 0xDC	; 220
    1aa2:	91 e0       	ldi	r25, 0x01	; 1
    1aa4:	6c e3       	ldi	r22, 0x3C	; 60
    1aa6:	71 e0       	ldi	r23, 0x01	; 1
    1aa8:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <display_write_display_lines>
			break;
    1aac:	33 c0       	rjmp	.+102    	; 0x1b14 <display_update+0xaa>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1aae:	cc e3       	ldi	r28, 0x3C	; 60
    1ab0:	d1 e0       	ldi	r29, 0x01	; 1
    1ab2:	ce 01       	movw	r24, r28
    1ab4:	70 e0       	ldi	r23, 0x00	; 0
    1ab6:	0e 94 bf 0b 	call	0x177e	; 0x177e <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1aba:	88 ec       	ldi	r24, 0xC8	; 200
    1abc:	91 e0       	ldi	r25, 0x01	; 1
    1abe:	be 01       	movw	r22, r28
    1ac0:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <display_write_display_lines>
			break;
    1ac4:	27 c0       	rjmp	.+78     	; 0x1b14 <display_update+0xaa>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1ac6:	cc e3       	ldi	r28, 0x3C	; 60
    1ac8:	d1 e0       	ldi	r29, 0x01	; 1
    1aca:	ce 01       	movw	r24, r28
    1acc:	70 e0       	ldi	r23, 0x00	; 0
    1ace:	50 e0       	ldi	r21, 0x00	; 0
    1ad0:	30 e0       	ldi	r19, 0x00	; 0
    1ad2:	0e 94 f1 0b 	call	0x17e2	; 0x17e2 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1ad6:	84 eb       	ldi	r24, 0xB4	; 180
    1ad8:	91 e0       	ldi	r25, 0x01	; 1
    1ada:	be 01       	movw	r22, r28
    1adc:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <display_write_display_lines>
			break;
    1ae0:	19 c0       	rjmp	.+50     	; 0x1b14 <display_update+0xaa>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1ae2:	cc e3       	ldi	r28, 0x3C	; 60
    1ae4:	d1 e0       	ldi	r29, 0x01	; 1
    1ae6:	ce 01       	movw	r24, r28
    1ae8:	70 e0       	ldi	r23, 0x00	; 0
    1aea:	50 e0       	ldi	r21, 0x00	; 0
    1aec:	30 e0       	ldi	r19, 0x00	; 0
    1aee:	0e 94 8c 0c 	call	0x1918	; 0x1918 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1af2:	80 ea       	ldi	r24, 0xA0	; 160
    1af4:	91 e0       	ldi	r25, 0x01	; 1
    1af6:	be 01       	movw	r22, r28
    1af8:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <display_write_display_lines>
			break;
    1afc:	0b c0       	rjmp	.+22     	; 0x1b14 <display_update+0xaa>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
			break;
		case DISPLAY_MENU_TRACTION_CONTROL:
			break;				
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    1afe:	cc e3       	ldi	r28, 0x3C	; 60
    1b00:	d1 e0       	ldi	r29, 0x01	; 1
    1b02:	ce 01       	movw	r24, r28
    1b04:	70 e0       	ldi	r23, 0x00	; 0
    1b06:	0e 94 39 0c 	call	0x1872	; 0x1872 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    1b0a:	84 e6       	ldi	r24, 0x64	; 100
    1b0c:	91 e0       	ldi	r25, 0x01	; 1
    1b0e:	be 01       	movw	r22, r28
    1b10:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    1b14:	df 91       	pop	r29
    1b16:	cf 91       	pop	r28
    1b18:	08 95       	ret

00001b1a <display_set_display_string>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    1b1a:	e8 2f       	mov	r30, r24
    1b1c:	f9 2f       	mov	r31, r25
    1b1e:	a4 ea       	ldi	r26, 0xA4	; 164
    1b20:	b2 e0       	ldi	r27, 0x02	; 2
    1b22:	84 e1       	ldi	r24, 0x14	; 20
    1b24:	0d 90       	ld	r0, X+
    1b26:	01 92       	st	Z+, r0
    1b28:	81 50       	subi	r24, 0x01	; 1
    1b2a:	e1 f7       	brne	.-8      	; 0x1b24 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    1b2c:	08 95       	ret

00001b2e <display_make_display_line_min_max_temp>:
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
	memcpy(dpl,dpl_volt,20);
}/* end display_make_display_line_min_av_max_temp*/

void display_make_display_line_min_max_temp(char *dpl, char a, char b,char c,char d, char e,char f){
    1b2e:	cf 92       	push	r12
    1b30:	ef 92       	push	r14
    1b32:	0f 93       	push	r16
    1b34:	fc 01       	movw	r30, r24
	display_line_t display_line_percent={' ',' ',a,b,c,'C',' ',' ',' ',' ',' ',' ',' ',' ',' ',d,e,f,'C',' '};
	memcpy(dpl,display_line_percent,20);
    1b36:	80 e2       	ldi	r24, 0x20	; 32
    1b38:	80 83       	st	Z, r24
    1b3a:	81 83       	std	Z+1, r24	; 0x01
    1b3c:	62 83       	std	Z+2, r22	; 0x02
    1b3e:	43 83       	std	Z+3, r20	; 0x03
    1b40:	24 83       	std	Z+4, r18	; 0x04
    1b42:	93 e4       	ldi	r25, 0x43	; 67
    1b44:	95 83       	std	Z+5, r25	; 0x05
    1b46:	86 83       	std	Z+6, r24	; 0x06
    1b48:	87 83       	std	Z+7, r24	; 0x07
    1b4a:	80 87       	std	Z+8, r24	; 0x08
    1b4c:	81 87       	std	Z+9, r24	; 0x09
    1b4e:	82 87       	std	Z+10, r24	; 0x0a
    1b50:	83 87       	std	Z+11, r24	; 0x0b
    1b52:	84 87       	std	Z+12, r24	; 0x0c
    1b54:	85 87       	std	Z+13, r24	; 0x0d
    1b56:	86 87       	std	Z+14, r24	; 0x0e
    1b58:	07 87       	std	Z+15, r16	; 0x0f
    1b5a:	e0 8a       	std	Z+16, r14	; 0x10
    1b5c:	c1 8a       	std	Z+17, r12	; 0x11
    1b5e:	92 8b       	std	Z+18, r25	; 0x12
    1b60:	83 8b       	std	Z+19, r24	; 0x13
    1b62:	0f 91       	pop	r16
    1b64:	ef 90       	pop	r14
    1b66:	cf 90       	pop	r12
    1b68:	08 95       	ret

00001b6a <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1b6a:	90 93 05 02 	sts	0x0205, r25
    1b6e:	80 93 04 02 	sts	0x0204, r24
	CheckWDT();
    1b72:	0e 94 f0 11 	call	0x23e0	; 0x23e0 <CheckWDT>
}
    1b76:	08 95       	ret

00001b78 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1b78:	e0 91 04 02 	lds	r30, 0x0204
    1b7c:	f0 91 05 02 	lds	r31, 0x0205
    1b80:	90 81       	ld	r25, Z
    1b82:	89 2b       	or	r24, r25
    1b84:	80 83       	st	Z, r24
}
    1b86:	08 95       	ret

00001b88 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    1b88:	e0 91 04 02 	lds	r30, 0x0204
    1b8c:	f0 91 05 02 	lds	r31, 0x0205
    1b90:	10 82       	st	Z, r1
    1b92:	08 95       	ret

00001b94 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    1b94:	10 92 de 02 	sts	0x02DE, r1
	event_queue_tail=0;
    1b98:	10 92 df 02 	sts	0x02DF, r1
}
    1b9c:	08 95       	ret

00001b9e <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    1b9e:	cf 93       	push	r28
    1ba0:	df 93       	push	r29
    1ba2:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    1ba4:	c0 91 de 02 	lds	r28, 0x02DE
    1ba8:	d0 e0       	ldi	r29, 0x00	; 0
    1baa:	ce 01       	movw	r24, r28
    1bac:	01 96       	adiw	r24, 0x01	; 1
    1bae:	60 e1       	ldi	r22, 0x10	; 16
    1bb0:	70 e0       	ldi	r23, 0x00	; 0
    1bb2:	0e 94 06 12 	call	0x240c	; 0x240c <__divmodhi4>
    1bb6:	40 91 df 02 	lds	r20, 0x02DF
    1bba:	50 e0       	ldi	r21, 0x00	; 0
    1bbc:	84 17       	cp	r24, r20
    1bbe:	95 07       	cpc	r25, r21
    1bc0:	31 f0       	breq	.+12     	; 0x1bce <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1bc2:	c2 53       	subi	r28, 0x32	; 50
    1bc4:	dd 4f       	sbci	r29, 0xFD	; 253
    1bc6:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    1bc8:	80 93 de 02 	sts	0x02DE, r24
    1bcc:	03 c0       	rjmp	.+6      	; 0x1bd4 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    1bce:	88 e0       	ldi	r24, 0x08	; 8
    1bd0:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <AddError>
	}
}
    1bd4:	df 91       	pop	r29
    1bd6:	cf 91       	pop	r28
    1bd8:	08 95       	ret

00001bda <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    1bda:	80 91 df 02 	lds	r24, 0x02DF
    1bde:	90 91 de 02 	lds	r25, 0x02DE
    1be2:	98 17       	cp	r25, r24
    1be4:	31 f0       	breq	.+12     	; 0x1bf2 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    1be6:	ee ec       	ldi	r30, 0xCE	; 206
    1be8:	f2 e0       	ldi	r31, 0x02	; 2
    1bea:	e8 0f       	add	r30, r24
    1bec:	f1 1d       	adc	r31, r1
    1bee:	80 81       	ld	r24, Z
    1bf0:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1bf2:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1bf4:	08 95       	ret

00001bf6 <Dashboard>:


void Dashboard(void){
    1bf6:	ef 92       	push	r14
    1bf8:	0f 93       	push	r16
    1bfa:	cf 93       	push	r28
    1bfc:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    1bfe:	80 91 df 02 	lds	r24, 0x02DF
    1c02:	ee ec       	ldi	r30, 0xCE	; 206
    1c04:	f2 e0       	ldi	r31, 0x02	; 2
    1c06:	e8 0f       	add	r30, r24
    1c08:	f1 1d       	adc	r31, r1
    1c0a:	80 81       	ld	r24, Z
    1c0c:	87 30       	cpi	r24, 0x07	; 7
    1c0e:	09 f4       	brne	.+2      	; 0x1c12 <Dashboard+0x1c>
    1c10:	4b c0       	rjmp	.+150    	; 0x1ca8 <Dashboard+0xb2>
    1c12:	88 30       	cpi	r24, 0x08	; 8
    1c14:	30 f4       	brcc	.+12     	; 0x1c22 <Dashboard+0x2c>
    1c16:	88 23       	and	r24, r24
    1c18:	59 f0       	breq	.+22     	; 0x1c30 <Dashboard+0x3a>
    1c1a:	84 30       	cpi	r24, 0x04	; 4
    1c1c:	09 f0       	breq	.+2      	; 0x1c20 <Dashboard+0x2a>
    1c1e:	4e c0       	rjmp	.+156    	; 0x1cbc <Dashboard+0xc6>
    1c20:	1f c0       	rjmp	.+62     	; 0x1c60 <Dashboard+0x6a>
    1c22:	88 30       	cpi	r24, 0x08	; 8
    1c24:	09 f4       	brne	.+2      	; 0x1c28 <Dashboard+0x32>
    1c26:	43 c0       	rjmp	.+134    	; 0x1cae <Dashboard+0xb8>
    1c28:	89 30       	cpi	r24, 0x09	; 9
    1c2a:	09 f0       	breq	.+2      	; 0x1c2e <Dashboard+0x38>
    1c2c:	47 c0       	rjmp	.+142    	; 0x1cbc <Dashboard+0xc6>
    1c2e:	42 c0       	rjmp	.+132    	; 0x1cb4 <Dashboard+0xbe>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    1c30:	86 e0       	ldi	r24, 0x06	; 6
    1c32:	92 e0       	ldi	r25, 0x02	; 2
    1c34:	66 e1       	ldi	r22, 0x16	; 22
    1c36:	72 e0       	ldi	r23, 0x02	; 2
    1c38:	42 e0       	ldi	r20, 0x02	; 2
    1c3a:	55 e0       	ldi	r21, 0x05	; 5
    1c3c:	28 e0       	ldi	r18, 0x08	; 8
    1c3e:	0e 94 87 01 	call	0x30e	; 0x30e <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    1c42:	ce e1       	ldi	r28, 0x1E	; 30
    1c44:	d2 e0       	ldi	r29, 0x02	; 2
    1c46:	ce 01       	movw	r24, r28
    1c48:	6e e2       	ldi	r22, 0x2E	; 46
    1c4a:	72 e0       	ldi	r23, 0x02	; 2
    1c4c:	41 e0       	ldi	r20, 0x01	; 1
    1c4e:	55 e0       	ldi	r21, 0x05	; 5
    1c50:	21 e0       	ldi	r18, 0x01	; 1
    1c52:	0e 94 87 01 	call	0x30e	; 0x30e <CANGetStruct>
			
			sei(); /* enable interrupts*/
    1c56:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    1c58:	ce 01       	movw	r24, r28
    1c5a:	0e 94 98 01 	call	0x330	; 0x330 <CANStartRx>
			
			
		return;
    1c5e:	2e c0       	rjmp	.+92     	; 0x1cbc <Dashboard+0xc6>
		break;
		case EVENT_10HZ:
			

			if(((PORTD>>3)&1)==1){
    1c60:	8b b1       	in	r24, 0x0b	; 11
    1c62:	86 95       	lsr	r24
    1c64:	86 95       	lsr	r24
    1c66:	86 95       	lsr	r24
    1c68:	80 ff       	sbrs	r24, 0
    1c6a:	02 c0       	rjmp	.+4      	; 0x1c70 <Dashboard+0x7a>
					PORTD&=~(1<<3);
    1c6c:	5b 98       	cbi	0x0b, 3	; 11
    1c6e:	01 c0       	rjmp	.+2      	; 0x1c72 <Dashboard+0x7c>
			}else{
					PORTD|=(1<<3);
    1c70:	5b 9a       	sbi	0x0b, 3	; 11
			}

		
			// ToDo Fill TX Frame

			CANAddSendData(&dashboard_10_tx);
    1c72:	86 e0       	ldi	r24, 0x06	; 6
    1c74:	92 e0       	ldi	r25, 0x02	; 2
    1c76:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <CANAddSendData>
						
	
			//Led Update 
			led_state_set(led_state);
    1c7a:	80 91 41 02 	lds	r24, 0x0241
    1c7e:	90 91 42 02 	lds	r25, 0x0242
    1c82:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <led_state_set>
							
			// display Update
			selected_menu++;
    1c86:	80 91 cd 02 	lds	r24, 0x02CD
    1c8a:	8f 5f       	subi	r24, 0xFF	; 255
			selected_menu%=100;
    1c8c:	64 e6       	ldi	r22, 0x64	; 100
    1c8e:	0e 94 fa 11 	call	0x23f4	; 0x23f4 <__udivmodqi4>
    1c92:	90 93 cd 02 	sts	0x02CD, r25
			
			display_update(DISPLAY_MENU_SOC,selected_menu,41,200,0,0);	
    1c96:	81 e0       	ldi	r24, 0x01	; 1
    1c98:	69 2f       	mov	r22, r25
    1c9a:	49 e2       	ldi	r20, 0x29	; 41
    1c9c:	28 ec       	ldi	r18, 0xC8	; 200
    1c9e:	00 e0       	ldi	r16, 0x00	; 0
    1ca0:	ee 24       	eor	r14, r14
    1ca2:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <display_update>
			//display_update(9,selected_menu,0,0,0,0);
			
		return;
    1ca6:	0a c0       	rjmp	.+20     	; 0x1cbc <Dashboard+0xc6>
				button_multiplex_cycle();
			#endif	
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    1ca8:	0e 94 3b 02 	call	0x476	; 0x476 <CANAbortCMD>
		return;
    1cac:	07 c0       	rjmp	.+14     	; 0x1cbc <Dashboard+0xc6>
		break;
		case EVENT_CANTX:
			CANSendNext();
    1cae:	0e 94 1c 02 	call	0x438	; 0x438 <CANSendNext>
		break;
    1cb2:	04 c0       	rjmp	.+8      	; 0x1cbc <Dashboard+0xc6>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    1cb4:	8e e1       	ldi	r24, 0x1E	; 30
    1cb6:	92 e0       	ldi	r25, 0x02	; 2
    1cb8:	0e 94 a6 01 	call	0x34c	; 0x34c <CANGetData>
		return;
		break;
		default:
		break;
	}
}
    1cbc:	df 91       	pop	r29
    1cbe:	cf 91       	pop	r28
    1cc0:	0f 91       	pop	r16
    1cc2:	ef 90       	pop	r14
    1cc4:	08 95       	ret

00001cc6 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    1cc6:	90 91 de 02 	lds	r25, 0x02DE
    1cca:	80 91 df 02 	lds	r24, 0x02DF
    1cce:	98 17       	cp	r25, r24
    1cd0:	61 f0       	breq	.+24     	; 0x1cea <EventHandleEvent+0x24>
		Dashboard();		
    1cd2:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1cd6:	80 91 df 02 	lds	r24, 0x02DF
    1cda:	90 e0       	ldi	r25, 0x00	; 0
    1cdc:	01 96       	adiw	r24, 0x01	; 1
    1cde:	60 e1       	ldi	r22, 0x10	; 16
    1ce0:	70 e0       	ldi	r23, 0x00	; 0
    1ce2:	0e 94 06 12 	call	0x240c	; 0x240c <__divmodhi4>
    1ce6:	80 93 df 02 	sts	0x02DF, r24
    1cea:	08 95       	ret

00001cec <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    1cec:	8c 30       	cpi	r24, 0x0C	; 12
    1cee:	70 f5       	brcc	.+92     	; 0x1d4c <led_set+0x60>
	
	switch(led_id){
    1cf0:	84 30       	cpi	r24, 0x04	; 4
    1cf2:	39 f1       	breq	.+78     	; 0x1d42 <led_set+0x56>
    1cf4:	85 30       	cpi	r24, 0x05	; 5
    1cf6:	48 f4       	brcc	.+18     	; 0x1d0a <led_set+0x1e>
    1cf8:	81 30       	cpi	r24, 0x01	; 1
    1cfa:	f9 f0       	breq	.+62     	; 0x1d3a <led_set+0x4e>
    1cfc:	81 30       	cpi	r24, 0x01	; 1
    1cfe:	98 f0       	brcs	.+38     	; 0x1d26 <led_set+0x3a>
    1d00:	82 30       	cpi	r24, 0x02	; 2
    1d02:	e9 f0       	breq	.+58     	; 0x1d3e <led_set+0x52>
    1d04:	83 30       	cpi	r24, 0x03	; 3
    1d06:	11 f5       	brne	.+68     	; 0x1d4c <led_set+0x60>
    1d08:	1e c0       	rjmp	.+60     	; 0x1d46 <led_set+0x5a>
    1d0a:	88 30       	cpi	r24, 0x08	; 8
    1d0c:	91 f0       	breq	.+36     	; 0x1d32 <led_set+0x46>
    1d0e:	89 30       	cpi	r24, 0x09	; 9
    1d10:	28 f4       	brcc	.+10     	; 0x1d1c <led_set+0x30>
    1d12:	85 30       	cpi	r24, 0x05	; 5
    1d14:	51 f0       	breq	.+20     	; 0x1d2a <led_set+0x3e>
    1d16:	87 30       	cpi	r24, 0x07	; 7
    1d18:	c9 f4       	brne	.+50     	; 0x1d4c <led_set+0x60>
    1d1a:	09 c0       	rjmp	.+18     	; 0x1d2e <led_set+0x42>
    1d1c:	89 30       	cpi	r24, 0x09	; 9
    1d1e:	59 f0       	breq	.+22     	; 0x1d36 <led_set+0x4a>
    1d20:	8a 30       	cpi	r24, 0x0A	; 10
    1d22:	a1 f4       	brne	.+40     	; 0x1d4c <led_set+0x60>
    1d24:	12 c0       	rjmp	.+36     	; 0x1d4a <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    1d26:	41 9a       	sbi	0x08, 1	; 8
			break;
    1d28:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    1d2a:	11 9a       	sbi	0x02, 1	; 2
			break;
    1d2c:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    1d2e:	13 9a       	sbi	0x02, 3	; 2
			break;
    1d30:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    1d32:	14 9a       	sbi	0x02, 4	; 2
				break;
    1d34:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    1d36:	12 9a       	sbi	0x02, 2	; 2
				break;
    1d38:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    1d3a:	a4 9a       	sbi	0x14, 4	; 20
				break;
    1d3c:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    1d3e:	40 9a       	sbi	0x08, 0	; 8
				break;
    1d40:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    1d42:	a1 9a       	sbi	0x14, 1	; 20
				break;
    1d44:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    1d46:	a0 9a       	sbi	0x14, 0	; 20
				break;
    1d48:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    1d4a:	5f 9a       	sbi	0x0b, 7	; 11
    1d4c:	08 95       	ret

00001d4e <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    1d4e:	8c 30       	cpi	r24, 0x0C	; 12
    1d50:	e8 f5       	brcc	.+122    	; 0x1dcc <led_clear+0x7e>
	
	switch(led_id){
    1d52:	84 30       	cpi	r24, 0x04	; 4
    1d54:	99 f1       	breq	.+102    	; 0x1dbc <led_clear+0x6e>
    1d56:	85 30       	cpi	r24, 0x05	; 5
    1d58:	48 f4       	brcc	.+18     	; 0x1d6c <led_clear+0x1e>
    1d5a:	81 30       	cpi	r24, 0x01	; 1
    1d5c:	49 f1       	breq	.+82     	; 0x1db0 <led_clear+0x62>
    1d5e:	81 30       	cpi	r24, 0x01	; 1
    1d60:	98 f0       	brcs	.+38     	; 0x1d88 <led_clear+0x3a>
    1d62:	82 30       	cpi	r24, 0x02	; 2
    1d64:	49 f1       	breq	.+82     	; 0x1db8 <led_clear+0x6a>
    1d66:	83 30       	cpi	r24, 0x03	; 3
    1d68:	89 f5       	brne	.+98     	; 0x1dcc <led_clear+0x7e>
    1d6a:	2c c0       	rjmp	.+88     	; 0x1dc4 <led_clear+0x76>
    1d6c:	88 30       	cpi	r24, 0x08	; 8
    1d6e:	c1 f0       	breq	.+48     	; 0x1da0 <led_clear+0x52>
    1d70:	89 30       	cpi	r24, 0x09	; 9
    1d72:	28 f4       	brcc	.+10     	; 0x1d7e <led_clear+0x30>
    1d74:	85 30       	cpi	r24, 0x05	; 5
    1d76:	61 f0       	breq	.+24     	; 0x1d90 <led_clear+0x42>
    1d78:	87 30       	cpi	r24, 0x07	; 7
    1d7a:	41 f5       	brne	.+80     	; 0x1dcc <led_clear+0x7e>
    1d7c:	0d c0       	rjmp	.+26     	; 0x1d98 <led_clear+0x4a>
    1d7e:	89 30       	cpi	r24, 0x09	; 9
    1d80:	99 f0       	breq	.+38     	; 0x1da8 <led_clear+0x5a>
    1d82:	8a 30       	cpi	r24, 0x0A	; 10
    1d84:	19 f5       	brne	.+70     	; 0x1dcc <led_clear+0x7e>
    1d86:	20 c0       	rjmp	.+64     	; 0x1dc8 <led_clear+0x7a>
		case LED_ID_AMS:
				PORTC&=~(0x01)<<LED_PIN_AMS;	/* turn off led */
    1d88:	88 b1       	in	r24, 0x08	; 8
    1d8a:	8c 7f       	andi	r24, 0xFC	; 252
    1d8c:	88 b9       	out	0x08, r24	; 8
				break;
    1d8e:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(0x01)<<LED_PIN_TV;/* turn off led */
    1d90:	82 b1       	in	r24, 0x02	; 2
    1d92:	8c 7f       	andi	r24, 0xFC	; 252
    1d94:	82 b9       	out	0x02, r24	; 2
				break;
    1d96:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(0x01)<<LED_PIN_RECUP;/* turn off led */
    1d98:	82 b1       	in	r24, 0x02	; 2
    1d9a:	80 7f       	andi	r24, 0xF0	; 240
    1d9c:	82 b9       	out	0x02, r24	; 2
				break;
    1d9e:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(0x01)<<LED_PIN_KOBI;/* turn off led */
    1da0:	82 b1       	in	r24, 0x02	; 2
    1da2:	80 7e       	andi	r24, 0xE0	; 224
    1da4:	82 b9       	out	0x02, r24	; 2
				break;
    1da6:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(0x01)<<LED_PIN_AD;/* turn off led */
    1da8:	82 b1       	in	r24, 0x02	; 2
    1daa:	88 7f       	andi	r24, 0xF8	; 248
    1dac:	82 b9       	out	0x02, r24	; 2
				break;
    1dae:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    1db0:	84 b3       	in	r24, 0x14	; 20
    1db2:	80 7e       	andi	r24, 0xE0	; 224
    1db4:	84 bb       	out	0x14, r24	; 20
				break;
    1db6:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(0x01)<<LED_PIN_IMD;/* turn off led */
    1db8:	40 98       	cbi	0x08, 0	; 8
				break;
    1dba:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    1dbc:	84 b3       	in	r24, 0x14	; 20
    1dbe:	8c 7f       	andi	r24, 0xFC	; 252
    1dc0:	84 bb       	out	0x14, r24	; 20
				break;
    1dc2:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(0x01)<<LED_PIN_OK;/* turn off led */
    1dc4:	a0 98       	cbi	0x14, 0	; 20
				break;
    1dc6:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(0x01)<<LED_PIN_START;/* turn off led */
    1dc8:	8b b1       	in	r24, 0x0b	; 11
    1dca:	1b b8       	out	0x0b, r1	; 11
    1dcc:	08 95       	ret

00001dce <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    1dce:	8c 30       	cpi	r24, 0x0C	; 12
    1dd0:	08 f0       	brcs	.+2      	; 0x1dd4 <led_is_set+0x6>
    1dd2:	6a c0       	rjmp	.+212    	; 0x1ea8 <led_is_set+0xda>
	
	switch(led_id){
    1dd4:	84 30       	cpi	r24, 0x04	; 4
    1dd6:	09 f4       	brne	.+2      	; 0x1dda <led_is_set+0xc>
    1dd8:	54 c0       	rjmp	.+168    	; 0x1e82 <led_is_set+0xb4>
    1dda:	85 30       	cpi	r24, 0x05	; 5
    1ddc:	60 f4       	brcc	.+24     	; 0x1df6 <led_is_set+0x28>
    1dde:	81 30       	cpi	r24, 0x01	; 1
    1de0:	09 f4       	brne	.+2      	; 0x1de4 <led_is_set+0x16>
    1de2:	41 c0       	rjmp	.+130    	; 0x1e66 <led_is_set+0x98>
    1de4:	81 30       	cpi	r24, 0x01	; 1
    1de6:	b8 f0       	brcs	.+46     	; 0x1e16 <led_is_set+0x48>
    1de8:	82 30       	cpi	r24, 0x02	; 2
    1dea:	09 f4       	brne	.+2      	; 0x1dee <led_is_set+0x20>
    1dec:	44 c0       	rjmp	.+136    	; 0x1e76 <led_is_set+0xa8>
    1dee:	83 30       	cpi	r24, 0x03	; 3
    1df0:	09 f0       	breq	.+2      	; 0x1df4 <led_is_set+0x26>
    1df2:	59 c0       	rjmp	.+178    	; 0x1ea6 <led_is_set+0xd8>
    1df4:	4d c0       	rjmp	.+154    	; 0x1e90 <led_is_set+0xc2>
    1df6:	88 30       	cpi	r24, 0x08	; 8
    1df8:	31 f1       	breq	.+76     	; 0x1e46 <led_is_set+0x78>
    1dfa:	89 30       	cpi	r24, 0x09	; 9
    1dfc:	30 f4       	brcc	.+12     	; 0x1e0a <led_is_set+0x3c>
    1dfe:	85 30       	cpi	r24, 0x05	; 5
    1e00:	91 f0       	breq	.+36     	; 0x1e26 <led_is_set+0x58>
    1e02:	87 30       	cpi	r24, 0x07	; 7
    1e04:	09 f0       	breq	.+2      	; 0x1e08 <led_is_set+0x3a>
    1e06:	4f c0       	rjmp	.+158    	; 0x1ea6 <led_is_set+0xd8>
    1e08:	15 c0       	rjmp	.+42     	; 0x1e34 <led_is_set+0x66>
    1e0a:	89 30       	cpi	r24, 0x09	; 9
    1e0c:	21 f1       	breq	.+72     	; 0x1e56 <led_is_set+0x88>
    1e0e:	8a 30       	cpi	r24, 0x0A	; 10
    1e10:	09 f0       	breq	.+2      	; 0x1e14 <led_is_set+0x46>
    1e12:	49 c0       	rjmp	.+146    	; 0x1ea6 <led_is_set+0xd8>
    1e14:	43 c0       	rjmp	.+134    	; 0x1e9c <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    1e16:	98 b1       	in	r25, 0x08	; 8
    1e18:	96 95       	lsr	r25
    1e1a:	81 e0       	ldi	r24, 0x01	; 1
    1e1c:	91 30       	cpi	r25, 0x01	; 1
    1e1e:	09 f4       	brne	.+2      	; 0x1e22 <led_is_set+0x54>
    1e20:	43 c0       	rjmp	.+134    	; 0x1ea8 <led_is_set+0xda>
    1e22:	80 e0       	ldi	r24, 0x00	; 0
    1e24:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    1e26:	92 b1       	in	r25, 0x02	; 2
    1e28:	96 95       	lsr	r25
    1e2a:	81 e0       	ldi	r24, 0x01	; 1
    1e2c:	91 30       	cpi	r25, 0x01	; 1
    1e2e:	e1 f1       	breq	.+120    	; 0x1ea8 <led_is_set+0xda>
    1e30:	80 e0       	ldi	r24, 0x00	; 0
    1e32:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    1e34:	92 b1       	in	r25, 0x02	; 2
    1e36:	96 95       	lsr	r25
    1e38:	96 95       	lsr	r25
    1e3a:	96 95       	lsr	r25
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	91 30       	cpi	r25, 0x01	; 1
    1e40:	99 f1       	breq	.+102    	; 0x1ea8 <led_is_set+0xda>
    1e42:	80 e0       	ldi	r24, 0x00	; 0
    1e44:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    1e46:	92 b1       	in	r25, 0x02	; 2
    1e48:	92 95       	swap	r25
    1e4a:	9f 70       	andi	r25, 0x0F	; 15
    1e4c:	81 e0       	ldi	r24, 0x01	; 1
    1e4e:	91 30       	cpi	r25, 0x01	; 1
    1e50:	59 f1       	breq	.+86     	; 0x1ea8 <led_is_set+0xda>
    1e52:	80 e0       	ldi	r24, 0x00	; 0
    1e54:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    1e56:	92 b1       	in	r25, 0x02	; 2
    1e58:	96 95       	lsr	r25
    1e5a:	96 95       	lsr	r25
    1e5c:	81 e0       	ldi	r24, 0x01	; 1
    1e5e:	91 30       	cpi	r25, 0x01	; 1
    1e60:	19 f1       	breq	.+70     	; 0x1ea8 <led_is_set+0xda>
    1e62:	80 e0       	ldi	r24, 0x00	; 0
    1e64:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    1e66:	94 b3       	in	r25, 0x14	; 20
    1e68:	92 95       	swap	r25
    1e6a:	9f 70       	andi	r25, 0x0F	; 15
    1e6c:	81 e0       	ldi	r24, 0x01	; 1
    1e6e:	91 30       	cpi	r25, 0x01	; 1
    1e70:	d9 f0       	breq	.+54     	; 0x1ea8 <led_is_set+0xda>
    1e72:	80 e0       	ldi	r24, 0x00	; 0
    1e74:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    1e76:	98 b1       	in	r25, 0x08	; 8
    1e78:	81 e0       	ldi	r24, 0x01	; 1
    1e7a:	91 30       	cpi	r25, 0x01	; 1
    1e7c:	a9 f0       	breq	.+42     	; 0x1ea8 <led_is_set+0xda>
    1e7e:	80 e0       	ldi	r24, 0x00	; 0
    1e80:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    1e82:	94 b3       	in	r25, 0x14	; 20
    1e84:	96 95       	lsr	r25
    1e86:	81 e0       	ldi	r24, 0x01	; 1
    1e88:	91 30       	cpi	r25, 0x01	; 1
    1e8a:	71 f0       	breq	.+28     	; 0x1ea8 <led_is_set+0xda>
    1e8c:	80 e0       	ldi	r24, 0x00	; 0
    1e8e:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    1e90:	94 b3       	in	r25, 0x14	; 20
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	91 30       	cpi	r25, 0x01	; 1
    1e96:	41 f0       	breq	.+16     	; 0x1ea8 <led_is_set+0xda>
    1e98:	80 e0       	ldi	r24, 0x00	; 0
    1e9a:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    1e9c:	81 e0       	ldi	r24, 0x01	; 1
    1e9e:	5f 99       	sbic	0x0b, 7	; 11
    1ea0:	03 c0       	rjmp	.+6      	; 0x1ea8 <led_is_set+0xda>
    1ea2:	80 e0       	ldi	r24, 0x00	; 0
    1ea4:	08 95       	ret
    1ea6:	08 95       	ret
			break;
		default:
		break;
	}
}
    1ea8:	08 95       	ret

00001eaa <led_toggle>:



void led_toggle(uint8_t led_id){
    1eaa:	cf 93       	push	r28
    1eac:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1eae:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <led_is_set>
    1eb2:	88 23       	and	r24, r24
    1eb4:	21 f0       	breq	.+8      	; 0x1ebe <led_toggle+0x14>
		led_clear(led_id);
    1eb6:	8c 2f       	mov	r24, r28
    1eb8:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <led_clear>
    1ebc:	03 c0       	rjmp	.+6      	; 0x1ec4 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1ebe:	8c 2f       	mov	r24, r28
    1ec0:	0e 94 76 0e 	call	0x1cec	; 0x1cec <led_set>
	}
}
    1ec4:	cf 91       	pop	r28
    1ec6:	08 95       	ret

00001ec8 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    1ec8:	ef 92       	push	r14
    1eca:	ff 92       	push	r15
    1ecc:	0f 93       	push	r16
    1ece:	1f 93       	push	r17
    1ed0:	cf 93       	push	r28
    1ed2:	df 93       	push	r29
    1ed4:	7c 01       	movw	r14, r24
    1ed6:	c0 e0       	ldi	r28, 0x00	; 0
    1ed8:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1eda:	01 e0       	ldi	r16, 0x01	; 1
    1edc:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    1ede:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1ee0:	98 01       	movw	r18, r16
    1ee2:	0c 2e       	mov	r0, r28
    1ee4:	02 c0       	rjmp	.+4      	; 0x1eea <led_state_set+0x22>
    1ee6:	22 0f       	add	r18, r18
    1ee8:	33 1f       	adc	r19, r19
    1eea:	0a 94       	dec	r0
    1eec:	e2 f7       	brpl	.-8      	; 0x1ee6 <led_state_set+0x1e>
    1eee:	2e 21       	and	r18, r14
    1ef0:	3f 21       	and	r19, r15
    1ef2:	21 15       	cp	r18, r1
    1ef4:	31 05       	cpc	r19, r1
    1ef6:	11 f0       	breq	.+4      	; 0x1efc <led_state_set+0x34>
			led_set(i);
    1ef8:	0e 94 76 0e 	call	0x1cec	; 0x1cec <led_set>
    1efc:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    1efe:	cb 30       	cpi	r28, 0x0B	; 11
    1f00:	d1 05       	cpc	r29, r1
    1f02:	69 f7       	brne	.-38     	; 0x1ede <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    1f04:	df 91       	pop	r29
    1f06:	cf 91       	pop	r28
    1f08:	1f 91       	pop	r17
    1f0a:	0f 91       	pop	r16
    1f0c:	ff 90       	pop	r15
    1f0e:	ef 90       	pop	r14
    1f10:	08 95       	ret

00001f12 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    1f12:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    1f14:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    1f16:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    1f18:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    1f1a:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    1f1c:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    1f1e:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    1f20:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    1f22:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    1f24:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    1f26:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    1f28:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    1f2a:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    1f2c:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    1f2e:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    1f30:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    1f32:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    1f34:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    1f36:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    1f38:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    1f3a:	8f ef       	ldi	r24, 0xFF	; 255
    1f3c:	9f ef       	ldi	r25, 0xFF	; 255
    1f3e:	90 93 42 02 	sts	0x0242, r25
    1f42:	80 93 41 02 	sts	0x0241, r24
	led_state_set(led_state);
    1f46:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <led_state_set>
	
}
    1f4a:	08 95       	ret

00001f4c <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    1f4c:	0f 93       	push	r16
    1f4e:	1f 93       	push	r17
    1f50:	cf 93       	push	r28
    1f52:	df 93       	push	r29
    1f54:	c0 e0       	ldi	r28, 0x00	; 0
    1f56:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1f58:	8c 2f       	mov	r24, r28
    1f5a:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <led_is_set>
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	0c 2e       	mov	r0, r28
    1f62:	02 c0       	rjmp	.+4      	; 0x1f68 <led_state_return+0x1c>
    1f64:	88 0f       	add	r24, r24
    1f66:	99 1f       	adc	r25, r25
    1f68:	0a 94       	dec	r0
    1f6a:	e2 f7       	brpl	.-8      	; 0x1f64 <led_state_return+0x18>
    1f6c:	08 2b       	or	r16, r24
    1f6e:	19 2b       	or	r17, r25
    1f70:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    1f72:	cb 30       	cpi	r28, 0x0B	; 11
    1f74:	d1 05       	cpc	r29, r1
    1f76:	81 f7       	brne	.-32     	; 0x1f58 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1f78:	80 2f       	mov	r24, r16
    1f7a:	91 2f       	mov	r25, r17
    1f7c:	df 91       	pop	r29
    1f7e:	cf 91       	pop	r28
    1f80:	1f 91       	pop	r17
    1f82:	0f 91       	pop	r16
    1f84:	08 95       	ret

00001f86 <main_deinit>:
		
}

void main_deinit(){
	
}
    1f86:	08 95       	ret

00001f88 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1f88:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1f8a:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1f8c:	87 b1       	in	r24, 0x07	; 7
    1f8e:	80 76       	andi	r24, 0x60	; 96
    1f90:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1f92:	8f ef       	ldi	r24, 0xFF	; 255
    1f94:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1f96:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1f98:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1f9a:	93 b3       	in	r25, 0x13	; 19
    1f9c:	90 7e       	andi	r25, 0xE0	; 224
    1f9e:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1fa0:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1fa2:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1fa4:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1fa6:	9b b1       	in	r25, 0x0b	; 11
    1fa8:	9f 69       	ori	r25, 0x9F	; 159
    1faa:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1fac:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1fae:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1fb0:	84 b3       	in	r24, 0x14	; 20
    1fb2:	8f 61       	ori	r24, 0x1F	; 31
    1fb4:	84 bb       	out	0x14, r24	; 20
	
}
    1fb6:	08 95       	ret

00001fb8 <main_init>:


void main_init(){


	ports_init();
    1fb8:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <ports_init>
	
	CANInit();
    1fbc:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <CANInit>

	#if HAS_5KHZ|HAS_1KHZ|HAS_500HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1fc0:	81 e0       	ldi	r24, 0x01	; 1
    1fc2:	60 e0       	ldi	r22, 0x00	; 0
    1fc4:	0e 94 7a 11 	call	0x22f4	; 0x22f4 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    1fc8:	83 e0       	ldi	r24, 0x03	; 3
    1fca:	60 e0       	ldi	r22, 0x00	; 0
    1fcc:	0e 94 7f 11 	call	0x22fe	; 0x22fe <Timer3_init>
	#endif

	#if HAS_5KHZ
	TIMER_Timer1_OCR1A_on();
    1fd0:	0e 94 84 11 	call	0x2308	; 0x2308 <TIMER_Timer1_OCR1A_on>
	#if HAS_500HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    1fd4:	0e 94 b4 11 	call	0x2368	; 0x2368 <TIMER_Timer3_OCR3A_on>
	#if HAS_BUZZER
	buzzer_init();
	#endif
	
	#if HAS_LEDS
	led_init();
    1fd8:	0e 94 89 0f 	call	0x1f12	; 0x1f12 <led_init>
	#if HAS_BUTTONS
	button_init();
	#endif
	
	#if HAS_DISPLAY
	display_init();
    1fdc:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    1fe0:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1fe4:	80 e0       	ldi	r24, 0x00	; 0
    1fe6:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	
		
}
    1fea:	08 95       	ret

00001fec <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    1fec:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    1fee:	5a 98       	cbi	0x0b, 2	; 11
}
    1ff0:	08 95       	ret

00001ff2 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    1ff2:	5a 9a       	sbi	0x0b, 2	; 11
}
    1ff4:	08 95       	ret

00001ff6 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    1ff6:	5a 98       	cbi	0x0b, 2	; 11
}
    1ff8:	08 95       	ret

00001ffa <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    1ffa:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    1ffc:	20 9a       	sbi	0x04, 0	; 4
    1ffe:	94 b1       	in	r25, 0x04	; 4
    2000:	96 60       	ori	r25, 0x06	; 6
    2002:	94 b9       	out	0x04, r25	; 4
    2004:	9c b5       	in	r25, 0x2c	; 44
    2006:	90 7c       	andi	r25, 0xC0	; 192
    2008:	9c bd       	out	0x2c, r25	; 44
    200a:	9c b5       	in	r25, 0x2c	; 44
    200c:	8f 73       	andi	r24, 0x3F	; 63
    200e:	89 2b       	or	r24, r25
    2010:	8c bd       	out	0x2c, r24	; 44
    2012:	8d b5       	in	r24, 0x2d	; 45
    2014:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2016:	8c b5       	in	r24, 0x2c	; 44
    2018:	80 64       	ori	r24, 0x40	; 64
    201a:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    201c:	81 e0       	ldi	r24, 0x01	; 1
    201e:	08 95       	ret

00002020 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2020:	8d b5       	in	r24, 0x2d	; 45
}
    2022:	80 78       	andi	r24, 0x80	; 128
    2024:	08 95       	ret

00002026 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2026:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2028:	0d b4       	in	r0, 0x2d	; 45
    202a:	07 fe       	sbrs	r0, 7
    202c:	fd cf       	rjmp	.-6      	; 0x2028 <spi_putchar+0x2>
    return ch;
}
    202e:	08 95       	ret

00002030 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2030:	0d b4       	in	r0, 0x2d	; 45
    2032:	07 fe       	sbrs	r0, 7
    2034:	fd cf       	rjmp	.-6      	; 0x2030 <spi_getchar>
    ch = Spi_get_byte();
    2036:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2038:	08 95       	ret

0000203a <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    203a:	0d b4       	in	r0, 0x2d	; 45
    203c:	07 fe       	sbrs	r0, 7
    203e:	fd cf       	rjmp	.-6      	; 0x203a <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2040:	8e bd       	out	0x2e, r24	; 46
}
    2042:	08 95       	ret

00002044 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2044:	1f 92       	push	r1
    2046:	0f 92       	push	r0
    2048:	0f b6       	in	r0, 0x3f	; 63
    204a:	0f 92       	push	r0
    204c:	11 24       	eor	r1, r1
}
    204e:	0f 90       	pop	r0
    2050:	0f be       	out	0x3f, r0	; 63
    2052:	0f 90       	pop	r0
    2054:	1f 90       	pop	r1
    2056:	18 95       	reti

00002058 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    2058:	1f 92       	push	r1
    205a:	0f 92       	push	r0
    205c:	0f b6       	in	r0, 0x3f	; 63
    205e:	0f 92       	push	r0
    2060:	11 24       	eor	r1, r1
	return;
}
    2062:	0f 90       	pop	r0
    2064:	0f be       	out	0x3f, r0	; 63
    2066:	0f 90       	pop	r0
    2068:	1f 90       	pop	r1
    206a:	18 95       	reti

0000206c <__vector_17>:

ISR(TIMER0_OVF_vect){
    206c:	1f 92       	push	r1
    206e:	0f 92       	push	r0
    2070:	0f b6       	in	r0, 0x3f	; 63
    2072:	0f 92       	push	r0
    2074:	11 24       	eor	r1, r1
	return;
}
    2076:	0f 90       	pop	r0
    2078:	0f be       	out	0x3f, r0	; 63
    207a:	0f 90       	pop	r0
    207c:	1f 90       	pop	r1
    207e:	18 95       	reti

00002080 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    2080:	1f 92       	push	r1
    2082:	0f 92       	push	r0
    2084:	0f b6       	in	r0, 0x3f	; 63
    2086:	0f 92       	push	r0
    2088:	0b b6       	in	r0, 0x3b	; 59
    208a:	0f 92       	push	r0
    208c:	11 24       	eor	r1, r1
    208e:	2f 93       	push	r18
    2090:	3f 93       	push	r19
    2092:	4f 93       	push	r20
    2094:	5f 93       	push	r21
    2096:	6f 93       	push	r22
    2098:	7f 93       	push	r23
    209a:	8f 93       	push	r24
    209c:	9f 93       	push	r25
    209e:	af 93       	push	r26
    20a0:	bf 93       	push	r27
    20a2:	ef 93       	push	r30
    20a4:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    20a6:	e8 e8       	ldi	r30, 0x88	; 136
    20a8:	f0 e0       	ldi	r31, 0x00	; 0
    20aa:	80 81       	ld	r24, Z
    20ac:	91 81       	ldd	r25, Z+1	; 0x01
    20ae:	80 5a       	subi	r24, 0xA0	; 160
    20b0:	96 4f       	sbci	r25, 0xF6	; 246
    20b2:	91 83       	std	Z+1, r25	; 0x01
    20b4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5KHZ);
    20b6:	81 e0       	ldi	r24, 0x01	; 1
    20b8:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	return;
}
    20bc:	ff 91       	pop	r31
    20be:	ef 91       	pop	r30
    20c0:	bf 91       	pop	r27
    20c2:	af 91       	pop	r26
    20c4:	9f 91       	pop	r25
    20c6:	8f 91       	pop	r24
    20c8:	7f 91       	pop	r23
    20ca:	6f 91       	pop	r22
    20cc:	5f 91       	pop	r21
    20ce:	4f 91       	pop	r20
    20d0:	3f 91       	pop	r19
    20d2:	2f 91       	pop	r18
    20d4:	0f 90       	pop	r0
    20d6:	0b be       	out	0x3b, r0	; 59
    20d8:	0f 90       	pop	r0
    20da:	0f be       	out	0x3f, r0	; 63
    20dc:	0f 90       	pop	r0
    20de:	1f 90       	pop	r1
    20e0:	18 95       	reti

000020e2 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    20e2:	1f 92       	push	r1
    20e4:	0f 92       	push	r0
    20e6:	0f b6       	in	r0, 0x3f	; 63
    20e8:	0f 92       	push	r0
    20ea:	0b b6       	in	r0, 0x3b	; 59
    20ec:	0f 92       	push	r0
    20ee:	11 24       	eor	r1, r1
    20f0:	2f 93       	push	r18
    20f2:	3f 93       	push	r19
    20f4:	4f 93       	push	r20
    20f6:	5f 93       	push	r21
    20f8:	6f 93       	push	r22
    20fa:	7f 93       	push	r23
    20fc:	8f 93       	push	r24
    20fe:	9f 93       	push	r25
    2100:	af 93       	push	r26
    2102:	bf 93       	push	r27
    2104:	ef 93       	push	r30
    2106:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2108:	ea e8       	ldi	r30, 0x8A	; 138
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	80 81       	ld	r24, Z
    210e:	91 81       	ldd	r25, Z+1	; 0x01
    2110:	80 52       	subi	r24, 0x20	; 32
    2112:	91 4d       	sbci	r25, 0xD1	; 209
    2114:	91 83       	std	Z+1, r25	; 0x01
    2116:	80 83       	st	Z, r24
	EventAddEvent(EVENT_1KHZ);
    2118:	82 e0       	ldi	r24, 0x02	; 2
    211a:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	return;
}
    211e:	ff 91       	pop	r31
    2120:	ef 91       	pop	r30
    2122:	bf 91       	pop	r27
    2124:	af 91       	pop	r26
    2126:	9f 91       	pop	r25
    2128:	8f 91       	pop	r24
    212a:	7f 91       	pop	r23
    212c:	6f 91       	pop	r22
    212e:	5f 91       	pop	r21
    2130:	4f 91       	pop	r20
    2132:	3f 91       	pop	r19
    2134:	2f 91       	pop	r18
    2136:	0f 90       	pop	r0
    2138:	0b be       	out	0x3b, r0	; 59
    213a:	0f 90       	pop	r0
    213c:	0f be       	out	0x3f, r0	; 63
    213e:	0f 90       	pop	r0
    2140:	1f 90       	pop	r1
    2142:	18 95       	reti

00002144 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2144:	1f 92       	push	r1
    2146:	0f 92       	push	r0
    2148:	0f b6       	in	r0, 0x3f	; 63
    214a:	0f 92       	push	r0
    214c:	0b b6       	in	r0, 0x3b	; 59
    214e:	0f 92       	push	r0
    2150:	11 24       	eor	r1, r1
    2152:	2f 93       	push	r18
    2154:	3f 93       	push	r19
    2156:	4f 93       	push	r20
    2158:	5f 93       	push	r21
    215a:	6f 93       	push	r22
    215c:	7f 93       	push	r23
    215e:	8f 93       	push	r24
    2160:	9f 93       	push	r25
    2162:	af 93       	push	r26
    2164:	bf 93       	push	r27
    2166:	ef 93       	push	r30
    2168:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    216a:	ec e8       	ldi	r30, 0x8C	; 140
    216c:	f0 e0       	ldi	r31, 0x00	; 0
    216e:	80 81       	ld	r24, Z
    2170:	91 81       	ldd	r25, Z+1	; 0x01
    2172:	80 54       	subi	r24, 0x40	; 64
    2174:	92 4a       	sbci	r25, 0xA2	; 162
    2176:	91 83       	std	Z+1, r25	; 0x01
    2178:	80 83       	st	Z, r24
	EventAddEvent(EVENT_500HZ);
    217a:	83 e0       	ldi	r24, 0x03	; 3
    217c:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	return;
}
    2180:	ff 91       	pop	r31
    2182:	ef 91       	pop	r30
    2184:	bf 91       	pop	r27
    2186:	af 91       	pop	r26
    2188:	9f 91       	pop	r25
    218a:	8f 91       	pop	r24
    218c:	7f 91       	pop	r23
    218e:	6f 91       	pop	r22
    2190:	5f 91       	pop	r21
    2192:	4f 91       	pop	r20
    2194:	3f 91       	pop	r19
    2196:	2f 91       	pop	r18
    2198:	0f 90       	pop	r0
    219a:	0b be       	out	0x3b, r0	; 59
    219c:	0f 90       	pop	r0
    219e:	0f be       	out	0x3f, r0	; 63
    21a0:	0f 90       	pop	r0
    21a2:	1f 90       	pop	r1
    21a4:	18 95       	reti

000021a6 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    21a6:	1f 92       	push	r1
    21a8:	0f 92       	push	r0
    21aa:	0f b6       	in	r0, 0x3f	; 63
    21ac:	0f 92       	push	r0
    21ae:	0b b6       	in	r0, 0x3b	; 59
    21b0:	0f 92       	push	r0
    21b2:	11 24       	eor	r1, r1
    21b4:	2f 93       	push	r18
    21b6:	3f 93       	push	r19
    21b8:	4f 93       	push	r20
    21ba:	5f 93       	push	r21
    21bc:	6f 93       	push	r22
    21be:	7f 93       	push	r23
    21c0:	8f 93       	push	r24
    21c2:	9f 93       	push	r25
    21c4:	af 93       	push	r26
    21c6:	bf 93       	push	r27
    21c8:	ef 93       	push	r30
    21ca:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    21cc:	e8 e9       	ldi	r30, 0x98	; 152
    21ce:	f0 e0       	ldi	r31, 0x00	; 0
    21d0:	80 81       	ld	r24, Z
    21d2:	91 81       	ldd	r25, Z+1	; 0x01
    21d4:	80 59       	subi	r24, 0x90	; 144
    21d6:	96 4b       	sbci	r25, 0xB6	; 182
    21d8:	91 83       	std	Z+1, r25	; 0x01
    21da:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    21dc:	84 e0       	ldi	r24, 0x04	; 4
    21de:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	return;
}
    21e2:	ff 91       	pop	r31
    21e4:	ef 91       	pop	r30
    21e6:	bf 91       	pop	r27
    21e8:	af 91       	pop	r26
    21ea:	9f 91       	pop	r25
    21ec:	8f 91       	pop	r24
    21ee:	7f 91       	pop	r23
    21f0:	6f 91       	pop	r22
    21f2:	5f 91       	pop	r21
    21f4:	4f 91       	pop	r20
    21f6:	3f 91       	pop	r19
    21f8:	2f 91       	pop	r18
    21fa:	0f 90       	pop	r0
    21fc:	0b be       	out	0x3b, r0	; 59
    21fe:	0f 90       	pop	r0
    2200:	0f be       	out	0x3f, r0	; 63
    2202:	0f 90       	pop	r0
    2204:	1f 90       	pop	r1
    2206:	18 95       	reti

00002208 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2208:	1f 92       	push	r1
    220a:	0f 92       	push	r0
    220c:	0f b6       	in	r0, 0x3f	; 63
    220e:	0f 92       	push	r0
    2210:	0b b6       	in	r0, 0x3b	; 59
    2212:	0f 92       	push	r0
    2214:	11 24       	eor	r1, r1
    2216:	2f 93       	push	r18
    2218:	3f 93       	push	r19
    221a:	4f 93       	push	r20
    221c:	5f 93       	push	r21
    221e:	6f 93       	push	r22
    2220:	7f 93       	push	r23
    2222:	8f 93       	push	r24
    2224:	9f 93       	push	r25
    2226:	af 93       	push	r26
    2228:	bf 93       	push	r27
    222a:	ef 93       	push	r30
    222c:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    222e:	ea e9       	ldi	r30, 0x9A	; 154
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	91 81       	ldd	r25, Z+1	; 0x01
    2236:	80 52       	subi	r24, 0x20	; 32
    2238:	9d 46       	sbci	r25, 0x6D	; 109
    223a:	91 83       	std	Z+1, r25	; 0x01
    223c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    223e:	85 e0       	ldi	r24, 0x05	; 5
    2240:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	return;
}
    2244:	ff 91       	pop	r31
    2246:	ef 91       	pop	r30
    2248:	bf 91       	pop	r27
    224a:	af 91       	pop	r26
    224c:	9f 91       	pop	r25
    224e:	8f 91       	pop	r24
    2250:	7f 91       	pop	r23
    2252:	6f 91       	pop	r22
    2254:	5f 91       	pop	r21
    2256:	4f 91       	pop	r20
    2258:	3f 91       	pop	r19
    225a:	2f 91       	pop	r18
    225c:	0f 90       	pop	r0
    225e:	0b be       	out	0x3b, r0	; 59
    2260:	0f 90       	pop	r0
    2262:	0f be       	out	0x3f, r0	; 63
    2264:	0f 90       	pop	r0
    2266:	1f 90       	pop	r1
    2268:	18 95       	reti

0000226a <__vector_30>:

ISR(TIMER3_COMPC_vect){
    226a:	1f 92       	push	r1
    226c:	0f 92       	push	r0
    226e:	0f b6       	in	r0, 0x3f	; 63
    2270:	0f 92       	push	r0
    2272:	0b b6       	in	r0, 0x3b	; 59
    2274:	0f 92       	push	r0
    2276:	11 24       	eor	r1, r1
    2278:	2f 93       	push	r18
    227a:	3f 93       	push	r19
    227c:	4f 93       	push	r20
    227e:	5f 93       	push	r21
    2280:	6f 93       	push	r22
    2282:	7f 93       	push	r23
    2284:	8f 93       	push	r24
    2286:	9f 93       	push	r25
    2288:	af 93       	push	r26
    228a:	bf 93       	push	r27
    228c:	ef 93       	push	r30
    228e:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    2290:	ec e9       	ldi	r30, 0x9C	; 156
    2292:	f0 e0       	ldi	r31, 0x00	; 0
    2294:	80 81       	ld	r24, Z
    2296:	91 81       	ldd	r25, Z+1	; 0x01
    2298:	88 56       	subi	r24, 0x68	; 104
    229a:	98 44       	sbci	r25, 0x48	; 72
    229c:	91 83       	std	Z+1, r25	; 0x01
    229e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    22a0:	86 e0       	ldi	r24, 0x06	; 6
    22a2:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <EventAddEvent>
	return;
}
    22a6:	ff 91       	pop	r31
    22a8:	ef 91       	pop	r30
    22aa:	bf 91       	pop	r27
    22ac:	af 91       	pop	r26
    22ae:	9f 91       	pop	r25
    22b0:	8f 91       	pop	r24
    22b2:	7f 91       	pop	r23
    22b4:	6f 91       	pop	r22
    22b6:	5f 91       	pop	r21
    22b8:	4f 91       	pop	r20
    22ba:	3f 91       	pop	r19
    22bc:	2f 91       	pop	r18
    22be:	0f 90       	pop	r0
    22c0:	0b be       	out	0x3b, r0	; 59
    22c2:	0f 90       	pop	r0
    22c4:	0f be       	out	0x3f, r0	; 63
    22c6:	0f 90       	pop	r0
    22c8:	1f 90       	pop	r1
    22ca:	18 95       	reti

000022cc <__vector_15>:

ISR(TIMER1_OVF_vect){}
    22cc:	1f 92       	push	r1
    22ce:	0f 92       	push	r0
    22d0:	0f b6       	in	r0, 0x3f	; 63
    22d2:	0f 92       	push	r0
    22d4:	11 24       	eor	r1, r1
    22d6:	0f 90       	pop	r0
    22d8:	0f be       	out	0x3f, r0	; 63
    22da:	0f 90       	pop	r0
    22dc:	1f 90       	pop	r1
    22de:	18 95       	reti

000022e0 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    22e0:	1f 92       	push	r1
    22e2:	0f 92       	push	r0
    22e4:	0f b6       	in	r0, 0x3f	; 63
    22e6:	0f 92       	push	r0
    22e8:	11 24       	eor	r1, r1
    22ea:	0f 90       	pop	r0
    22ec:	0f be       	out	0x3f, r0	; 63
    22ee:	0f 90       	pop	r0
    22f0:	1f 90       	pop	r1
    22f2:	18 95       	reti

000022f4 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    22f4:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    22f8:	60 93 6f 00 	sts	0x006F, r22
}
    22fc:	08 95       	ret

000022fe <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    22fe:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2302:	60 93 71 00 	sts	0x0071, r22
}
    2306:	08 95       	ret

00002308 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2308:	80 91 84 00 	lds	r24, 0x0084
    230c:	90 91 85 00 	lds	r25, 0x0085
    2310:	80 5a       	subi	r24, 0xA0	; 160
    2312:	96 4f       	sbci	r25, 0xF6	; 246
    2314:	90 93 89 00 	sts	0x0089, r25
    2318:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    231c:	ef e6       	ldi	r30, 0x6F	; 111
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	82 60       	ori	r24, 0x02	; 2
    2324:	80 83       	st	Z, r24
}
    2326:	08 95       	ret

00002328 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2328:	80 91 84 00 	lds	r24, 0x0084
    232c:	90 91 85 00 	lds	r25, 0x0085
    2330:	80 52       	subi	r24, 0x20	; 32
    2332:	91 4d       	sbci	r25, 0xD1	; 209
    2334:	90 93 8b 00 	sts	0x008B, r25
    2338:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    233c:	ef e6       	ldi	r30, 0x6F	; 111
    233e:	f0 e0       	ldi	r31, 0x00	; 0
    2340:	80 81       	ld	r24, Z
    2342:	84 60       	ori	r24, 0x04	; 4
    2344:	80 83       	st	Z, r24
}
    2346:	08 95       	ret

00002348 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2348:	80 91 84 00 	lds	r24, 0x0084
    234c:	90 91 85 00 	lds	r25, 0x0085
    2350:	80 54       	subi	r24, 0x40	; 64
    2352:	92 4a       	sbci	r25, 0xA2	; 162
    2354:	90 93 8d 00 	sts	0x008D, r25
    2358:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    235c:	ef e6       	ldi	r30, 0x6F	; 111
    235e:	f0 e0       	ldi	r31, 0x00	; 0
    2360:	80 81       	ld	r24, Z
    2362:	88 60       	ori	r24, 0x08	; 8
    2364:	80 83       	st	Z, r24
}
    2366:	08 95       	ret

00002368 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2368:	80 91 94 00 	lds	r24, 0x0094
    236c:	90 91 95 00 	lds	r25, 0x0095
    2370:	80 59       	subi	r24, 0x90	; 144
    2372:	96 4b       	sbci	r25, 0xB6	; 182
    2374:	90 93 99 00 	sts	0x0099, r25
    2378:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    237c:	e1 e7       	ldi	r30, 0x71	; 113
    237e:	f0 e0       	ldi	r31, 0x00	; 0
    2380:	80 81       	ld	r24, Z
    2382:	82 60       	ori	r24, 0x02	; 2
    2384:	80 83       	st	Z, r24
}
    2386:	08 95       	ret

00002388 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2388:	80 91 94 00 	lds	r24, 0x0094
    238c:	90 91 95 00 	lds	r25, 0x0095
    2390:	80 52       	subi	r24, 0x20	; 32
    2392:	9d 46       	sbci	r25, 0x6D	; 109
    2394:	90 93 9b 00 	sts	0x009B, r25
    2398:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    239c:	e1 e7       	ldi	r30, 0x71	; 113
    239e:	f0 e0       	ldi	r31, 0x00	; 0
    23a0:	80 81       	ld	r24, Z
    23a2:	84 60       	ori	r24, 0x04	; 4
    23a4:	80 83       	st	Z, r24
}
    23a6:	08 95       	ret

000023a8 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    23a8:	80 91 94 00 	lds	r24, 0x0094
    23ac:	90 91 95 00 	lds	r25, 0x0095
    23b0:	88 56       	subi	r24, 0x68	; 104
    23b2:	98 44       	sbci	r25, 0x48	; 72
    23b4:	90 93 9d 00 	sts	0x009D, r25
    23b8:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    23bc:	e1 e7       	ldi	r30, 0x71	; 113
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	88 60       	ori	r24, 0x08	; 8
    23c4:	80 83       	st	Z, r24
}
    23c6:	08 95       	ret

000023c8 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    23c8:	2b e0       	ldi	r18, 0x0B	; 11
    23ca:	88 e1       	ldi	r24, 0x18	; 24
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	0f b6       	in	r0, 0x3f	; 63
    23d0:	f8 94       	cli
    23d2:	a8 95       	wdr
    23d4:	80 93 60 00 	sts	0x0060, r24
    23d8:	0f be       	out	0x3f, r0	; 63
    23da:	20 93 60 00 	sts	0x0060, r18
}
    23de:	08 95       	ret

000023e0 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    23e0:	04 b6       	in	r0, 0x34	; 52
    23e2:	03 fe       	sbrs	r0, 3
    23e4:	06 c0       	rjmp	.+12     	; 0x23f2 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    23e6:	84 b7       	in	r24, 0x34	; 52
    23e8:	87 7f       	andi	r24, 0xF7	; 247
    23ea:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    23ec:	80 e1       	ldi	r24, 0x10	; 16
    23ee:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <AddError>
	}
}
    23f2:	08 95       	ret

000023f4 <__udivmodqi4>:
    23f4:	99 1b       	sub	r25, r25
    23f6:	79 e0       	ldi	r23, 0x09	; 9
    23f8:	04 c0       	rjmp	.+8      	; 0x2402 <__udivmodqi4_ep>

000023fa <__udivmodqi4_loop>:
    23fa:	99 1f       	adc	r25, r25
    23fc:	96 17       	cp	r25, r22
    23fe:	08 f0       	brcs	.+2      	; 0x2402 <__udivmodqi4_ep>
    2400:	96 1b       	sub	r25, r22

00002402 <__udivmodqi4_ep>:
    2402:	88 1f       	adc	r24, r24
    2404:	7a 95       	dec	r23
    2406:	c9 f7       	brne	.-14     	; 0x23fa <__udivmodqi4_loop>
    2408:	80 95       	com	r24
    240a:	08 95       	ret

0000240c <__divmodhi4>:
    240c:	97 fb       	bst	r25, 7
    240e:	09 2e       	mov	r0, r25
    2410:	07 26       	eor	r0, r23
    2412:	0a d0       	rcall	.+20     	; 0x2428 <__divmodhi4_neg1>
    2414:	77 fd       	sbrc	r23, 7
    2416:	04 d0       	rcall	.+8      	; 0x2420 <__divmodhi4_neg2>
    2418:	0c d0       	rcall	.+24     	; 0x2432 <__udivmodhi4>
    241a:	06 d0       	rcall	.+12     	; 0x2428 <__divmodhi4_neg1>
    241c:	00 20       	and	r0, r0
    241e:	1a f4       	brpl	.+6      	; 0x2426 <__divmodhi4_exit>

00002420 <__divmodhi4_neg2>:
    2420:	70 95       	com	r23
    2422:	61 95       	neg	r22
    2424:	7f 4f       	sbci	r23, 0xFF	; 255

00002426 <__divmodhi4_exit>:
    2426:	08 95       	ret

00002428 <__divmodhi4_neg1>:
    2428:	f6 f7       	brtc	.-4      	; 0x2426 <__divmodhi4_exit>
    242a:	90 95       	com	r25
    242c:	81 95       	neg	r24
    242e:	9f 4f       	sbci	r25, 0xFF	; 255
    2430:	08 95       	ret

00002432 <__udivmodhi4>:
    2432:	aa 1b       	sub	r26, r26
    2434:	bb 1b       	sub	r27, r27
    2436:	51 e1       	ldi	r21, 0x11	; 17
    2438:	07 c0       	rjmp	.+14     	; 0x2448 <__udivmodhi4_ep>

0000243a <__udivmodhi4_loop>:
    243a:	aa 1f       	adc	r26, r26
    243c:	bb 1f       	adc	r27, r27
    243e:	a6 17       	cp	r26, r22
    2440:	b7 07       	cpc	r27, r23
    2442:	10 f0       	brcs	.+4      	; 0x2448 <__udivmodhi4_ep>
    2444:	a6 1b       	sub	r26, r22
    2446:	b7 0b       	sbc	r27, r23

00002448 <__udivmodhi4_ep>:
    2448:	88 1f       	adc	r24, r24
    244a:	99 1f       	adc	r25, r25
    244c:	5a 95       	dec	r21
    244e:	a9 f7       	brne	.-22     	; 0x243a <__udivmodhi4_loop>
    2450:	80 95       	com	r24
    2452:	90 95       	com	r25
    2454:	bc 01       	movw	r22, r24
    2456:	cd 01       	movw	r24, r26
    2458:	08 95       	ret

0000245a <_exit>:
    245a:	f8 94       	cli

0000245c <__stop_program>:
    245c:	ff cf       	rjmp	.-2      	; 0x245c <__stop_program>
