// Seed: 3293504621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    output tri1 id_0,
    input wire _id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8
    , id_19,
    output uwire id_9,
    output tri id_10,
    input supply1 id_11,
    input supply1 id_12
    , id_20,
    output wand id_13,
    output uwire id_14,
    input uwire id_15,
    output uwire id_16,
    input supply0 id_17
);
  wire id_21 = id_15;
  static logic [id_1 : -1] id_22;
  module_0 modCall_1 (
      id_22,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_22,
      id_20,
      id_22,
      id_21,
      id_20,
      id_22,
      id_20,
      id_21,
      id_21,
      id_21,
      id_22,
      id_20,
      id_21,
      id_22,
      id_19,
      id_19,
      id_22,
      id_19
  );
endmodule
