ISim log file
Running: /home/vibhu/Downloads/TEMP/miniRISC_wrapper_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/vibhu/Downloads/TEMP/miniRISC_wrapper_test_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim2.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/vibhu/Downloads/TEMP/Verilog/ALU.v" Line 47.  For instance ALU/diff1/, width 6 of formal port out_diff is not equal to width 32 of actual signal out_diff.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 100000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module miniRISC_wrapper_test.uut.risc.DP.instructionMemory.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module miniRISC_wrapper_test.uut.risc.DP.dataMemory.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1s
Input : 0000000000, Output =      1, select = 1
Input : 0000000001, Output =      2, select = 1
Input : 0000000010, Output =      3, select = 1
Input : 0000000011, Output =      4, select = 1
Input : 0000000100, Output =      5, select = 1
Input : 0000000101, Output =      6, select = 1
Input : 0000000110, Output =      7, select = 1
Input : 0000000111, Output =      8, select = 1
Input : 0000001000, Output =      9, select = 1
Input : 0000001001, Output =     10, select = 1
Stopped at time : 6680290 ns : File "/home/vibhu/Downloads/TEMP/Verilog/ALU.v" Line 101
# exit 0
# exit 0
# exit 0
