vendor_name = ModelSim
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_PM_HMMIOP_v.qip
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_PM_HMMIOP_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_DM_HMMIOP_v.qip
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_DM_HMMIOP_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_v_tb.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_DP_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjbRISC_HMMIOP_CU_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_RISC/cjb_IW2ASCII_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_sr_unit_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_logic_unit_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_const_unit_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_arith_unit_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_alu_struc_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_ALU/cjb_8bit_addsub_struc_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_reg_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux4to1_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_mux2to1_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_cntup_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_nbit_4loc_stack_v.v
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/verilog_primitives/cjb_fa_struc_v.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/db/altsyncram_opa1.tdf
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/neuralNetMult.mif
source_file = 1, D:/Documents/RIT/Semester_4/cjb1402_EEEE-220/cjbRISC/cjbRISC_Quartus/db/altsyncram_q7g1.tdf
design_name = cjbRISC_HMMIOP_v
instance = comp, \LEDs[0]~output , LEDs[0]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[1]~output , LEDs[1]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[2]~output , LEDs[2]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[3]~output , LEDs[3]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[4]~output , LEDs[4]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[5]~output , LEDs[5]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[6]~output , LEDs[6]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \LEDs[7]~output , LEDs[7]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[0]~output , ICis[0]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[1]~output , ICis[1]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[2]~output , ICis[2]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[3]~output , ICis[3]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[4]~output , ICis[4]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[5]~output , ICis[5]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[6]~output , ICis[6]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[7]~output , ICis[7]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[8]~output , ICis[8]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[9]~output , ICis[9]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[10]~output , ICis[10]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[11]~output , ICis[11]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[12]~output , ICis[12]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[13]~output , ICis[13]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[14]~output , ICis[14]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[15]~output , ICis[15]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[16]~output , ICis[16]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[17]~output , ICis[17]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[18]~output , ICis[18]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[19]~output , ICis[19]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[20]~output , ICis[20]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[21]~output , ICis[21]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[22]~output , ICis[22]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[23]~output , ICis[23]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[24]~output , ICis[24]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[25]~output , ICis[25]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[26]~output , ICis[26]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[27]~output , ICis[27]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[28]~output , ICis[28]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[29]~output , ICis[29]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[30]~output , ICis[30]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[31]~output , ICis[31]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[32]~output , ICis[32]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[33]~output , ICis[33]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[34]~output , ICis[34]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[35]~output , ICis[35]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[36]~output , ICis[36]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[37]~output , ICis[37]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[38]~output , ICis[38]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[39]~output , ICis[39]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[40]~output , ICis[40]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[41]~output , ICis[41]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[42]~output , ICis[42]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[43]~output , ICis[43]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[44]~output , ICis[44]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[45]~output , ICis[45]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[46]~output , ICis[46]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[47]~output , ICis[47]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[48]~output , ICis[48]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[49]~output , ICis[49]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[50]~output , ICis[50]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[51]~output , ICis[51]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[52]~output , ICis[52]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[53]~output , ICis[53]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[54]~output , ICis[54]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[55]~output , ICis[55]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[56]~output , ICis[56]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[57]~output , ICis[57]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[58]~output , ICis[58]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[59]~output , ICis[59]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[60]~output , ICis[60]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[61]~output , ICis[61]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[62]~output , ICis[62]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[63]~output , ICis[63]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[64]~output , ICis[64]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[65]~output , ICis[65]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[66]~output , ICis[66]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[67]~output , ICis[67]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[68]~output , ICis[68]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[69]~output , ICis[69]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[70]~output , ICis[70]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[71]~output , ICis[71]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[72]~output , ICis[72]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[73]~output , ICis[73]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[74]~output , ICis[74]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[75]~output , ICis[75]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[76]~output , ICis[76]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[77]~output , ICis[77]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[78]~output , ICis[78]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[79]~output , ICis[79]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[80]~output , ICis[80]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[81]~output , ICis[81]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[82]~output , ICis[82]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[83]~output , ICis[83]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[84]~output , ICis[84]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[85]~output , ICis[85]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[86]~output , ICis[86]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[87]~output , ICis[87]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[88]~output , ICis[88]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[89]~output , ICis[89]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[90]~output , ICis[90]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[91]~output , ICis[91]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[92]~output , ICis[92]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[93]~output , ICis[93]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[94]~output , ICis[94]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \ICis[95]~output , ICis[95]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \crtMCis[0]~output , crtMCis[0]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \crtMCis[1]~output , crtMCis[1]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \crtMCis[2]~output , crtMCis[2]~output, cjbRISC_HMMIOP_v, 1
instance = comp, \Clock~input , Clock~input, cjbRISC_HMMIOP_v, 1
instance = comp, \Clock~inputclkctrl , Clock~inputclkctrl, cjbRISC_HMMIOP_v, 1
instance = comp, \Reset~input , Reset~input, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis~1 , CU|crtMCis~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|MC~10 , CU|MC~10, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|MC.MC0 , CU|MC.MC0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_IR~0 , CU|LD_IR~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_IR , CU|LD_IR, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|MC~9 , CU|MC~9, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|MC.MC2 , CU|MC.MC2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector5~0 , CU|Selector5~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|CNT_PC , CU|CNT_PC, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[0]~10 , DP|PC|q[0]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[1]~12 , DP|PC|q[1]~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[2]~14 , DP|PC|q[2]~14, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[3]~16 , DP|PC|q[3]~16, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[4]~18 , DP|PC|q[4]~18, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[5]~20 , DP|PC|q[5]~20, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[6]~22 , DP|PC|q[6]~22, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|push~0 , CU|push~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~0 , CU|Decoder1~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|push~1 , CU|push~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|push , CU|push, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~6 , DP|hwstack|tos3~6, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|pop~2 , CU|pop~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ipstksel , CU|ipstksel, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[7]~1 , DP|hwstack|tos[7]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[6] , DP|hwstack|tos3[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~6 , DP|hwstack|tos2~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[6] , DP|hwstack|tos2[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~6 , DP|hwstack|tos1~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[6] , DP|hwstack|tos1[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~7 , DP|hwstack|tos~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[6] , DP|hwstack|tos[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout~6 , DP|hwstack|dout~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[6] , DP|hwstack|dout[6], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis~2 , CU|crtMCis~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~9 , DP|MABR|q~9, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[4]~0 , DP|MABR|q[4]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[8] , DP|MABR|q[8], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[7]~24 , DP|PC|q[7]~24, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~8 , DP|MABR|q~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[7] , DP|MABR|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~7 , DP|hwstack|tos3~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[7] , DP|hwstack|tos3[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~7 , DP|hwstack|tos2~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[7] , DP|hwstack|tos2[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~7 , DP|hwstack|tos1~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[7] , DP|hwstack|tos1[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~8 , DP|hwstack|tos~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[7] , DP|hwstack|tos[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout~7 , DP|hwstack|dout~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[7] , DP|hwstack|dout[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ipstkmux|f[7]~0 , DP|ipstkmux|f[7]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS~6 , CU|ALU_FS~6, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS[2] , CU|ALU_FS[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~8 , DP|OPDR|q~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~8 , DP|IR|q~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[7]~1 , DP|IR|q[7]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[3] , DP|IR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~7 , DP|IR|q~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[2] , DP|IR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector13~1 , CU|Selector13~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~5 , CU|Decoder1~5, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector7~0 , CU|Selector7~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector9~0 , CU|Selector9~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_R3 , CU|LD_R3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[7]~0 , DP|R3|q[7]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[7] , DP|R3|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|WideOr2~0 , CU|WideOr2~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[8]~26 , DP|PC|q[8]~26, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[9]~28 , DP|PC|q[9]~28, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~9 , DP|MAXR|q~9, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[9] , DP|MAXR|q[9], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~10 , DP|MABR|q~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[9] , DP|MABR|q[9], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~7 , DP|MABR|q~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[6] , DP|MABR|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~6 , DP|MABR|q~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[5] , DP|MABR|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~5 , DP|OPDR|q~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[4]~feeder , DP|R3|q[4]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[4] , DP|R3|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector8~0 , CU|Selector8~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_R2 , CU|LD_R2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[7]~0 , DP|R2|q[7]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[4] , DP|R2|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector7~1 , CU|Selector7~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_R1 , CU|LD_R1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[6]~0 , DP|R1|q[6]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[4] , DP|R1|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector6~2 , CU|Selector6~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_R0 , CU|LD_R0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[7]~0 , DP|R0|q[7]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[4] , DP|R0|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[4]~8 , DP|IntBus1MUX|stage2|f[4]~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[4]~9 , DP|IntBus1MUX|stage2|f[4]~9, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector1~0 , CU|Selector1~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS~7 , CU|ALU_FS~7, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS[1] , CU|ALU_FS[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[0]~2 , DP|ALU|sr_unit|sr_mux|stage2|f[0]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~7 , DP|OPDR|q~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[6] , DP|R2|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector4~0 , CU|Selector4~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector4~1 , CU|Selector4~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector10~3 , CU|Selector10~3, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~6 , CU|Decoder1~6, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector10~0 , CU|Selector10~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector10~1 , CU|Selector10~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector10~2 , CU|Selector10~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector10~4 , CU|Selector10~4, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB0_SEL[1] , CU|IB0_SEL[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[6] , DP|R3|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[6] , DP|R1|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[6] , DP|R0|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector11~1 , CU|Selector11~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector11~0 , CU|Selector11~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector11~2 , CU|Selector11~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB0_SEL[0] , CU|IB0_SEL[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[6]~12 , DP|IntBus0MUX|stage2|f[6]~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[6]~13 , DP|IntBus0MUX|stage2|f[6]~13, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[7] , DP|R1|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[7] , DP|R2|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[7] , DP|R0|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[7]~14 , DP|IntBus0MUX|stage2|f[7]~14, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[7]~15 , DP|IntBus0MUX|stage2|f[7]~15, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[4]~14 , DP|ALU|sr_unit|sr_mux|stage2|f[4]~14, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~6 , DP|OPDR|q~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[5]~feeder , DP|R3|q[5]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[5] , DP|R3|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[5] , DP|R1|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[5] , DP|R0|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[5] , DP|R2|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[5]~10 , DP|IntBus0MUX|stage2|f[5]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[5]~11 , DP|IntBus0MUX|stage2|f[5]~11, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[4]~8 , DP|IntBus0MUX|stage2|f[4]~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[4]~9 , DP|IntBus0MUX|stage2|f[4]~9, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[4]~13 , DP|ALU|sr_unit|sr_mux|stage2|f[4]~13, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[4]~15 , DP|ALU|sr_unit|sr_mux|stage2|f[4]~15, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS~9 , CU|ALU_FS~9, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS[3] , CU|ALU_FS[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[4]~4 , DP|ALU|logic_unit|logic_mux|stage2|f[4]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|y1sc[4] , DP|ALU|arith_unit|addersub|y1sc[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[3] , DP|R1|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[3] , DP|R0|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[3]~4 , DP|IntBus0MUX|stage2|f[3]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[3] , DP|R3|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[3]~5 , DP|IntBus0MUX|stage2|f[3]~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[3]~3 , DP|ALU|logic_unit|logic_mux|stage2|f[3]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|y1sc[2] , DP|ALU|arith_unit|addersub|y1sc[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~3 , DP|OPDR|q~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[2]~feeder , DP|R3|q[2]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[2] , DP|R3|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[2] , DP|R0|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[2] , DP|R1|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[2]~6 , DP|IntBus0MUX|stage2|f[2]~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[2] , DP|R2|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[2]~7 , DP|IntBus0MUX|stage2|f[2]~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~2 , DP|OPDR|q~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[1] , DP|R2|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[1] , DP|R0|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[1]~2 , DP|IntBus1MUX|stage2|f[1]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[1] , DP|R1|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[1] , DP|R3|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[1]~3 , DP|IntBus1MUX|stage2|f[1]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|y1sc[1] , DP|ALU|arith_unit|addersub|y1sc[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[1]~2 , DP|IntBus0MUX|stage2|f[1]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[1]~3 , DP|IntBus0MUX|stage2|f[1]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R3|q[0] , DP|R3|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[0] , DP|R2|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R0|q[0] , DP|R0|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R1|q[0] , DP|R1|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[0]~0 , DP|IntBus0MUX|stage2|f[0]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus0MUX|stage2|f[0]~1 , DP|IntBus0MUX|stage2|f[0]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[0]~0 , DP|IntBus1MUX|stage2|f[0]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[0]~1 , DP|IntBus1MUX|stage2|f[0]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|yselect_mux|f[0]~0 , DP|ALU|arith_unit|yselect_mux|f[0]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage0|WideOr0~0 , DP|ALU|arith_unit|addersub|stage0|WideOr0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~1 , DP|ALU|arith_unit|addersub|stage1|WideXor0~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~2 , DP|ALU|arith_unit|addersub|stage1|WideXor0~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~4 , DP|ALU|arith_unit|addersub|stage1|WideXor0~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~6 , DP|ALU|arith_unit|addersub|stage1|WideXor0~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[3]~11 , DP|ALU|sr_unit|sr_mux|stage2|f[3]~11, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[3]~10 , DP|ALU|sr_unit|sr_mux|stage2|f[3]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[3]~12 , DP|ALU|sr_unit|sr_mux|stage2|f[3]~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[3]~17 , DP|IntBus2MUX|stage2|f[3]~17, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[3]~18 , DP|IntBus2MUX|stage2|f[3]~18, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[1]~1 , DP|IntBus2MUX|stage2|f[1]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~3 , DP|hwstack|tos3~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[3] , DP|hwstack|tos3[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~3 , DP|hwstack|tos2~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[3] , DP|hwstack|tos2[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~3 , DP|hwstack|tos1~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[3] , DP|hwstack|tos1[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~4 , DP|hwstack|tos~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[3] , DP|hwstack|tos[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[3] , DP|hwstack|dout[3], cjbRISC_HMMIOP_v, 1
instance = comp, \SW[3]~input , SW[3]~input, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q~4 , DP|IPDR|q~4, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_IPDR~0 , CU|LD_IPDR~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_IPDR , CU|LD_IPDR, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q[3]~1 , DP|IPDR|q[3]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q[3] , DP|IPDR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|DM|altsyncram_component|auto_generated|ram_block1a0 , DP|DM|altsyncram_component|auto_generated|ram_block1a0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[3]~15 , DP|IntBus2MUX|stage2|f[3]~15, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[3]~16 , DP|IntBus2MUX|stage2|f[3]~16, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[3]~3 , DP|hwstack|dout[3]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~4 , DP|OPDR|q~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|R2|q[3] , DP|R2|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[3]~6 , DP|IntBus1MUX|stage2|f[3]~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[3]~7 , DP|IntBus1MUX|stage2|f[3]~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|y1sc[3] , DP|ALU|arith_unit|addersub|y1sc[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~8 , DP|ALU|arith_unit|addersub|stage1|WideXor0~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[4]~21 , DP|IntBus2MUX|stage2|f[4]~21, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[4]~22 , DP|IntBus2MUX|stage2|f[4]~22, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~4 , DP|hwstack|tos3~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[4] , DP|hwstack|tos3[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~4 , DP|hwstack|tos2~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[4] , DP|hwstack|tos2[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~4 , DP|hwstack|tos1~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[4] , DP|hwstack|tos1[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~5 , DP|hwstack|tos~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[4] , DP|hwstack|tos[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[4] , DP|hwstack|dout[4], cjbRISC_HMMIOP_v, 1
instance = comp, \PB1~input , PB1~input, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q~5 , DP|IPDR|q~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q[4] , DP|IPDR|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[4]~19 , DP|IntBus2MUX|stage2|f[4]~19, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[4]~20 , DP|IntBus2MUX|stage2|f[4]~20, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[4]~4 , DP|hwstack|dout[4]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~4 , DP|MAXR|q~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[4] , DP|MAXR|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~3 , DP|MAXR|q~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[3] , DP|MAXR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~3 , DP|MABR|q~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[2] , DP|MABR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~2 , DP|MABR|q~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[1] , DP|MABR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~1 , DP|MABR|q~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[0] , DP|MABR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[0]~10 , DP|MAR|q[0]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[1]~13 , DP|MAR|q[1]~13, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[2]~15 , DP|MAR|q[2]~15, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[3]~17 , DP|MAR|q[3]~17, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[4]~19 , DP|MAR|q[4]~19, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[5]~21 , DP|MAR|q[5]~21, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[6]~23 , DP|MAR|q[6]~23, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[7]~25 , DP|MAR|q[7]~25, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[8]~27 , DP|MAR|q[8]~27, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[9]~29 , DP|MAR|q[9]~29, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[7]~12 , DP|MAR|q[7]~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[9] , DP|MAR|q[9], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|RST_PC~feeder , CU|RST_PC~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|RST_PC , CU|RST_PC, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[6]~12 , DP|IntBus1MUX|stage2|f[6]~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[6]~13 , DP|IntBus1MUX|stage2|f[6]~13, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|y1sc[6] , DP|ALU|arith_unit|addersub|y1sc[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[5]~10 , DP|IntBus1MUX|stage2|f[5]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[5]~11 , DP|IntBus1MUX|stage2|f[5]~11, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|y1sc[5] , DP|ALU|arith_unit|addersub|y1sc[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~10 , DP|ALU|arith_unit|addersub|stage1|WideXor0~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~12 , DP|ALU|arith_unit|addersub|stage1|WideXor0~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage1|WideXor0~14 , DP|ALU|arith_unit|addersub|stage1|WideXor0~14, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|yselect_mux|f[7]~1 , DP|ALU|arith_unit|yselect_mux|f[7]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage7|WideOr0~0 , DP|ALU|arith_unit|addersub|stage7|WideOr0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[1]~10 , DP|ALU|cnvz_mux|stage2|f[1]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr22~0 , ICdecode|WideOr22~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_SR~2 , CU|LD_SR~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_SR , CU|LD_SR, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|SR|q~0 , DP|SR|q~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|SR|q[1] , DP|SR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|const_unit|WideNor0 , DP|ALU|const_unit|WideNor0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage7|WideXor0 , DP|ALU|arith_unit|addersub|stage7|WideXor0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|arith_unit|addersub|stage0|WideXor0~0 , DP|ALU|arith_unit|addersub|stage0|WideXor0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[0]~0 , DP|ALU|logic_unit|logic_mux|stage2|f[0]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[2]~2 , DP|ALU|logic_unit|logic_mux|stage2|f[2]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|WideNor0~0 , DP|ALU|logic_unit|WideNor0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[6]~6 , DP|ALU|logic_unit|logic_mux|stage2|f[6]~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7 , DP|ALU|logic_unit|logic_mux|stage2|f[7]~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[5]~5 , DP|ALU|logic_unit|logic_mux|stage2|f[5]~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~3 , DP|ALU|cnvz_mux|stage2|f[0]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~4 , DP|ALU|cnvz_mux|stage2|f[0]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~5 , DP|ALU|cnvz_mux|stage2|f[0]~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~6 , DP|ALU|cnvz_mux|stage2|f[0]~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~7 , DP|ALU|cnvz_mux|stage2|f[0]~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~8 , DP|ALU|cnvz_mux|stage2|f[0]~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[3]~0 , DP|ALU|cnvz_mux|stage2|f[3]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[3]~1 , DP|ALU|cnvz_mux|stage2|f[3]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[3]~2 , DP|ALU|cnvz_mux|stage2|f[3]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|SR|q[3] , DP|SR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[5]~16 , DP|ALU|sr_unit|sr_mux|stage2|f[5]~16, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17 , DP|ALU|sr_unit|sr_mux|stage2|f[5]~17, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[5]~18 , DP|ALU|sr_unit|sr_mux|stage2|f[5]~18, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[5]~19 , DP|ALU|sr_unit|sr_mux|stage2|f[5]~19, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[5]~20 , DP|ALU|sr_unit|sr_mux|stage2|f[5]~20, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[0]~1 , DP|ALU|sr_unit|sr_mux|stage2|f[0]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[0]~0 , DP|ALU|sr_unit|sr_mux|stage2|f[0]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[0]~3 , DP|ALU|sr_unit|sr_mux|stage2|f[0]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[1]~5 , DP|ALU|sr_unit|sr_mux|stage2|f[1]~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[1]~4 , DP|ALU|sr_unit|sr_mux|stage2|f[1]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[1]~6 , DP|ALU|sr_unit|sr_mux|stage2|f[1]~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|WideNor0~0 , DP|ALU|sr_unit|WideNor0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[6]~21 , DP|ALU|sr_unit|sr_mux|stage2|f[6]~21, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[6]~22 , DP|ALU|sr_unit|sr_mux|stage2|f[6]~22, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[6]~23 , DP|ALU|sr_unit|sr_mux|stage2|f[6]~23, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[6]~24 , DP|ALU|sr_unit|sr_mux|stage2|f[6]~24, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[6]~25 , DP|ALU|sr_unit|sr_mux|stage2|f[6]~25, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|WideNor0~1 , DP|ALU|sr_unit|WideNor0~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|WideNor0 , DP|ALU|sr_unit|WideNor0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|cnvz_mux|stage2|f[0]~9 , DP|ALU|cnvz_mux|stage2|f[0]~9, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|SR|q[0] , DP|SR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Mux4~0 , CU|Mux4~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Equal0~0 , ICdecode|Equal0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Equal0~1 , ICdecode|Equal0~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|SR|q[2]~1 , DP|SR|q[2]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|SR|q[2] , DP|SR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Mux4~1 , CU|Mux4~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Mux4~2 , CU|Mux4~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_PC~1 , CU|LD_PC~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_PC , CU|LD_PC, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[9] , DP|PC|q[9], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PM|altsyncram_component|auto_generated|ram_block1a0 , DP|PM|altsyncram_component|auto_generated|ram_block1a0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~0 , DP|IR|q~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[0] , DP|IR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB1_SEL~5 , CU|IB1_SEL~5, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB1_SEL[0] , CU|IB1_SEL[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[7]~14 , DP|IntBus1MUX|stage2|f[7]~14, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[7]~15 , DP|IntBus1MUX|stage2|f[7]~15, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[7]~26 , DP|ALU|sr_unit|sr_mux|stage2|f[7]~26, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|rrc[7]~1 , DP|ALU|sr_unit|rrc[7]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|rrc[7]~0 , DP|ALU|sr_unit|rrc[7]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|rrc[7]~2 , DP|ALU|sr_unit|rrc[7]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[7]~27 , DP|ALU|sr_unit|sr_mux|stage2|f[7]~27, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|result_mux|stage2|f[7]~1 , DP|ALU|result_mux|stage2|f[7]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|result_mux|stage2|f[7]~0 , DP|ALU|result_mux|stage2|f[7]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|result_mux|stage2|f[7]~2 , DP|ALU|result_mux|stage2|f[7]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[7]~31 , DP|IntBus2MUX|stage2|f[7]~31, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[7]~32 , DP|IntBus2MUX|stage2|f[7]~32, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~7 , DP|MAXR|q~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[7] , DP|MAXR|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[7] , DP|MAR|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[7] , DP|PC|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[8] , DP|PC|q[8], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~8 , DP|MAXR|q~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[8] , DP|MAXR|q[8], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[8] , DP|MAR|q[8], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LessThan0~1 , CU|LessThan0~1, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LessThan0~0 , CU|LessThan0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|RW~0 , CU|RW~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|RW , CU|RW, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[6]~27 , DP|IntBus2MUX|stage2|f[6]~27, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[6]~28 , DP|IntBus2MUX|stage2|f[6]~28, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[6]~29 , DP|IntBus2MUX|stage2|f[6]~29, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[6]~30 , DP|IntBus2MUX|stage2|f[6]~30, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~6 , DP|MAXR|q~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[6] , DP|MAXR|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[6] , DP|MAR|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[6] , DP|PC|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~3 , DP|IR|q~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[5] , DP|IR|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~2 , CU|Decoder1~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector12~0 , CU|Selector12~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB2_SEL[1] , CU|IB2_SEL[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[6]~0 , DP|IntBus2MUX|stage2|f[6]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~5 , DP|hwstack|tos3~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[5] , DP|hwstack|tos3[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~5 , DP|hwstack|tos2~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[5] , DP|hwstack|tos2[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~5 , DP|hwstack|tos1~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[5] , DP|hwstack|tos1[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~6 , DP|hwstack|tos~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[5] , DP|hwstack|tos[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout~5 , DP|hwstack|dout~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[5] , DP|hwstack|dout[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[5]~23 , DP|IntBus2MUX|stage2|f[5]~23, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[5]~24 , DP|IntBus2MUX|stage2|f[5]~24, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[5]~25 , DP|IntBus2MUX|stage2|f[5]~25, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[5]~26 , DP|IntBus2MUX|stage2|f[5]~26, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~5 , DP|MAXR|q~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[5] , DP|MAXR|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[5] , DP|MAR|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[5] , DP|PC|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~5 , DP|MABR|q~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[4] , DP|MABR|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[4] , DP|MAR|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[4] , DP|PC|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q~4 , DP|MABR|q~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MABR|q[3] , DP|MABR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[3] , DP|MAR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[3] , DP|PC|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~2 , DP|IR|q~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[1] , DP|IR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB1_SEL~4 , CU|IB1_SEL~4, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB1_SEL[1] , CU|IB1_SEL[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[2]~4 , DP|IntBus1MUX|stage2|f[2]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus1MUX|stage2|f[2]~5 , DP|IntBus1MUX|stage2|f[2]~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[2]~8 , DP|ALU|sr_unit|sr_mux|stage2|f[2]~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[2]~7 , DP|ALU|sr_unit|sr_mux|stage2|f[2]~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|sr_unit|sr_mux|stage2|f[2]~9 , DP|ALU|sr_unit|sr_mux|stage2|f[2]~9, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[2]~13 , DP|IntBus2MUX|stage2|f[2]~13, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[2]~14 , DP|IntBus2MUX|stage2|f[2]~14, cjbRISC_HMMIOP_v, 1
instance = comp, \SW[2]~input , SW[2]~input, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q~3 , DP|IPDR|q~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q[2] , DP|IPDR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[2]~11 , DP|IntBus2MUX|stage2|f[2]~11, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~2 , DP|hwstack|tos3~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[2] , DP|hwstack|tos3[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~2 , DP|hwstack|tos2~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[2] , DP|hwstack|tos2[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~2 , DP|hwstack|tos1~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[2] , DP|hwstack|tos1[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~3 , DP|hwstack|tos~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[2] , DP|hwstack|tos[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[2] , DP|hwstack|dout[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[2]~12 , DP|IntBus2MUX|stage2|f[2]~12, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[2]~2 , DP|hwstack|dout[2]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~2 , DP|MAXR|q~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[2] , DP|MAXR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[2] , DP|MAR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[2] , DP|PC|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~4 , DP|IR|q~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[6] , DP|IR|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector2~0 , CU|Selector2~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS~8 , CU|ALU_FS~8, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|ALU_FS[0] , CU|ALU_FS[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|ALU|logic_unit|logic_mux|stage2|f[1]~1 , DP|ALU|logic_unit|logic_mux|stage2|f[1]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[1]~9 , DP|IntBus2MUX|stage2|f[1]~9, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[1]~10 , DP|IntBus2MUX|stage2|f[1]~10, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~1 , DP|hwstack|tos3~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[1] , DP|hwstack|tos3[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~1 , DP|hwstack|tos2~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[1] , DP|hwstack|tos2[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~1 , DP|hwstack|tos1~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[1] , DP|hwstack|tos1[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~2 , DP|hwstack|tos~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[1] , DP|hwstack|tos[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[1] , DP|hwstack|dout[1], cjbRISC_HMMIOP_v, 1
instance = comp, \SW[1]~input , SW[1]~input, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q~2 , DP|IPDR|q~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q[1] , DP|IPDR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[1]~7 , DP|IntBus2MUX|stage2|f[1]~7, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[1]~8 , DP|IntBus2MUX|stage2|f[1]~8, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[1]~1 , DP|hwstack|dout[1]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~1 , DP|MAXR|q~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[1] , DP|MAXR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[1] , DP|MAR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[1] , DP|PC|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~5 , DP|IR|q~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[7] , DP|IR|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~1 , CU|Decoder1~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q~0 , DP|MAXR|q~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAXR|q[0] , DP|MAXR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|MAR|q[0] , DP|MAR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|PC|q[0] , DP|PC|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q~6 , DP|IR|q~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IR|q[4] , DP|IR|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|WideOr0~0 , CU|WideOr0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_MABR~2 , CU|LD_MABR~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_MABR , CU|LD_MABR, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_MAR~0 , CU|LD_MAR~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_MAR , CU|LD_MAR, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector13~0 , CU|Selector13~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Selector13~2 , CU|Selector13~2, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|IB2_SEL[0] , CU|IB2_SEL[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[1]~6 , DP|IntBus2MUX|stage2|f[1]~6, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[0]~4 , DP|IntBus2MUX|stage2|f[0]~4, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[0]~5 , DP|IntBus2MUX|stage2|f[0]~5, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3~0 , DP|hwstack|tos3~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos3[0] , DP|hwstack|tos3[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2~0 , DP|hwstack|tos2~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos2[0] , DP|hwstack|tos2[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1~0 , DP|hwstack|tos1~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos1[0] , DP|hwstack|tos1[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos~0 , DP|hwstack|tos~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|tos[0] , DP|hwstack|tos[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[0] , DP|hwstack|dout[0], cjbRISC_HMMIOP_v, 1
instance = comp, \SW[0]~input , SW[0]~input, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q~0 , DP|IPDR|q~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IPDR|q[0] , DP|IPDR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[0]~2 , DP|IntBus2MUX|stage2|f[0]~2, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|IntBus2MUX|stage2|f[0]~3 , DP|IntBus2MUX|stage2|f[0]~3, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|hwstack|dout[0]~0 , DP|hwstack|dout[0]~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q~0 , DP|OPDR|q~0, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[0]~feeder , DP|OPDR|q[0]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_OPDR~0 , CU|LD_OPDR~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|LD_OPDR , CU|LD_OPDR, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[4]~1 , DP|OPDR|q[4]~1, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[0] , DP|OPDR|q[0], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[1] , DP|OPDR|q[1], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[2] , DP|OPDR|q[2], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[3] , DP|OPDR|q[3], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[4] , DP|OPDR|q[4], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[5]~feeder , DP|OPDR|q[5]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[5] , DP|OPDR|q[5], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[6] , DP|OPDR|q[6], cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[7]~feeder , DP|OPDR|q[7]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \DP|OPDR|q[7] , DP|OPDR|q[7], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~6 , ICdecode|ICis~6, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[0] , ICdecode|ICis[0], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[1] , ICdecode|ICis[1], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[3] , ICdecode|ICis[3], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[4] , ICdecode|ICis[4], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Mux3~2 , ICdecode|Mux3~2, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Mux3~3 , ICdecode|Mux3~3, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[8] , ICdecode|ICis[8], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~7 , ICdecode|ICis~7, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[9] , ICdecode|ICis[9], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[10]~feeder , ICdecode|ICis[10]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[10] , ICdecode|ICis[10], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr24~0 , ICdecode|WideOr24~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[12]~feeder , ICdecode|ICis[12]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[12] , ICdecode|ICis[12], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~8 , ICdecode|ICis~8, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~9 , ICdecode|ICis~9, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[13]~37 , ICdecode|ICis[13]~37, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[13] , ICdecode|ICis[13], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[14] , ICdecode|ICis[14], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr23~0 , ICdecode|WideOr23~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[16] , ICdecode|ICis[16], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~10 , ICdecode|ICis~10, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[17] , ICdecode|ICis[17], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~11 , ICdecode|ICis~11, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[18]~feeder , ICdecode|ICis[18]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[18] , ICdecode|ICis[18], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[19] , ICdecode|ICis[19], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr20~0 , ICdecode|WideOr20~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[20]~feeder , ICdecode|ICis[20]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[20] , ICdecode|ICis[20], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr19~0 , ICdecode|WideOr19~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~12 , ICdecode|ICis~12, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[21]~38 , ICdecode|ICis[21]~38, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[21] , ICdecode|ICis[21], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[22] , ICdecode|ICis[22], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[24]~35 , ICdecode|ICis[24]~35, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|sbit~0 , ICdecode|sbit~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~13 , ICdecode|ICis~13, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[24] , ICdecode|ICis[24], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~36 , ICdecode|ICis~36, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[25]~feeder , ICdecode|ICis[25]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[25] , ICdecode|ICis[25], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~14 , ICdecode|ICis~14, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~15 , ICdecode|ICis~15, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[26] , ICdecode|ICis[26], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~16 , ICdecode|ICis~16, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~17 , ICdecode|ICis~17, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[27] , ICdecode|ICis[27], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~18 , ICdecode|ICis~18, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~19 , ICdecode|ICis~19, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[28] , ICdecode|ICis[28], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~20 , ICdecode|ICis~20, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[29] , ICdecode|ICis[29], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~21 , ICdecode|ICis~21, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~22 , ICdecode|ICis~22, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[30] , ICdecode|ICis[30], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr18~0 , ICdecode|WideOr18~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~23 , ICdecode|ICis~23, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[34]~feeder , ICdecode|ICis[34]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[34] , ICdecode|ICis[34], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[35] , ICdecode|ICis[35], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[37]~41 , ICdecode|ICis[37]~41, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[37] , ICdecode|ICis[37], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~24 , ICdecode|ICis~24, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~25 , ICdecode|ICis~25, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[40] , ICdecode|ICis[40], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Mux2~0 , ICdecode|Mux2~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[41] , ICdecode|ICis[41], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~26 , ICdecode|ICis~26, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[42]~feeder , ICdecode|ICis[42]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[42] , ICdecode|ICis[42], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~27 , ICdecode|ICis~27, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[44] , ICdecode|ICis[44], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[45]~43 , ICdecode|ICis[45]~43, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[45] , ICdecode|ICis[45], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[46]~feeder , ICdecode|ICis[46]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[46] , ICdecode|ICis[46], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Mux1~0 , ICdecode|Mux1~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[48] , ICdecode|ICis[48], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|Mux0~0 , ICdecode|Mux0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[49] , ICdecode|ICis[49], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[51]~feeder , ICdecode|ICis[51]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[51] , ICdecode|ICis[51], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~28 , ICdecode|ICis~28, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[52] , ICdecode|ICis[52], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~29 , ICdecode|ICis~29, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[53] , ICdecode|ICis[53], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~30 , ICdecode|ICis~30, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[54]~feeder , ICdecode|ICis[54]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[54] , ICdecode|ICis[54], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~31 , ICdecode|ICis~31, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[57]~feeder , ICdecode|ICis[57]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[57] , ICdecode|ICis[57], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[60]~feeder , ICdecode|ICis[60]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[60] , ICdecode|ICis[60], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[61] , ICdecode|ICis[61], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[62]~feeder , ICdecode|ICis[62]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[62] , ICdecode|ICis[62], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~3 , CU|Decoder1~3, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[64] , ICdecode|ICis[64], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~32 , ICdecode|ICis~32, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[67] , ICdecode|ICis[67], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[68]~feeder , ICdecode|ICis[68]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[68] , ICdecode|ICis[68], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr17~0 , ICdecode|WideOr17~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~33 , ICdecode|ICis~33, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[69] , ICdecode|ICis[69], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis~34 , ICdecode|ICis~34, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[70] , ICdecode|ICis[70], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr16~0 , ICdecode|WideOr16~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[72] , ICdecode|ICis[72], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr15~0 , ICdecode|WideOr15~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[73] , ICdecode|ICis[73], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr14~0 , ICdecode|WideOr14~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[74] , ICdecode|ICis[74], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr13~0 , ICdecode|WideOr13~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[75] , ICdecode|ICis[75], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr12~0 , ICdecode|WideOr12~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[76] , ICdecode|ICis[76], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr11~0 , ICdecode|WideOr11~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[77] , ICdecode|ICis[77], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr10~0 , ICdecode|WideOr10~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[78] , ICdecode|ICis[78], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr9~0 , ICdecode|WideOr9~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[80] , ICdecode|ICis[80], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr8~0 , ICdecode|WideOr8~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[81] , ICdecode|ICis[81], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr7~0 , ICdecode|WideOr7~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[82] , ICdecode|ICis[82], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr6~0 , ICdecode|WideOr6~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[83] , ICdecode|ICis[83], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr5~0 , ICdecode|WideOr5~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[84] , ICdecode|ICis[84], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|Decoder1~4 , CU|Decoder1~4, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[85] , ICdecode|ICis[85], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[86]~48 , ICdecode|ICis[86]~48, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[86] , ICdecode|ICis[86], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr4~0 , ICdecode|WideOr4~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[88] , ICdecode|ICis[88], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr3~0 , ICdecode|WideOr3~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[89] , ICdecode|ICis[89], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr2~0 , ICdecode|WideOr2~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[90] , ICdecode|ICis[90], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr1~0 , ICdecode|WideOr1~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[91] , ICdecode|ICis[91], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|WideOr0~0 , ICdecode|WideOr0~0, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[92] , ICdecode|ICis[92], cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[94]~49 , ICdecode|ICis[94]~49, cjbRISC_HMMIOP_v, 1
instance = comp, \ICdecode|ICis[94] , ICdecode|ICis[94], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis~0 , CU|crtMCis~0, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis[0] , CU|crtMCis[0], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis[1] , CU|crtMCis[1], cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis[2]~feeder , CU|crtMCis[2]~feeder, cjbRISC_HMMIOP_v, 1
instance = comp, \CU|crtMCis[2] , CU|crtMCis[2], cjbRISC_HMMIOP_v, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
