<stg><name>multiply_block</name>


<trans_list>

<trans id="1540" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="2" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="26" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="27" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="51" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="52" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="76" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="77" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="109" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="133" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="134" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %out_mC_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_mC)

]]></Node>
<StgValue><ssdm name="out_mC_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_mB_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_mB)

]]></Node>
<StgValue><ssdm name="in_mB_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %in_mA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_mA)

]]></Node>
<StgValue><ssdm name="in_mA_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %out_mC5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_mC_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="out_mC5"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="30">
<![CDATA[
:4  %empty = zext i30 %out_mC5 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
:5  %p_cast159 = zext i30 %out_mC5 to i31

]]></Node>
<StgValue><ssdm name="p_cast159"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %in_mB3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_mB_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="in_mB3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="30">
<![CDATA[
:7  %empty_5 = zext i30 %in_mB3 to i64

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="30">
<![CDATA[
:8  %p_cast158 = zext i30 %in_mB3 to i31

]]></Node>
<StgValue><ssdm name="p_cast158"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %in_mA1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_mA_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="in_mA1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="30">
<![CDATA[
:10  %empty_6 = zext i30 %in_mA1 to i64

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="30">
<![CDATA[
:11  %p_cast = zext i30 %in_mA1 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %OUTPUT_r), !map !12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %INPUT_r), !map !18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @multiply_block_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:15  %mA = alloca [256 x float], align 4

]]></Node>
<StgValue><ssdm name="mA"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:16  %mB = alloca [256 x float], align 4

]]></Node>
<StgValue><ssdm name="mB"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:17  %mC = alloca [256 x float], align 4

]]></Node>
<StgValue><ssdm name="mC"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(float* %INPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %in_mA, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %in_mB, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(float* %OUTPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32 %out_mC, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln20 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln20, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:1  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="9">
<![CDATA[
:3  %zext_ln21_1 = zext i9 %tmp to i31

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %add_ln21 = add i31 %zext_ln21_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="31">
<![CDATA[
:5  %zext_ln21_2 = zext i31 %add_ln21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %INPUT_addr = getelementptr float* %INPUT_r, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="INPUT_addr"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %or_ln21 = or i9 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:8  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %add_ln21_1 = add i64 %tmp_1, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %INPUT_addr_1 = getelementptr float* %INPUT_r, i64 %add_ln21_1

]]></Node>
<StgValue><ssdm name="INPUT_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %or_ln21_1 = or i9 %tmp, 2

]]></Node>
<StgValue><ssdm name="or_ln21_1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:12  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %add_ln21_2 = add i64 %tmp_2, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %INPUT_addr_2 = getelementptr float* %INPUT_r, i64 %add_ln21_2

]]></Node>
<StgValue><ssdm name="INPUT_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %or_ln21_2 = or i9 %tmp, 3

]]></Node>
<StgValue><ssdm name="or_ln21_2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:16  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_2)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %add_ln21_3 = add i64 %tmp_7, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:18  %INPUT_addr_3 = getelementptr float* %INPUT_r, i64 %add_ln21_3

]]></Node>
<StgValue><ssdm name="INPUT_addr_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %or_ln21_3 = or i9 %tmp, 4

]]></Node>
<StgValue><ssdm name="or_ln21_3"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:20  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_3)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %add_ln21_4 = add i64 %tmp_8, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %INPUT_addr_4 = getelementptr float* %INPUT_r, i64 %add_ln21_4

]]></Node>
<StgValue><ssdm name="INPUT_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %or_ln21_4 = or i9 %tmp, 5

]]></Node>
<StgValue><ssdm name="or_ln21_4"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:24  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %add_ln21_5 = add i64 %tmp_9, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:26  %INPUT_addr_5 = getelementptr float* %INPUT_r, i64 %add_ln21_5

]]></Node>
<StgValue><ssdm name="INPUT_addr_5"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %or_ln21_5 = or i9 %tmp, 6

]]></Node>
<StgValue><ssdm name="or_ln21_5"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:28  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_5)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %add_ln21_6 = add i64 %tmp_10, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:30  %INPUT_addr_6 = getelementptr float* %INPUT_r, i64 %add_ln21_6

]]></Node>
<StgValue><ssdm name="INPUT_addr_6"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:31  %or_ln21_6 = or i9 %tmp, 7

]]></Node>
<StgValue><ssdm name="or_ln21_6"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:32  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_6)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %add_ln21_7 = add i64 %tmp_11, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:34  %INPUT_addr_7 = getelementptr float* %INPUT_r, i64 %add_ln21_7

]]></Node>
<StgValue><ssdm name="INPUT_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_req"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35  %or_ln21_7 = or i9 %tmp, 8

]]></Node>
<StgValue><ssdm name="or_ln21_7"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:36  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %add_ln21_8 = add i64 %tmp_12, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:38  %INPUT_addr_8 = getelementptr float* %INPUT_r, i64 %add_ln21_8

]]></Node>
<StgValue><ssdm name="INPUT_addr_8"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:84  %INPUT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr)

]]></Node>
<StgValue><ssdm name="INPUT_addr_read"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_1_req"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln21 = zext i9 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39  %or_ln21_8 = or i9 %tmp, 9

]]></Node>
<StgValue><ssdm name="or_ln21_8"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:40  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_8)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %add_ln21_9 = add i64 %tmp_13, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:42  %INPUT_addr_9 = getelementptr float* %INPUT_r, i64 %add_ln21_9

]]></Node>
<StgValue><ssdm name="INPUT_addr_9"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %mA_addr = getelementptr [256 x float]* %mA, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="mA_addr"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:85  store float %INPUT_addr_read, float* %mA_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:87  %INPUT_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_1)

]]></Node>
<StgValue><ssdm name="INPUT_addr_1_read"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_2_req"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:43  %or_ln21_9 = or i9 %tmp, 10

]]></Node>
<StgValue><ssdm name="or_ln21_9"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:44  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %add_ln21_10 = add i64 %tmp_14, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_10"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:46  %INPUT_addr_10 = getelementptr float* %INPUT_r, i64 %add_ln21_10

]]></Node>
<StgValue><ssdm name="INPUT_addr_10"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %mA_addr_1 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mA_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:88  store float %INPUT_addr_1_read, float* %mA_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:90  %INPUT_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_2)

]]></Node>
<StgValue><ssdm name="INPUT_addr_2_read"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_3_req"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %or_ln21_10 = or i9 %tmp, 11

]]></Node>
<StgValue><ssdm name="or_ln21_10"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:48  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_10)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %add_ln21_11 = add i64 %tmp_15, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_11"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:50  %INPUT_addr_11 = getelementptr float* %INPUT_r, i64 %add_ln21_11

]]></Node>
<StgValue><ssdm name="INPUT_addr_11"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %mA_addr_2 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mA_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:91  store float %INPUT_addr_2_read, float* %mA_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:93  %INPUT_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_3)

]]></Node>
<StgValue><ssdm name="INPUT_addr_3_read"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_4_req"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:51  %or_ln21_11 = or i9 %tmp, 12

]]></Node>
<StgValue><ssdm name="or_ln21_11"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:52  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_11)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %add_ln21_12 = add i64 %tmp_16, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_12"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:54  %INPUT_addr_12 = getelementptr float* %INPUT_r, i64 %add_ln21_12

]]></Node>
<StgValue><ssdm name="INPUT_addr_12"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %mA_addr_3 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mA_addr_3"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:94  store float %INPUT_addr_3_read, float* %mA_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:96  %INPUT_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_4)

]]></Node>
<StgValue><ssdm name="INPUT_addr_4_read"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_5_req"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:55  %or_ln21_12 = or i9 %tmp, 13

]]></Node>
<StgValue><ssdm name="or_ln21_12"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:56  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_12)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %add_ln21_13 = add i64 %tmp_17, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_13"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:58  %INPUT_addr_13 = getelementptr float* %INPUT_r, i64 %add_ln21_13

]]></Node>
<StgValue><ssdm name="INPUT_addr_13"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %mA_addr_4 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mA_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:97  store float %INPUT_addr_4_read, float* %mA_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:99  %INPUT_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_5)

]]></Node>
<StgValue><ssdm name="INPUT_addr_5_read"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_6_req"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:59  %or_ln21_13 = or i9 %tmp, 14

]]></Node>
<StgValue><ssdm name="or_ln21_13"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:60  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_13)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %add_ln21_14 = add i64 %tmp_18, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_14"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:62  %INPUT_addr_14 = getelementptr float* %INPUT_r, i64 %add_ln21_14

]]></Node>
<StgValue><ssdm name="INPUT_addr_14"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %mA_addr_5 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mA_addr_5"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:100  store float %INPUT_addr_5_read, float* %mA_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:102  %INPUT_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_6)

]]></Node>
<StgValue><ssdm name="INPUT_addr_6_read"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_7_req"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:63  %or_ln21_14 = or i9 %tmp, 15

]]></Node>
<StgValue><ssdm name="or_ln21_14"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:64  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln21_14)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %add_ln21_15 = add i64 %tmp_19, %empty_6

]]></Node>
<StgValue><ssdm name="add_ln21_15"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:66  %INPUT_addr_15 = getelementptr float* %INPUT_r, i64 %add_ln21_15

]]></Node>
<StgValue><ssdm name="INPUT_addr_15"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %mA_addr_6 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mA_addr_6"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:103  store float %INPUT_addr_6_read, float* %mA_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:105  %INPUT_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_7)

]]></Node>
<StgValue><ssdm name="INPUT_addr_7_read"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_8_req"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %mA_addr_7 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mA_addr_7"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:106  store float %INPUT_addr_7_read, float* %mA_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:108  %INPUT_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_8)

]]></Node>
<StgValue><ssdm name="INPUT_addr_8_read"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_9_req"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %mA_addr_8 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mA_addr_8"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:109  store float %INPUT_addr_8_read, float* %mA_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:111  %INPUT_addr_9_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_9)

]]></Node>
<StgValue><ssdm name="INPUT_addr_9_read"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_10_req"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %mA_addr_9 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mA_addr_9"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:112  store float %INPUT_addr_9_read, float* %mA_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:114  %INPUT_addr_10_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_10)

]]></Node>
<StgValue><ssdm name="INPUT_addr_10_read"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_11_req"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %mA_addr_10 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mA_addr_10"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:115  store float %INPUT_addr_10_read, float* %mA_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:117  %INPUT_addr_11_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_11)

]]></Node>
<StgValue><ssdm name="INPUT_addr_11_read"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_12_req"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %mA_addr_11 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mA_addr_11"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:118  store float %INPUT_addr_11_read, float* %mA_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:120  %INPUT_addr_12_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_12)

]]></Node>
<StgValue><ssdm name="INPUT_addr_12_read"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_13_req"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="377" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %mA_addr_12 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mA_addr_12"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:121  store float %INPUT_addr_12_read, float* %mA_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:123  %INPUT_addr_13_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_13)

]]></Node>
<StgValue><ssdm name="INPUT_addr_13_read"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_14_req"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %mA_addr_13 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mA_addr_13"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:124  store float %INPUT_addr_13_read, float* %mA_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:126  %INPUT_addr_14_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_14)

]]></Node>
<StgValue><ssdm name="INPUT_addr_14_read"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %mA_addr_14 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mA_addr_14"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:127  store float %INPUT_addr_14_read, float* %mA_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:129  %INPUT_addr_15_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_15)

]]></Node>
<StgValue><ssdm name="INPUT_addr_15_read"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %mA_addr_15 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mA_addr_15"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:130  store float %INPUT_addr_15_read, float* %mA_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:131  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_1 = phi i5 [ %i_5, %3 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %icmp_ln22 = icmp eq i5 %i_1, -16

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %i_5 = add i5 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln22, label %.preheader2.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:1  %tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="9">
<![CDATA[
:3  %zext_ln23_1 = zext i9 %tmp_20 to i31

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %add_ln23 = add i31 %zext_ln23_1, %p_cast158

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="31">
<![CDATA[
:5  %zext_ln23_2 = zext i31 %add_ln23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %INPUT_addr_16 = getelementptr float* %INPUT_r, i64 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="INPUT_addr_16"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %or_ln23 = or i9 %tmp_20, 1

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:8  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %add_ln23_1 = add i64 %tmp_21, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %INPUT_addr_17 = getelementptr float* %INPUT_r, i64 %add_ln23_1

]]></Node>
<StgValue><ssdm name="INPUT_addr_17"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %or_ln23_1 = or i9 %tmp_20, 2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:12  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_1)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %add_ln23_2 = add i64 %tmp_22, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %INPUT_addr_18 = getelementptr float* %INPUT_r, i64 %add_ln23_2

]]></Node>
<StgValue><ssdm name="INPUT_addr_18"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="415" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %or_ln23_2 = or i9 %tmp_20, 3

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:16  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_2)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %add_ln23_3 = add i64 %tmp_23, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:18  %INPUT_addr_19 = getelementptr float* %INPUT_r, i64 %add_ln23_3

]]></Node>
<StgValue><ssdm name="INPUT_addr_19"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %or_ln23_3 = or i9 %tmp_20, 4

]]></Node>
<StgValue><ssdm name="or_ln23_3"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:20  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_3)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %add_ln23_4 = add i64 %tmp_24, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %INPUT_addr_20 = getelementptr float* %INPUT_r, i64 %add_ln23_4

]]></Node>
<StgValue><ssdm name="INPUT_addr_20"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="430" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %or_ln23_4 = or i9 %tmp_20, 5

]]></Node>
<StgValue><ssdm name="or_ln23_4"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:24  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_4)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %add_ln23_5 = add i64 %tmp_25, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:26  %INPUT_addr_21 = getelementptr float* %INPUT_r, i64 %add_ln23_5

]]></Node>
<StgValue><ssdm name="INPUT_addr_21"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>

<operation id="436" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="439" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %or_ln23_5 = or i9 %tmp_20, 6

]]></Node>
<StgValue><ssdm name="or_ln23_5"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:28  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_5)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %add_ln23_6 = add i64 %tmp_26, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:30  %INPUT_addr_22 = getelementptr float* %INPUT_r, i64 %add_ln23_6

]]></Node>
<StgValue><ssdm name="INPUT_addr_22"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>

<operation id="445" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>

<operation id="446" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>

<operation id="447" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>

<operation id="448" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="449" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:31  %or_ln23_6 = or i9 %tmp_20, 7

]]></Node>
<StgValue><ssdm name="or_ln23_6"/></StgValue>
</operation>

<operation id="450" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:32  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_6)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="451" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %add_ln23_7 = add i64 %tmp_27, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="452" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:34  %INPUT_addr_23 = getelementptr float* %INPUT_r, i64 %add_ln23_7

]]></Node>
<StgValue><ssdm name="INPUT_addr_23"/></StgValue>
</operation>

<operation id="453" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %INPUT_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_16_req"/></StgValue>
</operation>

<operation id="454" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>

<operation id="455" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>

<operation id="456" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>

<operation id="457" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>

<operation id="458" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>

<operation id="459" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="460" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35  %or_ln23_7 = or i9 %tmp_20, 8

]]></Node>
<StgValue><ssdm name="or_ln23_7"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:36  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_7)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %add_ln23_8 = add i64 %tmp_28, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:38  %INPUT_addr_24 = getelementptr float* %INPUT_r, i64 %add_ln23_8

]]></Node>
<StgValue><ssdm name="INPUT_addr_24"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:84  %INPUT_addr_16_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_16)

]]></Node>
<StgValue><ssdm name="INPUT_addr_16_read"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %INPUT_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_17_req"/></StgValue>
</operation>

<operation id="466" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>

<operation id="467" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>

<operation id="468" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>

<operation id="469" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>

<operation id="470" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>

<operation id="471" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="472" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln23 = zext i9 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39  %or_ln23_8 = or i9 %tmp_20, 9

]]></Node>
<StgValue><ssdm name="or_ln23_8"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:40  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_8)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %add_ln23_9 = add i64 %tmp_29, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:42  %INPUT_addr_25 = getelementptr float* %INPUT_r, i64 %add_ln23_9

]]></Node>
<StgValue><ssdm name="INPUT_addr_25"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %mB_addr = getelementptr [256 x float]* %mB, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="mB_addr"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:85  store float %INPUT_addr_16_read, float* %mB_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:87  %INPUT_addr_17_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_17)

]]></Node>
<StgValue><ssdm name="INPUT_addr_17_read"/></StgValue>
</operation>

<operation id="480" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %INPUT_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_18_req"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>

<operation id="482" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>

<operation id="483" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="487" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:43  %or_ln23_9 = or i9 %tmp_20, 10

]]></Node>
<StgValue><ssdm name="or_ln23_9"/></StgValue>
</operation>

<operation id="488" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:44  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_9)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="489" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %add_ln23_10 = add i64 %tmp_30, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="490" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:46  %INPUT_addr_26 = getelementptr float* %INPUT_r, i64 %add_ln23_10

]]></Node>
<StgValue><ssdm name="INPUT_addr_26"/></StgValue>
</operation>

<operation id="491" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %mB_addr_1 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mB_addr_1"/></StgValue>
</operation>

<operation id="492" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:88  store float %INPUT_addr_17_read, float* %mB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="493" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:90  %INPUT_addr_18_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_18)

]]></Node>
<StgValue><ssdm name="INPUT_addr_18_read"/></StgValue>
</operation>

<operation id="494" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %INPUT_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_19_req"/></StgValue>
</operation>

<operation id="495" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>

<operation id="496" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>

<operation id="497" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>

<operation id="498" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>

<operation id="499" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>

<operation id="500" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="501" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %or_ln23_10 = or i9 %tmp_20, 11

]]></Node>
<StgValue><ssdm name="or_ln23_10"/></StgValue>
</operation>

<operation id="502" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:48  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_10)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %add_ln23_11 = add i64 %tmp_31, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="504" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:50  %INPUT_addr_27 = getelementptr float* %INPUT_r, i64 %add_ln23_11

]]></Node>
<StgValue><ssdm name="INPUT_addr_27"/></StgValue>
</operation>

<operation id="505" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %mB_addr_2 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mB_addr_2"/></StgValue>
</operation>

<operation id="506" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:91  store float %INPUT_addr_18_read, float* %mB_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="507" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:93  %INPUT_addr_19_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_19)

]]></Node>
<StgValue><ssdm name="INPUT_addr_19_read"/></StgValue>
</operation>

<operation id="508" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %INPUT_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_20_req"/></StgValue>
</operation>

<operation id="509" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>

<operation id="510" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>

<operation id="511" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>

<operation id="512" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>

<operation id="513" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>

<operation id="514" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="515" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:51  %or_ln23_11 = or i9 %tmp_20, 12

]]></Node>
<StgValue><ssdm name="or_ln23_11"/></StgValue>
</operation>

<operation id="516" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:52  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_11)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="517" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %add_ln23_12 = add i64 %tmp_32, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="518" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:54  %INPUT_addr_28 = getelementptr float* %INPUT_r, i64 %add_ln23_12

]]></Node>
<StgValue><ssdm name="INPUT_addr_28"/></StgValue>
</operation>

<operation id="519" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %mB_addr_3 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mB_addr_3"/></StgValue>
</operation>

<operation id="520" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:94  store float %INPUT_addr_19_read, float* %mB_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="521" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:96  %INPUT_addr_20_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_20)

]]></Node>
<StgValue><ssdm name="INPUT_addr_20_read"/></StgValue>
</operation>

<operation id="522" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %INPUT_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_21_req"/></StgValue>
</operation>

<operation id="523" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>

<operation id="524" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>

<operation id="525" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>

<operation id="526" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>

<operation id="527" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>

<operation id="528" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="529" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:55  %or_ln23_12 = or i9 %tmp_20, 13

]]></Node>
<StgValue><ssdm name="or_ln23_12"/></StgValue>
</operation>

<operation id="530" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:56  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_12)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="531" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %add_ln23_13 = add i64 %tmp_33, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="532" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:58  %INPUT_addr_29 = getelementptr float* %INPUT_r, i64 %add_ln23_13

]]></Node>
<StgValue><ssdm name="INPUT_addr_29"/></StgValue>
</operation>

<operation id="533" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %mB_addr_4 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mB_addr_4"/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:97  store float %INPUT_addr_20_read, float* %mB_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:99  %INPUT_addr_21_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_21)

]]></Node>
<StgValue><ssdm name="INPUT_addr_21_read"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %INPUT_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_22_req"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>

<operation id="538" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="543" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:59  %or_ln23_13 = or i9 %tmp_20, 14

]]></Node>
<StgValue><ssdm name="or_ln23_13"/></StgValue>
</operation>

<operation id="544" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:60  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_13)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="545" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %add_ln23_14 = add i64 %tmp_34, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="546" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:62  %INPUT_addr_30 = getelementptr float* %INPUT_r, i64 %add_ln23_14

]]></Node>
<StgValue><ssdm name="INPUT_addr_30"/></StgValue>
</operation>

<operation id="547" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %mB_addr_5 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mB_addr_5"/></StgValue>
</operation>

<operation id="548" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:100  store float %INPUT_addr_21_read, float* %mB_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="549" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:102  %INPUT_addr_22_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_22)

]]></Node>
<StgValue><ssdm name="INPUT_addr_22_read"/></StgValue>
</operation>

<operation id="550" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %INPUT_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_23_req"/></StgValue>
</operation>

<operation id="551" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>

<operation id="552" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>

<operation id="553" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>

<operation id="554" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>

<operation id="555" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>

<operation id="556" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="557" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:63  %or_ln23_14 = or i9 %tmp_20, 15

]]></Node>
<StgValue><ssdm name="or_ln23_14"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:64  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln23_14)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="559" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %add_ln23_15 = add i64 %tmp_35, %empty_5

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:66  %INPUT_addr_31 = getelementptr float* %INPUT_r, i64 %add_ln23_15

]]></Node>
<StgValue><ssdm name="INPUT_addr_31"/></StgValue>
</operation>

<operation id="561" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %mB_addr_6 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mB_addr_6"/></StgValue>
</operation>

<operation id="562" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:103  store float %INPUT_addr_22_read, float* %mB_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="563" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:105  %INPUT_addr_23_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_23)

]]></Node>
<StgValue><ssdm name="INPUT_addr_23_read"/></StgValue>
</operation>

<operation id="564" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %INPUT_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_24_req"/></StgValue>
</operation>

<operation id="565" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>

<operation id="566" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>

<operation id="567" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>

<operation id="568" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>

<operation id="569" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>

<operation id="570" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="571" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %mB_addr_7 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mB_addr_7"/></StgValue>
</operation>

<operation id="572" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:106  store float %INPUT_addr_23_read, float* %mB_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="573" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:108  %INPUT_addr_24_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_24)

]]></Node>
<StgValue><ssdm name="INPUT_addr_24_read"/></StgValue>
</operation>

<operation id="574" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %INPUT_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_25_req"/></StgValue>
</operation>

<operation id="575" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>

<operation id="576" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>

<operation id="577" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>

<operation id="578" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>

<operation id="579" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>

<operation id="580" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="581" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %mB_addr_8 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mB_addr_8"/></StgValue>
</operation>

<operation id="582" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:109  store float %INPUT_addr_24_read, float* %mB_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="583" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:111  %INPUT_addr_25_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_25)

]]></Node>
<StgValue><ssdm name="INPUT_addr_25_read"/></StgValue>
</operation>

<operation id="584" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %INPUT_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_26_req"/></StgValue>
</operation>

<operation id="585" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>

<operation id="586" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>

<operation id="587" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>

<operation id="588" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>

<operation id="589" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="590" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %mB_addr_9 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mB_addr_9"/></StgValue>
</operation>

<operation id="591" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:112  store float %INPUT_addr_25_read, float* %mB_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="592" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:114  %INPUT_addr_26_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_26)

]]></Node>
<StgValue><ssdm name="INPUT_addr_26_read"/></StgValue>
</operation>

<operation id="593" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %INPUT_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_27_req"/></StgValue>
</operation>

<operation id="594" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>

<operation id="595" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>

<operation id="596" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>

<operation id="597" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="598" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %mB_addr_10 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mB_addr_10"/></StgValue>
</operation>

<operation id="599" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:115  store float %INPUT_addr_26_read, float* %mB_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="600" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:117  %INPUT_addr_27_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_27)

]]></Node>
<StgValue><ssdm name="INPUT_addr_27_read"/></StgValue>
</operation>

<operation id="601" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %INPUT_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_28_req"/></StgValue>
</operation>

<operation id="602" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>

<operation id="603" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>

<operation id="604" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="605" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %mB_addr_11 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mB_addr_11"/></StgValue>
</operation>

<operation id="606" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:118  store float %INPUT_addr_27_read, float* %mB_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="607" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:120  %INPUT_addr_28_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_28)

]]></Node>
<StgValue><ssdm name="INPUT_addr_28_read"/></StgValue>
</operation>

<operation id="608" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %INPUT_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_29_req"/></StgValue>
</operation>

<operation id="609" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>

<operation id="610" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="611" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %mB_addr_12 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mB_addr_12"/></StgValue>
</operation>

<operation id="612" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:121  store float %INPUT_addr_28_read, float* %mB_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="613" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:123  %INPUT_addr_29_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_29)

]]></Node>
<StgValue><ssdm name="INPUT_addr_29_read"/></StgValue>
</operation>

<operation id="614" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %INPUT_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_30_req"/></StgValue>
</operation>

<operation id="615" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="616" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %mB_addr_13 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mB_addr_13"/></StgValue>
</operation>

<operation id="617" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:124  store float %INPUT_addr_29_read, float* %mB_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="618" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:126  %INPUT_addr_30_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_30)

]]></Node>
<StgValue><ssdm name="INPUT_addr_30_read"/></StgValue>
</operation>

<operation id="619" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %INPUT_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %INPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_load_31_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="620" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %mB_addr_14 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mB_addr_14"/></StgValue>
</operation>

<operation id="621" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:127  store float %INPUT_addr_30_read, float* %mB_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="622" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:129  %INPUT_addr_31_read = call float @_ssdm_op_Read.m_axi.floatP(float* %INPUT_addr_31)

]]></Node>
<StgValue><ssdm name="INPUT_addr_31_read"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="623" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="624" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %mB_addr_15 = getelementptr [256 x float]* %mB, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mB_addr_15"/></StgValue>
</operation>

<operation id="625" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:130  store float %INPUT_addr_31_read, float* %mB_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="626" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:131  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="627" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %i_2 = phi i5 [ %i_6, %4 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="628" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln24 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="629" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="630" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %i_6 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="631" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln24, label %.preheader1.preheader.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="632" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:1  %tmp_36 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="633" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="31" op_0_bw="9">
<![CDATA[
:3  %zext_ln25_1 = zext i9 %tmp_36 to i31

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="634" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %add_ln25 = add i31 %zext_ln25_1, %p_cast159

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="635" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="636" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="31">
<![CDATA[
:5  %zext_ln25_2 = zext i31 %add_ln25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="637" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %OUTPUT_addr = getelementptr float* %OUTPUT_r, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="OUTPUT_addr"/></StgValue>
</operation>

<operation id="638" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %or_ln25 = or i9 %tmp_36, 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="639" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:8  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="640" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %add_ln25_1 = add i64 %tmp_37, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="641" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %OUTPUT_addr_1 = getelementptr float* %OUTPUT_r, i64 %add_ln25_1

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1"/></StgValue>
</operation>

<operation id="642" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="643" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %or_ln25_1 = or i9 %tmp_36, 2

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="644" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:12  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_1)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="645" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %add_ln25_2 = add i64 %tmp_38, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="646" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %OUTPUT_addr_2 = getelementptr float* %OUTPUT_r, i64 %add_ln25_2

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2"/></StgValue>
</operation>

<operation id="647" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>

<operation id="648" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="649" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %or_ln25_2 = or i9 %tmp_36, 3

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="650" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:16  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_2)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="651" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %add_ln25_3 = add i64 %tmp_39, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="652" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:18  %OUTPUT_addr_3 = getelementptr float* %OUTPUT_r, i64 %add_ln25_3

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_3"/></StgValue>
</operation>

<operation id="653" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>

<operation id="654" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>

<operation id="655" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="656" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %or_ln25_3 = or i9 %tmp_36, 4

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="657" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:20  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_3)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="658" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %add_ln25_4 = add i64 %tmp_40, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="659" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %OUTPUT_addr_4 = getelementptr float* %OUTPUT_r, i64 %add_ln25_4

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_4"/></StgValue>
</operation>

<operation id="660" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>

<operation id="661" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>

<operation id="662" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>

<operation id="663" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="664" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:23  %or_ln25_4 = or i9 %tmp_36, 5

]]></Node>
<StgValue><ssdm name="or_ln25_4"/></StgValue>
</operation>

<operation id="665" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:24  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_4)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="666" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %add_ln25_5 = add i64 %tmp_41, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="667" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:26  %OUTPUT_addr_5 = getelementptr float* %OUTPUT_r, i64 %add_ln25_5

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_5"/></StgValue>
</operation>

<operation id="668" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>

<operation id="669" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>

<operation id="670" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>

<operation id="671" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>

<operation id="672" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="673" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %or_ln25_5 = or i9 %tmp_36, 6

]]></Node>
<StgValue><ssdm name="or_ln25_5"/></StgValue>
</operation>

<operation id="674" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:28  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_5)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="675" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  %add_ln25_6 = add i64 %tmp_42, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="676" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:30  %OUTPUT_addr_6 = getelementptr float* %OUTPUT_r, i64 %add_ln25_6

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_6"/></StgValue>
</operation>

<operation id="677" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>

<operation id="679" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>

<operation id="680" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>

<operation id="681" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>

<operation id="682" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="683" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:31  %or_ln25_6 = or i9 %tmp_36, 7

]]></Node>
<StgValue><ssdm name="or_ln25_6"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:32  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_6)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  %add_ln25_7 = add i64 %tmp_43, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:34  %OUTPUT_addr_7 = getelementptr float* %OUTPUT_r, i64 %add_ln25_7

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_7"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_req"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>

<operation id="689" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>

<operation id="690" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>

<operation id="691" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="694" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:35  %or_ln25_7 = or i9 %tmp_36, 8

]]></Node>
<StgValue><ssdm name="or_ln25_7"/></StgValue>
</operation>

<operation id="695" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:36  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_7)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="696" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %add_ln25_8 = add i64 %tmp_44, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="697" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:38  %OUTPUT_addr_8 = getelementptr float* %OUTPUT_r, i64 %add_ln25_8

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_8"/></StgValue>
</operation>

<operation id="698" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:84  %OUTPUT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_read"/></StgValue>
</operation>

<operation id="699" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:86  %OUTPUT_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_1_req"/></StgValue>
</operation>

<operation id="700" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>

<operation id="701" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>

<operation id="702" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>

<operation id="703" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>

<operation id="704" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>

<operation id="705" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="706" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln25 = zext i9 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="707" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:39  %or_ln25_8 = or i9 %tmp_36, 9

]]></Node>
<StgValue><ssdm name="or_ln25_8"/></StgValue>
</operation>

<operation id="708" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:40  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_8)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="709" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %add_ln25_9 = add i64 %tmp_45, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="710" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:42  %OUTPUT_addr_9 = getelementptr float* %OUTPUT_r, i64 %add_ln25_9

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_9"/></StgValue>
</operation>

<operation id="711" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %mC_addr = getelementptr [256 x float]* %mC, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="mC_addr"/></StgValue>
</operation>

<operation id="712" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:85  store float %OUTPUT_addr_read, float* %mC_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="713" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:87  %OUTPUT_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_1_read"/></StgValue>
</operation>

<operation id="714" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_2_req"/></StgValue>
</operation>

<operation id="715" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>

<operation id="716" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>

<operation id="717" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>

<operation id="718" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>

<operation id="719" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>

<operation id="720" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="721" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:43  %or_ln25_9 = or i9 %tmp_36, 10

]]></Node>
<StgValue><ssdm name="or_ln25_9"/></StgValue>
</operation>

<operation id="722" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:44  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_9)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="723" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %add_ln25_10 = add i64 %tmp_46, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="724" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:46  %OUTPUT_addr_10 = getelementptr float* %OUTPUT_r, i64 %add_ln25_10

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_10"/></StgValue>
</operation>

<operation id="725" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %mC_addr_1 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mC_addr_1"/></StgValue>
</operation>

<operation id="726" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:88  store float %OUTPUT_addr_1_read, float* %mC_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="727" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:90  %OUTPUT_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_2_read"/></StgValue>
</operation>

<operation id="728" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:92  %OUTPUT_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_3_req"/></StgValue>
</operation>

<operation id="729" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>

<operation id="730" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>

<operation id="731" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>

<operation id="732" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>

<operation id="733" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>

<operation id="734" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="735" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %or_ln25_10 = or i9 %tmp_36, 11

]]></Node>
<StgValue><ssdm name="or_ln25_10"/></StgValue>
</operation>

<operation id="736" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:48  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_10)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="737" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %add_ln25_11 = add i64 %tmp_47, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="738" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:50  %OUTPUT_addr_11 = getelementptr float* %OUTPUT_r, i64 %add_ln25_11

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_11"/></StgValue>
</operation>

<operation id="739" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %mC_addr_2 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mC_addr_2"/></StgValue>
</operation>

<operation id="740" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:91  store float %OUTPUT_addr_2_read, float* %mC_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="741" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:93  %OUTPUT_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_3_read"/></StgValue>
</operation>

<operation id="742" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_4_req"/></StgValue>
</operation>

<operation id="743" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>

<operation id="744" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>

<operation id="745" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>

<operation id="746" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>

<operation id="747" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>

<operation id="748" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="749" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:51  %or_ln25_11 = or i9 %tmp_36, 12

]]></Node>
<StgValue><ssdm name="or_ln25_11"/></StgValue>
</operation>

<operation id="750" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:52  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="751" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %add_ln25_12 = add i64 %tmp_48, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="752" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:54  %OUTPUT_addr_12 = getelementptr float* %OUTPUT_r, i64 %add_ln25_12

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_12"/></StgValue>
</operation>

<operation id="753" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %mC_addr_3 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mC_addr_3"/></StgValue>
</operation>

<operation id="754" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:94  store float %OUTPUT_addr_3_read, float* %mC_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="755" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:96  %OUTPUT_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_4_read"/></StgValue>
</operation>

<operation id="756" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %OUTPUT_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_5_req"/></StgValue>
</operation>

<operation id="757" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>

<operation id="758" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>

<operation id="759" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>

<operation id="760" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>

<operation id="761" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>

<operation id="762" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="763" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:55  %or_ln25_12 = or i9 %tmp_36, 13

]]></Node>
<StgValue><ssdm name="or_ln25_12"/></StgValue>
</operation>

<operation id="764" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:56  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_12)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="765" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %add_ln25_13 = add i64 %tmp_49, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_13"/></StgValue>
</operation>

<operation id="766" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:58  %OUTPUT_addr_13 = getelementptr float* %OUTPUT_r, i64 %add_ln25_13

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_13"/></StgValue>
</operation>

<operation id="767" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %mC_addr_4 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mC_addr_4"/></StgValue>
</operation>

<operation id="768" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:97  store float %OUTPUT_addr_4_read, float* %mC_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="769" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:99  %OUTPUT_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_5_read"/></StgValue>
</operation>

<operation id="770" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_6_req"/></StgValue>
</operation>

<operation id="771" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>

<operation id="772" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>

<operation id="773" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>

<operation id="774" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>

<operation id="775" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>

<operation id="776" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="777" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:59  %or_ln25_13 = or i9 %tmp_36, 14

]]></Node>
<StgValue><ssdm name="or_ln25_13"/></StgValue>
</operation>

<operation id="778" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:60  %tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_13)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="779" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %add_ln25_14 = add i64 %tmp_50, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_14"/></StgValue>
</operation>

<operation id="780" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:62  %OUTPUT_addr_14 = getelementptr float* %OUTPUT_r, i64 %add_ln25_14

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_14"/></StgValue>
</operation>

<operation id="781" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %mC_addr_5 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mC_addr_5"/></StgValue>
</operation>

<operation id="782" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:100  store float %OUTPUT_addr_5_read, float* %mC_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="783" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:102  %OUTPUT_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_6_read"/></StgValue>
</operation>

<operation id="784" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:104  %OUTPUT_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_7_req"/></StgValue>
</operation>

<operation id="785" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>

<operation id="786" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>

<operation id="787" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>

<operation id="788" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>

<operation id="789" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>

<operation id="790" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="791" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:63  %or_ln25_14 = or i9 %tmp_36, 15

]]></Node>
<StgValue><ssdm name="or_ln25_14"/></StgValue>
</operation>

<operation id="792" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:64  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln25_14)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="793" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %add_ln25_15 = add i64 %tmp_51, %empty

]]></Node>
<StgValue><ssdm name="add_ln25_15"/></StgValue>
</operation>

<operation id="794" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:66  %OUTPUT_addr_15 = getelementptr float* %OUTPUT_r, i64 %add_ln25_15

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_15"/></StgValue>
</operation>

<operation id="795" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %mC_addr_6 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mC_addr_6"/></StgValue>
</operation>

<operation id="796" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:103  store float %OUTPUT_addr_6_read, float* %mC_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="797" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:105  %OUTPUT_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_7_read"/></StgValue>
</operation>

<operation id="798" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_8_req"/></StgValue>
</operation>

<operation id="799" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>

<operation id="800" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>

<operation id="801" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>

<operation id="802" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>

<operation id="803" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>

<operation id="804" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="805" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %mC_addr_7 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mC_addr_7"/></StgValue>
</operation>

<operation id="806" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:106  store float %OUTPUT_addr_7_read, float* %mC_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="807" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:108  %OUTPUT_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_8_read"/></StgValue>
</operation>

<operation id="808" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:110  %OUTPUT_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_9_req"/></StgValue>
</operation>

<operation id="809" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>

<operation id="810" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>

<operation id="811" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>

<operation id="812" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>

<operation id="813" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>

<operation id="814" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="815" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %mC_addr_8 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mC_addr_8"/></StgValue>
</operation>

<operation id="816" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:109  store float %OUTPUT_addr_8_read, float* %mC_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="817" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:111  %OUTPUT_addr_9_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_9_read"/></StgValue>
</operation>

<operation id="818" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_10_req"/></StgValue>
</operation>

<operation id="819" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>

<operation id="820" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>

<operation id="821" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>

<operation id="822" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>

<operation id="823" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="824" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %mC_addr_9 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mC_addr_9"/></StgValue>
</operation>

<operation id="825" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:112  store float %OUTPUT_addr_9_read, float* %mC_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="826" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:114  %OUTPUT_addr_10_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_10_read"/></StgValue>
</operation>

<operation id="827" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:116  %OUTPUT_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_11_req"/></StgValue>
</operation>

<operation id="828" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>

<operation id="829" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>

<operation id="830" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>

<operation id="831" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="832" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %mC_addr_10 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mC_addr_10"/></StgValue>
</operation>

<operation id="833" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:115  store float %OUTPUT_addr_10_read, float* %mC_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="834" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:117  %OUTPUT_addr_11_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_11_read"/></StgValue>
</operation>

<operation id="835" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_12_req"/></StgValue>
</operation>

<operation id="836" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>

<operation id="837" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>

<operation id="838" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="839" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %mC_addr_11 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mC_addr_11"/></StgValue>
</operation>

<operation id="840" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:118  store float %OUTPUT_addr_11_read, float* %mC_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="841" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:120  %OUTPUT_addr_12_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_12_read"/></StgValue>
</operation>

<operation id="842" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:122  %OUTPUT_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_13_req"/></StgValue>
</operation>

<operation id="843" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>

<operation id="844" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="845" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %mC_addr_12 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mC_addr_12"/></StgValue>
</operation>

<operation id="846" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:121  store float %OUTPUT_addr_12_read, float* %mC_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="847" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:123  %OUTPUT_addr_13_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_13_read"/></StgValue>
</operation>

<operation id="848" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_14_req"/></StgValue>
</operation>

<operation id="849" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="850" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %mC_addr_13 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="mC_addr_13"/></StgValue>
</operation>

<operation id="851" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:124  store float %OUTPUT_addr_13_read, float* %mC_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="852" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:126  %OUTPUT_addr_14_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_14_read"/></StgValue>
</operation>

<operation id="853" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:128  %OUTPUT_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %OUTPUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_load_15_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="854" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %mC_addr_14 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="mC_addr_14"/></StgValue>
</operation>

<operation id="855" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:127  store float %OUTPUT_addr_14_read, float* %mC_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="856" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:129  %OUTPUT_addr_15_read = call float @_ssdm_op_Read.m_axi.floatP(float* %OUTPUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_15_read"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="857" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="858" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %mC_addr_15 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="mC_addr_15"/></StgValue>
</operation>

<operation id="859" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:130  store float %OUTPUT_addr_15_read, float* %mC_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="860" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
:131  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="861" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0  %indvar_flatten223 = phi i9 [ %add_ln30, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten223"/></StgValue>
</operation>

<operation id="862" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1  %i_3 = phi i5 [ %select_ln30, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="863" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2  %indvar_flatten107 = phi i8 [ %select_ln31_44, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten107"/></StgValue>
</operation>

<operation id="864" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3  %j_0 = phi i5 [ %select_ln31_21, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="865" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4  %indvar_flatten = phi i6 [ %select_ln32_21, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="866" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.preheader:5  %k_0 = phi i5 [ %select_ln32_1, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="867" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:6  %ii_0 = phi i3 [ %ii, %ii_loop ], [ 0, %.preheader1.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ii_0"/></StgValue>
</operation>

<operation id="868" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="5">
<![CDATA[
.preheader1.preheader:7  %trunc_ln31 = trunc i5 %j_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="869" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="5">
<![CDATA[
.preheader1.preheader:8  %zext_ln38 = zext i5 %j_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="870" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="5">
<![CDATA[
.preheader1.preheader:9  %zext_ln38_1 = zext i5 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="871" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:10  %or_ln38_3 = or i4 %trunc_ln31, 1

]]></Node>
<StgValue><ssdm name="or_ln38_3"/></StgValue>
</operation>

<operation id="872" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:11  %or_ln38_4 = or i4 %trunc_ln31, 2

]]></Node>
<StgValue><ssdm name="or_ln38_4"/></StgValue>
</operation>

<operation id="873" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:12  %or_ln38_5 = or i4 %trunc_ln31, 3

]]></Node>
<StgValue><ssdm name="or_ln38_5"/></StgValue>
</operation>

<operation id="874" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="5">
<![CDATA[
.preheader1.preheader:13  %trunc_ln32 = trunc i5 %k_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="875" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader1.preheader:14  %tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="876" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="9">
<![CDATA[
.preheader1.preheader:15  %zext_ln38_2 = zext i9 %tmp_52 to i10

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="877" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader:16  %add_ln38_1 = add i10 %zext_ln38_2, %zext_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="878" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader1.preheader:17  %tmp_53 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0, i4 %or_ln38_3)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="879" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader1.preheader:18  %tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0, i4 %or_ln38_4)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="880" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader1.preheader:19  %tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0, i4 %or_ln38_5)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="881" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:20  %or_ln38 = or i4 %trunc_ln32, 1

]]></Node>
<StgValue><ssdm name="or_ln38"/></StgValue>
</operation>

<operation id="882" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:21  %tmp_56 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="883" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:22  %zext_ln38_3 = zext i8 %tmp_56 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="884" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:23  %add_ln38_2 = add i9 %zext_ln38_3, %zext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="885" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:24  %tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38, i4 %or_ln38_3)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="886" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:25  %tmp_58 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38, i4 %or_ln38_4)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="887" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:26  %tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38, i4 %or_ln38_5)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="888" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:27  %or_ln38_1 = or i4 %trunc_ln32, 2

]]></Node>
<StgValue><ssdm name="or_ln38_1"/></StgValue>
</operation>

<operation id="889" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:28  %tmp_60 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="890" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:29  %zext_ln38_4 = zext i8 %tmp_60 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="891" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:30  %add_ln38_3 = add i9 %zext_ln38_4, %zext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="892" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:31  %tmp_61 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_1, i4 %or_ln38_3)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="893" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:32  %tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_1, i4 %or_ln38_4)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="894" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:33  %tmp_63 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_1, i4 %or_ln38_5)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="895" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1.preheader:34  %or_ln38_2 = or i4 %trunc_ln32, 3

]]></Node>
<StgValue><ssdm name="or_ln38_2"/></StgValue>
</operation>

<operation id="896" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:35  %tmp_64 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="897" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:36  %zext_ln38_5 = zext i8 %tmp_64 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="898" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:37  %add_ln38_4 = add i9 %zext_ln38_5, %zext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="899" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:38  %tmp_65 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_2, i4 %or_ln38_3)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="900" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:39  %tmp_66 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_2, i4 %or_ln38_4)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="901" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader:40  %tmp_67 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_2, i4 %or_ln38_5)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="902" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:41  %icmp_ln30 = icmp eq i9 %indvar_flatten223, -256

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="903" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:42  %add_ln30 = add i9 1, %indvar_flatten223

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="904" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:43  br i1 %icmp_ln30, label %.preheader.preheader, label %ii_loop

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="905" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ii_loop:0  %i_8 = add i5 4, %i_3

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="906" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ii_loop:3  %icmp_ln31 = icmp eq i8 %indvar_flatten107, 64

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="907" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ii_loop:4  %select_ln31 = select i1 %icmp_ln31, i5 0, i5 %j_0

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="908" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:34  %xor_ln31 = xor i1 %icmp_ln31, true

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="909" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ii_loop:35  %icmp_ln35 = icmp eq i3 %ii_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="910" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:36  %and_ln31 = and i1 %icmp_ln35, %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="911" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:37  %icmp_ln32 = icmp eq i6 %indvar_flatten, 16

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="912" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:38  %and_ln31_1 = and i1 %icmp_ln32, %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>

<operation id="913" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ii_loop:40  %j = add i5 4, %select_ln31

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="914" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:42  %or_ln31 = or i1 %and_ln31_1, %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="915" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ii_loop:43  %select_ln31_20 = select i1 %or_ln31, i5 0, i5 %k_0

]]></Node>
<StgValue><ssdm name="select_ln31_20"/></StgValue>
</operation>

<operation id="916" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="5">
<![CDATA[
ii_loop:44  %trunc_ln31_1 = trunc i5 %j to i4

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="917" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:93  %xor_ln31_1 = xor i1 %icmp_ln32, true

]]></Node>
<StgValue><ssdm name="xor_ln31_1"/></StgValue>
</operation>

<operation id="918" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:94  %or_ln31_1 = or i1 %icmp_ln31, %xor_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="919" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:95  %and_ln31_2 = and i1 %and_ln31, %or_ln31_1

]]></Node>
<StgValue><ssdm name="and_ln31_2"/></StgValue>
</operation>

<operation id="920" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:98  %or_ln32 = or i1 %and_ln31_2, %and_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="921" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ii_loop:99  %or_ln32_1 = or i1 %or_ln32, %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln32_1"/></StgValue>
</operation>

<operation id="922" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
ii_loop:100  %select_ln32 = select i1 %or_ln32_1, i3 0, i3 %ii_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="923" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:260  %add_ln32_1 = add i6 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="924" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ii_loop:262  %add_ln31_1 = add i8 1, %indvar_flatten107

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="925" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:5  %select_ln31_1 = select i1 %icmp_ln31, i4 1, i4 %or_ln38_3

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="926" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
ii_loop:8  %select_ln31_4 = select i1 %icmp_ln31, i10 0, i10 %add_ln38_1

]]></Node>
<StgValue><ssdm name="select_ln31_4"/></StgValue>
</operation>

<operation id="927" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:13  %select_ln31_8 = select i1 %icmp_ln31, i9 1, i9 %tmp_53

]]></Node>
<StgValue><ssdm name="select_ln31_8"/></StgValue>
</operation>

<operation id="928" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ii_loop:39  %select_ln30 = select i1 %icmp_ln31, i5 %i_8, i5 %i_3

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="929" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="5">
<![CDATA[
ii_loop:47  %zext_ln31_12 = zext i5 %j to i10

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="930" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ii_loop:48  %select_ln31_21 = select i1 %and_ln31_1, i5 %j, i5 %select_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_21"/></StgValue>
</operation>

<operation id="931" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="5">
<![CDATA[
ii_loop:50  %zext_ln31_14 = zext i5 %select_ln31_21 to i10

]]></Node>
<StgValue><ssdm name="zext_ln31_14"/></StgValue>
</operation>

<operation id="932" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ii_loop:51  %or_ln38_6 = or i4 %trunc_ln31_1, 1

]]></Node>
<StgValue><ssdm name="or_ln38_6"/></StgValue>
</operation>

<operation id="933" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="4">
<![CDATA[
ii_loop:52  %zext_ln31_15 = zext i4 %or_ln38_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln31_15"/></StgValue>
</operation>

<operation id="934" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:53  %select_ln31_22 = select i1 %and_ln31_1, i4 %or_ln38_6, i4 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_22"/></StgValue>
</operation>

<operation id="935" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
ii_loop:60  %select_ln31_25 = select i1 %and_ln31_1, i10 %zext_ln31_12, i10 %select_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_25"/></StgValue>
</operation>

<operation id="936" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:78  %select_ln31_29 = select i1 %and_ln31_1, i9 %zext_ln31_15, i9 %select_ln31_8

]]></Node>
<StgValue><ssdm name="select_ln31_29"/></StgValue>
</operation>

<operation id="937" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:79  %zext_ln31_18 = zext i9 %select_ln31_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="938" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ii_loop:96  %k = add i5 4, %select_ln31_20

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="939" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="5">
<![CDATA[
ii_loop:101  %trunc_ln32_1 = trunc i5 %k to i4

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="940" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
ii_loop:102  %tmp_78 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="941" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="9">
<![CDATA[
ii_loop:103  %zext_ln38_8 = zext i9 %tmp_78 to i10

]]></Node>
<StgValue><ssdm name="zext_ln38_8"/></StgValue>
</operation>

<operation id="942" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ii_loop:104  %add_ln38_7 = add i10 %zext_ln38_8, %zext_ln31_14

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="943" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:105  %tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %k, i4 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="944" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ii_loop:108  %select_ln32_1 = select i1 %and_ln31_2, i5 %k, i5 %select_ln31_20

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="945" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="5">
<![CDATA[
ii_loop:109  %zext_ln32 = zext i5 %select_ln32_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="946" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
ii_loop:110  %select_ln32_2 = select i1 %and_ln31_2, i10 %add_ln38_7, i10 %select_ln31_25

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="947" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="10">
<![CDATA[
ii_loop:111  %zext_ln32_1 = zext i10 %select_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="948" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:112  %mB_addr_16 = getelementptr [256 x float]* %mB, i64 0, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mB_addr_16"/></StgValue>
</operation>

<operation id="949" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:113  %mB_load = load float* %mB_addr_16, align 4

]]></Node>
<StgValue><ssdm name="mB_load"/></StgValue>
</operation>

<operation id="950" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ii_loop:114  %or_ln38_9 = or i4 %trunc_ln32_1, 1

]]></Node>
<StgValue><ssdm name="or_ln38_9"/></StgValue>
</operation>

<operation id="951" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:147  %select_ln32_6 = select i1 %and_ln31_2, i64 %tmp_79, i64 %zext_ln31_18

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="952" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:148  %mB_addr_20 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_6

]]></Node>
<StgValue><ssdm name="mB_addr_20"/></StgValue>
</operation>

<operation id="953" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:149  %mB_load_4 = load float* %mB_addr_20, align 4

]]></Node>
<StgValue><ssdm name="mB_load_4"/></StgValue>
</operation>

<operation id="954" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="3">
<![CDATA[
ii_loop:183  %zext_ln35 = zext i3 %select_ln32 to i5

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="955" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ii_loop:187  %add_ln38 = add i5 %zext_ln35, %select_ln30

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="956" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
ii_loop:188  %tmp_94 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln38, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="957" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="9">
<![CDATA[
ii_loop:189  %zext_ln38_13 = zext i9 %tmp_94 to i10

]]></Node>
<StgValue><ssdm name="zext_ln38_13"/></StgValue>
</operation>

<operation id="958" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ii_loop:190  %add_ln38_11 = add i10 %zext_ln38_13, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln38_11"/></StgValue>
</operation>

<operation id="959" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="10">
<![CDATA[
ii_loop:191  %zext_ln38_14 = zext i10 %add_ln38_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_14"/></StgValue>
</operation>

<operation id="960" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:192  %mA_addr_16 = getelementptr [256 x float]* %mA, i64 0, i64 %zext_ln38_14

]]></Node>
<StgValue><ssdm name="mA_addr_16"/></StgValue>
</operation>

<operation id="961" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:193  %select_ln31_41 = select i1 %or_ln31, i4 1, i4 %or_ln38

]]></Node>
<StgValue><ssdm name="select_ln31_41"/></StgValue>
</operation>

<operation id="962" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:194  %select_ln32_18 = select i1 %and_ln31_2, i4 %or_ln38_9, i4 %select_ln31_41

]]></Node>
<StgValue><ssdm name="select_ln32_18"/></StgValue>
</operation>

<operation id="963" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:195  %tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %add_ln38, i4 %select_ln32_18)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="964" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:196  %mA_addr_17 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="mA_addr_17"/></StgValue>
</operation>

<operation id="965" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ii_loop:205  %add_ln38_12 = add i10 %zext_ln38_13, %zext_ln31_14

]]></Node>
<StgValue><ssdm name="add_ln38_12"/></StgValue>
</operation>

<operation id="966" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="10">
<![CDATA[
ii_loop:206  %zext_ln38_15 = zext i10 %add_ln38_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_15"/></StgValue>
</operation>

<operation id="967" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:207  %mC_addr_32 = getelementptr [256 x float]* %mC, i64 0, i64 %zext_ln38_15

]]></Node>
<StgValue><ssdm name="mC_addr_32"/></StgValue>
</operation>

<operation id="968" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:208  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %add_ln38, i4 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="969" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:209  %mC_addr_33 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="mC_addr_33"/></StgValue>
</operation>

<operation id="970" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:214  %mA_load = load float* %mA_addr_16, align 16

]]></Node>
<StgValue><ssdm name="mA_load"/></StgValue>
</operation>

<operation id="971" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:216  %mC_load_16 = load float* %mC_addr_32, align 16

]]></Node>
<StgValue><ssdm name="mC_load_16"/></StgValue>
</operation>

<operation id="972" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:218  %mA_load_1 = load float* %mA_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mA_load_1"/></StgValue>
</operation>

<operation id="973" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:229  %mC_load_17 = load float* %mC_addr_33, align 4

]]></Node>
<StgValue><ssdm name="mC_load_17"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="974" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:6  %select_ln31_2 = select i1 %icmp_ln31, i4 2, i4 %or_ln38_4

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="975" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:7  %select_ln31_3 = select i1 %icmp_ln31, i4 3, i4 %or_ln38_5

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="976" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:20  %select_ln31_12 = select i1 %icmp_ln31, i9 2, i9 %tmp_54

]]></Node>
<StgValue><ssdm name="select_ln31_12"/></StgValue>
</operation>

<operation id="977" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:27  %select_ln31_16 = select i1 %icmp_ln31, i9 3, i9 %tmp_55

]]></Node>
<StgValue><ssdm name="select_ln31_16"/></StgValue>
</operation>

<operation id="978" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ii_loop:54  %or_ln38_7 = or i4 %trunc_ln31_1, 2

]]></Node>
<StgValue><ssdm name="or_ln38_7"/></StgValue>
</operation>

<operation id="979" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="4">
<![CDATA[
ii_loop:55  %zext_ln31_16 = zext i4 %or_ln38_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="980" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:56  %select_ln31_23 = select i1 %and_ln31_1, i4 %or_ln38_7, i4 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_23"/></StgValue>
</operation>

<operation id="981" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ii_loop:57  %or_ln38_8 = or i4 %trunc_ln31_1, 3

]]></Node>
<StgValue><ssdm name="or_ln38_8"/></StgValue>
</operation>

<operation id="982" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="4">
<![CDATA[
ii_loop:58  %zext_ln31_17 = zext i4 %or_ln38_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="983" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:59  %select_ln31_24 = select i1 %and_ln31_1, i4 %or_ln38_8, i4 %select_ln31_3

]]></Node>
<StgValue><ssdm name="select_ln31_24"/></StgValue>
</operation>

<operation id="984" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:83  %select_ln31_33 = select i1 %and_ln31_1, i9 %zext_ln31_16, i9 %select_ln31_12

]]></Node>
<StgValue><ssdm name="select_ln31_33"/></StgValue>
</operation>

<operation id="985" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:84  %zext_ln31_19 = zext i9 %select_ln31_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="986" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:88  %select_ln31_37 = select i1 %and_ln31_1, i9 %zext_ln31_17, i9 %select_ln31_16

]]></Node>
<StgValue><ssdm name="select_ln31_37"/></StgValue>
</operation>

<operation id="987" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:89  %zext_ln31_20 = zext i9 %select_ln31_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="988" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:106  %tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %k, i4 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="989" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:107  %tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %k, i4 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="990" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:113  %mB_load = load float* %mB_addr_16, align 4

]]></Node>
<StgValue><ssdm name="mB_load"/></StgValue>
</operation>

<operation id="991" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ii_loop:125  %or_ln38_10 = or i4 %trunc_ln32_1, 2

]]></Node>
<StgValue><ssdm name="or_ln38_10"/></StgValue>
</operation>

<operation id="992" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ii_loop:136  %or_ln38_11 = or i4 %trunc_ln32_1, 3

]]></Node>
<StgValue><ssdm name="or_ln38_11"/></StgValue>
</operation>

<operation id="993" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:149  %mB_load_4 = load float* %mB_addr_20, align 4

]]></Node>
<StgValue><ssdm name="mB_load_4"/></StgValue>
</operation>

<operation id="994" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:159  %select_ln32_10 = select i1 %and_ln31_2, i64 %tmp_80, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="select_ln32_10"/></StgValue>
</operation>

<operation id="995" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:160  %mB_addr_24 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_10

]]></Node>
<StgValue><ssdm name="mB_addr_24"/></StgValue>
</operation>

<operation id="996" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:161  %mB_load_8 = load float* %mB_addr_24, align 4

]]></Node>
<StgValue><ssdm name="mB_load_8"/></StgValue>
</operation>

<operation id="997" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:171  %select_ln32_14 = select i1 %and_ln31_2, i64 %tmp_81, i64 %zext_ln31_20

]]></Node>
<StgValue><ssdm name="select_ln32_14"/></StgValue>
</operation>

<operation id="998" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:172  %mB_addr_28 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_14

]]></Node>
<StgValue><ssdm name="mB_addr_28"/></StgValue>
</operation>

<operation id="999" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:173  %mB_load_12 = load float* %mB_addr_28, align 4

]]></Node>
<StgValue><ssdm name="mB_load_12"/></StgValue>
</operation>

<operation id="1000" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:197  %select_ln31_42 = select i1 %or_ln31, i4 2, i4 %or_ln38_1

]]></Node>
<StgValue><ssdm name="select_ln31_42"/></StgValue>
</operation>

<operation id="1001" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:198  %select_ln32_19 = select i1 %and_ln31_2, i4 %or_ln38_10, i4 %select_ln31_42

]]></Node>
<StgValue><ssdm name="select_ln32_19"/></StgValue>
</operation>

<operation id="1002" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:199  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %add_ln38, i4 %select_ln32_19)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1003" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:200  %mA_addr_18 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="mA_addr_18"/></StgValue>
</operation>

<operation id="1004" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:201  %select_ln31_43 = select i1 %or_ln31, i4 3, i4 %or_ln38_2

]]></Node>
<StgValue><ssdm name="select_ln31_43"/></StgValue>
</operation>

<operation id="1005" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:202  %select_ln32_20 = select i1 %and_ln31_2, i4 %or_ln38_11, i4 %select_ln31_43

]]></Node>
<StgValue><ssdm name="select_ln32_20"/></StgValue>
</operation>

<operation id="1006" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:203  %tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %add_ln38, i4 %select_ln32_20)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1007" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:204  %mA_addr_19 = getelementptr [256 x float]* %mA, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="mA_addr_19"/></StgValue>
</operation>

<operation id="1008" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:210  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %add_ln38, i4 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1009" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:211  %mC_addr_34 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="mC_addr_34"/></StgValue>
</operation>

<operation id="1010" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="5" op_3_bw="4">
<![CDATA[
ii_loop:212  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i5.i4(i55 0, i5 %add_ln38, i4 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1011" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:213  %mC_addr_35 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="mC_addr_35"/></StgValue>
</operation>

<operation id="1012" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:214  %mA_load = load float* %mA_addr_16, align 16

]]></Node>
<StgValue><ssdm name="mA_load"/></StgValue>
</operation>

<operation id="1013" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:216  %mC_load_16 = load float* %mC_addr_32, align 16

]]></Node>
<StgValue><ssdm name="mC_load_16"/></StgValue>
</operation>

<operation id="1014" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:218  %mA_load_1 = load float* %mA_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mA_load_1"/></StgValue>
</operation>

<operation id="1015" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:221  %mA_load_2 = load float* %mA_addr_18, align 8

]]></Node>
<StgValue><ssdm name="mA_load_2"/></StgValue>
</operation>

<operation id="1016" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:224  %mA_load_3 = load float* %mA_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mA_load_3"/></StgValue>
</operation>

<operation id="1017" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:229  %mC_load_17 = load float* %mC_addr_33, align 4

]]></Node>
<StgValue><ssdm name="mC_load_17"/></StgValue>
</operation>

<operation id="1018" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:239  %mC_load_18 = load float* %mC_addr_34, align 8

]]></Node>
<StgValue><ssdm name="mC_load_18"/></StgValue>
</operation>

<operation id="1019" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:249  %mC_load_19 = load float* %mC_addr_35, align 4

]]></Node>
<StgValue><ssdm name="mC_load_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1020" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:9  %select_ln31_5 = select i1 %icmp_ln31, i9 16, i9 %add_ln38_2

]]></Node>
<StgValue><ssdm name="select_ln31_5"/></StgValue>
</operation>

<operation id="1021" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:12  %select_ln31_7 = select i1 %icmp_ln31, i9 48, i9 %add_ln38_4

]]></Node>
<StgValue><ssdm name="select_ln31_7"/></StgValue>
</operation>

<operation id="1022" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:14  %select_ln31_9 = select i1 %icmp_ln31, i8 17, i8 %tmp_57

]]></Node>
<StgValue><ssdm name="select_ln31_9"/></StgValue>
</operation>

<operation id="1023" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:15  %zext_ln31_1 = zext i8 %select_ln31_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="1024" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="5">
<![CDATA[
ii_loop:45  %zext_ln31_10 = zext i5 %j to i7

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="1025" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="5">
<![CDATA[
ii_loop:46  %zext_ln31_11 = zext i5 %j to i6

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="1026" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="5">
<![CDATA[
ii_loop:49  %zext_ln31_13 = zext i5 %select_ln31_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln31_13"/></StgValue>
</operation>

<operation id="1027" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ii_loop:61  %add_ln38_5 = add i6 16, %zext_ln31_11

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="1028" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="6">
<![CDATA[
ii_loop:62  %zext_ln38_6 = zext i6 %add_ln38_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_6"/></StgValue>
</operation>

<operation id="1029" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:63  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %or_ln38_6)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1030" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:66  %select_ln31_26 = select i1 %and_ln31_1, i9 %zext_ln38_6, i9 %select_ln31_5

]]></Node>
<StgValue><ssdm name="select_ln31_26"/></StgValue>
</operation>

<operation id="1031" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
ii_loop:72  %add_ln38_6 = add i7 48, %zext_ln31_10

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="1032" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="7">
<![CDATA[
ii_loop:73  %zext_ln38_7 = zext i7 %add_ln38_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_7"/></StgValue>
</operation>

<operation id="1033" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:77  %select_ln31_28 = select i1 %and_ln31_1, i9 %zext_ln38_7, i9 %select_ln31_7

]]></Node>
<StgValue><ssdm name="select_ln31_28"/></StgValue>
</operation>

<operation id="1034" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:80  %select_ln31_30 = select i1 %and_ln31_1, i64 %tmp_68, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_30"/></StgValue>
</operation>

<operation id="1035" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:115  %tmp_82 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_9, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1036" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="8">
<![CDATA[
ii_loop:116  %zext_ln38_9 = zext i8 %tmp_82 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_9"/></StgValue>
</operation>

<operation id="1037" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ii_loop:117  %add_ln38_8 = add i9 %zext_ln38_9, %zext_ln31_13

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="1038" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:118  %tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_9, i4 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1039" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:121  %select_ln32_3 = select i1 %and_ln31_2, i9 %add_ln38_8, i9 %select_ln31_26

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="1040" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:122  %zext_ln32_2 = zext i9 %select_ln32_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="1041" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:123  %mB_addr_17 = getelementptr [256 x float]* %mB, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="mB_addr_17"/></StgValue>
</operation>

<operation id="1042" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:124  %mB_load_1 = load float* %mB_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mB_load_1"/></StgValue>
</operation>

<operation id="1043" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:137  %tmp_90 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_11, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="8">
<![CDATA[
ii_loop:138  %zext_ln38_12 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_12"/></StgValue>
</operation>

<operation id="1045" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ii_loop:139  %add_ln38_10 = add i9 %zext_ln38_12, %zext_ln31_13

]]></Node>
<StgValue><ssdm name="add_ln38_10"/></StgValue>
</operation>

<operation id="1046" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:143  %select_ln32_5 = select i1 %and_ln31_2, i9 %add_ln38_10, i9 %select_ln31_28

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="1047" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:150  %select_ln32_7 = select i1 %and_ln31_2, i64 %tmp_83, i64 %select_ln31_30

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="1048" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:151  %mB_addr_21 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_7

]]></Node>
<StgValue><ssdm name="mB_addr_21"/></StgValue>
</operation>

<operation id="1049" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:152  %mB_load_5 = load float* %mB_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mB_load_5"/></StgValue>
</operation>

<operation id="1050" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:161  %mB_load_8 = load float* %mB_addr_24, align 4

]]></Node>
<StgValue><ssdm name="mB_load_8"/></StgValue>
</operation>

<operation id="1051" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:173  %mB_load_12 = load float* %mB_addr_28, align 4

]]></Node>
<StgValue><ssdm name="mB_load_12"/></StgValue>
</operation>

<operation id="1052" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1053" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:221  %mA_load_2 = load float* %mA_addr_18, align 8

]]></Node>
<StgValue><ssdm name="mA_load_2"/></StgValue>
</operation>

<operation id="1054" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:224  %mA_load_3 = load float* %mA_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mA_load_3"/></StgValue>
</operation>

<operation id="1055" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1056" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:239  %mC_load_18 = load float* %mC_addr_34, align 8

]]></Node>
<StgValue><ssdm name="mC_load_18"/></StgValue>
</operation>

<operation id="1057" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:249  %mC_load_19 = load float* %mC_addr_35, align 4

]]></Node>
<StgValue><ssdm name="mC_load_19"/></StgValue>
</operation>

<operation id="1058" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ii_loop:259  %ii = add i3 1, %select_ln32

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="1059" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ii_loop:261  %select_ln32_21 = select i1 %or_ln31, i6 1, i6 %add_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln32_21"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1060" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:21  %select_ln31_13 = select i1 %icmp_ln31, i8 18, i8 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln31_13"/></StgValue>
</operation>

<operation id="1061" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:22  %zext_ln31_4 = zext i8 %select_ln31_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="1062" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:28  %select_ln31_17 = select i1 %icmp_ln31, i8 19, i8 %tmp_59

]]></Node>
<StgValue><ssdm name="select_ln31_17"/></StgValue>
</operation>

<operation id="1063" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:29  %zext_ln31_7 = zext i8 %select_ln31_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="1064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:64  %tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %or_ln38_7)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1065" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:65  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 1, i4 %or_ln38_8)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1066" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:85  %select_ln31_34 = select i1 %and_ln31_1, i64 %tmp_69, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_34"/></StgValue>
</operation>

<operation id="1067" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:90  %select_ln31_38 = select i1 %and_ln31_1, i64 %tmp_70, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="select_ln31_38"/></StgValue>
</operation>

<operation id="1068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:119  %tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_9, i4 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1069" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:120  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_9, i4 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1070" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:124  %mB_load_1 = load float* %mB_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mB_load_1"/></StgValue>
</operation>

<operation id="1071" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:152  %mB_load_5 = load float* %mB_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mB_load_5"/></StgValue>
</operation>

<operation id="1072" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:162  %select_ln32_11 = select i1 %and_ln31_2, i64 %tmp_84, i64 %select_ln31_34

]]></Node>
<StgValue><ssdm name="select_ln32_11"/></StgValue>
</operation>

<operation id="1073" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:163  %mB_addr_25 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_11

]]></Node>
<StgValue><ssdm name="mB_addr_25"/></StgValue>
</operation>

<operation id="1074" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:164  %mB_load_9 = load float* %mB_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mB_load_9"/></StgValue>
</operation>

<operation id="1075" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:174  %select_ln32_15 = select i1 %and_ln31_2, i64 %tmp_85, i64 %select_ln31_38

]]></Node>
<StgValue><ssdm name="select_ln32_15"/></StgValue>
</operation>

<operation id="1076" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:175  %mB_addr_29 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_15

]]></Node>
<StgValue><ssdm name="mB_addr_29"/></StgValue>
</operation>

<operation id="1077" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:176  %mB_load_13 = load float* %mB_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mB_load_13"/></StgValue>
</operation>

<operation id="1078" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1079" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1080" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_4 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1081" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_5 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1082" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ii_loop:10  %select_ln31_6 = select i1 %icmp_ln31, i9 32, i9 %add_ln38_3

]]></Node>
<StgValue><ssdm name="select_ln31_6"/></StgValue>
</operation>

<operation id="1083" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:11  %zext_ln31 = zext i9 %select_ln31_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="1084" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:16  %select_ln31_10 = select i1 %icmp_ln31, i8 33, i8 %tmp_61

]]></Node>
<StgValue><ssdm name="select_ln31_10"/></StgValue>
</operation>

<operation id="1085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:17  %zext_ln31_2 = zext i8 %select_ln31_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="1086" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
ii_loop:67  %tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 1, i5 %j)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1087" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:68  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %or_ln38_6)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1088" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:71  %select_ln31_27 = select i1 %and_ln31_1, i64 %tmp_71, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_27"/></StgValue>
</operation>

<operation id="1089" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:81  %select_ln31_31 = select i1 %and_ln31_1, i64 %tmp_72, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_31"/></StgValue>
</operation>

<operation id="1090" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
ii_loop:126  %tmp_86 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln38_10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1091" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="8">
<![CDATA[
ii_loop:127  %zext_ln38_10 = zext i8 %tmp_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln38_10"/></StgValue>
</operation>

<operation id="1092" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ii_loop:128  %add_ln38_9 = add i9 %zext_ln38_10, %zext_ln31_13

]]></Node>
<StgValue><ssdm name="add_ln38_9"/></StgValue>
</operation>

<operation id="1093" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:129  %zext_ln38_11 = zext i9 %add_ln38_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_11"/></StgValue>
</operation>

<operation id="1094" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:130  %tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_10, i4 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1095" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:133  %select_ln32_4 = select i1 %and_ln31_2, i64 %zext_ln38_11, i64 %select_ln31_27

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="1096" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:134  %mB_addr_18 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_4

]]></Node>
<StgValue><ssdm name="mB_addr_18"/></StgValue>
</operation>

<operation id="1097" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:135  %mB_load_2 = load float* %mB_addr_18, align 4

]]></Node>
<StgValue><ssdm name="mB_load_2"/></StgValue>
</operation>

<operation id="1098" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:153  %select_ln32_8 = select i1 %and_ln31_2, i64 %tmp_87, i64 %select_ln31_31

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="1099" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:154  %mB_addr_22 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_8

]]></Node>
<StgValue><ssdm name="mB_addr_22"/></StgValue>
</operation>

<operation id="1100" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:155  %mB_load_6 = load float* %mB_addr_22, align 4

]]></Node>
<StgValue><ssdm name="mB_load_6"/></StgValue>
</operation>

<operation id="1101" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:164  %mB_load_9 = load float* %mB_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mB_load_9"/></StgValue>
</operation>

<operation id="1102" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:176  %mB_load_13 = load float* %mB_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mB_load_13"/></StgValue>
</operation>

<operation id="1103" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1104" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1105" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1106" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_1135_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_1135_1"/></StgValue>
</operation>

<operation id="1107" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_4 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1108" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_5 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1109" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:23  %select_ln31_14 = select i1 %icmp_ln31, i8 34, i8 %tmp_62

]]></Node>
<StgValue><ssdm name="select_ln31_14"/></StgValue>
</operation>

<operation id="1110" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:24  %zext_ln31_5 = zext i8 %select_ln31_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="1111" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:30  %select_ln31_18 = select i1 %icmp_ln31, i8 35, i8 %tmp_63

]]></Node>
<StgValue><ssdm name="select_ln31_18"/></StgValue>
</operation>

<operation id="1112" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:31  %zext_ln31_8 = zext i8 %select_ln31_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="1113" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:69  %tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %or_ln38_7)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1114" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:70  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 2, i4 %or_ln38_8)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1115" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:86  %select_ln31_35 = select i1 %and_ln31_1, i64 %tmp_73, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="select_ln31_35"/></StgValue>
</operation>

<operation id="1116" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:91  %select_ln31_39 = select i1 %and_ln31_1, i64 %tmp_74, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="select_ln31_39"/></StgValue>
</operation>

<operation id="1117" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:131  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_10, i4 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1118" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:132  %tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_10, i4 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1119" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:135  %mB_load_2 = load float* %mB_addr_18, align 4

]]></Node>
<StgValue><ssdm name="mB_load_2"/></StgValue>
</operation>

<operation id="1120" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:155  %mB_load_6 = load float* %mB_addr_22, align 4

]]></Node>
<StgValue><ssdm name="mB_load_6"/></StgValue>
</operation>

<operation id="1121" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:165  %select_ln32_12 = select i1 %and_ln31_2, i64 %tmp_88, i64 %select_ln31_35

]]></Node>
<StgValue><ssdm name="select_ln32_12"/></StgValue>
</operation>

<operation id="1122" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:166  %mB_addr_26 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_12

]]></Node>
<StgValue><ssdm name="mB_addr_26"/></StgValue>
</operation>

<operation id="1123" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:167  %mB_load_10 = load float* %mB_addr_26, align 4

]]></Node>
<StgValue><ssdm name="mB_load_10"/></StgValue>
</operation>

<operation id="1124" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:177  %select_ln32_16 = select i1 %and_ln31_2, i64 %tmp_89, i64 %select_ln31_39

]]></Node>
<StgValue><ssdm name="select_ln32_16"/></StgValue>
</operation>

<operation id="1125" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:178  %mB_addr_30 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_16

]]></Node>
<StgValue><ssdm name="mB_addr_30"/></StgValue>
</operation>

<operation id="1126" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:179  %mB_load_14 = load float* %mB_addr_30, align 4

]]></Node>
<StgValue><ssdm name="mB_load_14"/></StgValue>
</operation>

<operation id="1127" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:215  %tmp1 = fmul float %mA_load, %mB_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1128" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1129" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:228  %tmp_s = fmul float %mA_load, %mB_load_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1130" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_1135_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_1135_1"/></StgValue>
</operation>

<operation id="1131" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_4 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1132" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1133" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_5 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1134" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1135" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:18  %select_ln31_11 = select i1 %icmp_ln31, i8 49, i8 %tmp_65

]]></Node>
<StgValue><ssdm name="select_ln31_11"/></StgValue>
</operation>

<operation id="1136" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:19  %zext_ln31_3 = zext i8 %select_ln31_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="1137" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:74  %tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %or_ln38_6)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1138" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:82  %select_ln31_32 = select i1 %and_ln31_1, i64 %tmp_75, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="select_ln31_32"/></StgValue>
</operation>

<operation id="1139" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:140  %tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_11, i4 %select_ln31_22)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1140" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="9">
<![CDATA[
ii_loop:144  %zext_ln32_3 = zext i9 %select_ln32_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="1141" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:145  %mB_addr_19 = getelementptr [256 x float]* %mB, i64 0, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="mB_addr_19"/></StgValue>
</operation>

<operation id="1142" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:146  %mB_load_3 = load float* %mB_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mB_load_3"/></StgValue>
</operation>

<operation id="1143" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:156  %select_ln32_9 = select i1 %and_ln31_2, i64 %tmp_91, i64 %select_ln31_32

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="1144" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:157  %mB_addr_23 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_9

]]></Node>
<StgValue><ssdm name="mB_addr_23"/></StgValue>
</operation>

<operation id="1145" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:158  %mB_load_7 = load float* %mB_addr_23, align 4

]]></Node>
<StgValue><ssdm name="mB_load_7"/></StgValue>
</operation>

<operation id="1146" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:167  %mB_load_10 = load float* %mB_addr_26, align 4

]]></Node>
<StgValue><ssdm name="mB_load_10"/></StgValue>
</operation>

<operation id="1147" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:179  %mB_load_14 = load float* %mB_addr_30, align 4

]]></Node>
<StgValue><ssdm name="mB_load_14"/></StgValue>
</operation>

<operation id="1148" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_6 = fadd float %mC_load_16, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1149" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1150" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1151" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_17, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1152" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_1135_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_1135_1"/></StgValue>
</operation>

<operation id="1153" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_1135_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_1135_2"/></StgValue>
</operation>

<operation id="1154" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:238  %tmp_4 = fmul float %mA_load, %mB_load_8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1155" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1156" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:248  %tmp_5 = fmul float %mA_load, %mB_load_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1157" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1158" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:263  %select_ln31_44 = select i1 %icmp_ln31, i8 1, i8 %add_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_44"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1159" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:25  %select_ln31_15 = select i1 %icmp_ln31, i8 50, i8 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln31_15"/></StgValue>
</operation>

<operation id="1160" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:26  %zext_ln31_6 = zext i8 %select_ln31_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="1161" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ii_loop:32  %select_ln31_19 = select i1 %icmp_ln31, i8 51, i8 %tmp_67

]]></Node>
<StgValue><ssdm name="select_ln31_19"/></StgValue>
</operation>

<operation id="1162" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="8">
<![CDATA[
ii_loop:33  %zext_ln31_9 = zext i8 %select_ln31_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="1163" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:75  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %or_ln38_7)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1164" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_1" val="1"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
ii_loop:76  %tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 3, i4 %or_ln38_8)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1165" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:87  %select_ln31_36 = select i1 %and_ln31_1, i64 %tmp_76, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="select_ln31_36"/></StgValue>
</operation>

<operation id="1166" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:92  %select_ln31_40 = select i1 %and_ln31_1, i64 %tmp_77, i64 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="select_ln31_40"/></StgValue>
</operation>

<operation id="1167" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:141  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_11, i4 %select_ln31_23)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1168" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="and_ln31_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
ii_loop:142  %tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln38_11, i4 %select_ln31_24)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1169" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:146  %mB_load_3 = load float* %mB_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mB_load_3"/></StgValue>
</operation>

<operation id="1170" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:158  %mB_load_7 = load float* %mB_addr_23, align 4

]]></Node>
<StgValue><ssdm name="mB_load_7"/></StgValue>
</operation>

<operation id="1171" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:168  %select_ln32_13 = select i1 %and_ln31_2, i64 %tmp_92, i64 %select_ln31_36

]]></Node>
<StgValue><ssdm name="select_ln32_13"/></StgValue>
</operation>

<operation id="1172" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:169  %mB_addr_27 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_13

]]></Node>
<StgValue><ssdm name="mB_addr_27"/></StgValue>
</operation>

<operation id="1173" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:170  %mB_load_11 = load float* %mB_addr_27, align 4

]]></Node>
<StgValue><ssdm name="mB_load_11"/></StgValue>
</operation>

<operation id="1174" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:180  %select_ln32_17 = select i1 %and_ln31_2, i64 %tmp_93, i64 %select_ln31_40

]]></Node>
<StgValue><ssdm name="select_ln32_17"/></StgValue>
</operation>

<operation id="1175" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ii_loop:181  %mB_addr_31 = getelementptr [256 x float]* %mB, i64 0, i64 %select_ln32_17

]]></Node>
<StgValue><ssdm name="mB_addr_31"/></StgValue>
</operation>

<operation id="1176" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:182  %mB_load_15 = load float* %mB_addr_31, align 4

]]></Node>
<StgValue><ssdm name="mB_load_15"/></StgValue>
</operation>

<operation id="1177" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_6 = fadd float %mC_load_16, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1178" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:219  %tmp_0_1 = fmul float %mA_load_1, %mB_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="1179" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1180" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_17, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1181" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:231  %tmp_1135_1 = fmul float %mA_load_1, %mB_load_5

]]></Node>
<StgValue><ssdm name="tmp_1135_1"/></StgValue>
</operation>

<operation id="1182" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_1135_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_1135_2"/></StgValue>
</operation>

<operation id="1183" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_18, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1184" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1185" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1186" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_19, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1187" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1188" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1189" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:170  %mB_load_11 = load float* %mB_addr_27, align 4

]]></Node>
<StgValue><ssdm name="mB_load_11"/></StgValue>
</operation>

<operation id="1190" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="8">
<![CDATA[
ii_loop:182  %mB_load_15 = load float* %mB_addr_31, align 4

]]></Node>
<StgValue><ssdm name="mB_load_15"/></StgValue>
</operation>

<operation id="1191" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_6 = fadd float %mC_load_16, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1192" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1193" st_id="86" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1194" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_17, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1195" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_1135_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_1135_2"/></StgValue>
</operation>

<operation id="1196" st_id="86" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_1135_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_1135_3"/></StgValue>
</operation>

<operation id="1197" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_18, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1198" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:241  %tmp_2_1 = fmul float %mA_load_1, %mB_load_9

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="1199" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1200" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_19, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1201" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:251  %tmp_3_1 = fmul float %mA_load_1, %mB_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="1202" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1203" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_6 = fadd float %mC_load_16, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1204" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:222  %tmp_0_2 = fmul float %mA_load_2, %mB_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="1205" st_id="87" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1206" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_17, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1207" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:233  %tmp_1135_2 = fmul float %mA_load_2, %mB_load_6

]]></Node>
<StgValue><ssdm name="tmp_1135_2"/></StgValue>
</operation>

<operation id="1208" st_id="87" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_1135_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_1135_3"/></StgValue>
</operation>

<operation id="1209" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_18, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1210" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1211" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1212" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_19, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1213" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1214" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1215" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:217  %tmp_6 = fadd float %mC_load_16, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1216" st_id="88" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1217" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:230  %tmp_1_1 = fadd float %mC_load_17, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="1218" st_id="88" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_1135_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_1135_3"/></StgValue>
</operation>

<operation id="1219" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_18, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1220" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:243  %tmp_2_2 = fmul float %mA_load_2, %mB_load_10

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="1221" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1222" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_19, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1223" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:253  %tmp_3_2 = fmul float %mA_load_2, %mB_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="1224" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1225" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_6, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1226" st_id="89" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:225  %tmp_0_3 = fmul float %mA_load_3, %mB_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="1227" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_1135_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1228" st_id="89" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:235  %tmp_1135_3 = fmul float %mA_load_3, %mB_load_7

]]></Node>
<StgValue><ssdm name="tmp_1135_3"/></StgValue>
</operation>

<operation id="1229" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:240  %tmp_1_2 = fadd float %mC_load_18, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="1230" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1231" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:250  %tmp_1_3 = fadd float %mC_load_19, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="1232" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1233" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_6, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1234" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_1135_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1235" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1236" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:245  %tmp_2_3 = fmul float %mA_load_3, %mB_load_11

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="1237" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>

<operation id="1238" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:255  %tmp_3_3 = fmul float %mA_load_3, %mB_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1239" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_6, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1240" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_1135_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1241" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1242" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1243" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_6, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1244" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_1135_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1245" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1246" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1247" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:220  %tmp_1_0_1 = fadd float %tmp_6, %tmp_0_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="1248" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:232  %tmp_1_1_1 = fadd float %tmp_1_1, %tmp_1135_1

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="1249" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1250" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1251" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1252" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_1135_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1253" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:242  %tmp_1_2_1 = fadd float %tmp_1_2, %tmp_2_1

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="1254" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:252  %tmp_1_3_1 = fadd float %tmp_1_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1255" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1256" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_1135_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1257" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1258" st_id="95" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1259" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1260" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_1135_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1261" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1262" st_id="96" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1263" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1264" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_1135_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1265" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1266" st_id="97" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1267" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:223  %tmp_1_0_2 = fadd float %tmp_1_0_1, %tmp_0_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="1268" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:234  %tmp_1_1_2 = fadd float %tmp_1_1_1, %tmp_1135_2

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="1269" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1270" st_id="98" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1271" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1272" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_1135_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>

<operation id="1273" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:244  %tmp_1_2_2 = fadd float %tmp_1_2_1, %tmp_2_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="1274" st_id="99" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:254  %tmp_1_3_2 = fadd float %tmp_1_3_1, %tmp_3_2

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1275" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1276" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_1135_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1277" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1278" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_1135_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1279" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1280" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_1135_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1281" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:226  %tmp_1_0_3 = fadd float %tmp_1_0_2, %tmp_0_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="1282" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:236  %tmp_1_1_3 = fadd float %tmp_1_1_2, %tmp_1135_3

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1283" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
ii_loop:227  store float %tmp_1_0_3, float* %mC_addr_32, align 16

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="1284" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
ii_loop:237  store float %tmp_1_1_3, float* %mC_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="1285" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1286" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1287" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1288" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1289" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1290" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1291" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1292" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1293" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:246  %tmp_1_2_3 = fadd float %tmp_1_2_2, %tmp_2_3

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="1294" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ii_loop:256  %tmp_1_3_3 = fadd float %tmp_1_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1295" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @i_loop_k_loop_ii_loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ii_loop:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1297" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:41  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @j_loop_k_loop_ii_loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1298" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:97  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @k_loop_ii_loop_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ii_loop:184  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="1300" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ii_loop:185  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1301" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ii_loop:186  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="1302" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
ii_loop:247  store float %tmp_1_2_3, float* %mC_addr_34, align 8

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="1303" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
ii_loop:257  store float %tmp_1_3_3, float* %mC_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="1304" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ii_loop:258  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str13, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1305" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
ii_loop:264  br label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1306" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1307" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i_4 = phi i5 [ %i_9, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1308" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln45 = icmp eq i5 %i_4, -16

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="1309" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1310" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_9 = add i5 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="1311" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln45, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="1312" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:0  %tmp_101 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1313" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln46 = zext i9 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="1314" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="31" op_0_bw="9">
<![CDATA[
:2  %zext_ln46_1 = zext i9 %tmp_101 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="1315" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %add_ln46 = add i31 %zext_ln46_1, %p_cast159

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="1316" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %mC_addr_16 = getelementptr [256 x float]* %mC, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="mC_addr_16"/></StgValue>
</operation>

<operation id="1317" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="8">
<![CDATA[
:82  %mC_load = load float* %mC_addr_16, align 16

]]></Node>
<StgValue><ssdm name="mC_load"/></StgValue>
</operation>

<operation id="1318" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1319" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="31">
<![CDATA[
:4  %zext_ln46_2 = zext i31 %add_ln46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="1320" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %OUTPUT_addr_16 = getelementptr float* %OUTPUT_r, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16"/></StgValue>
</operation>

<operation id="1321" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %or_ln46 = or i9 %tmp_101, 1

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="1322" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:7  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1323" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %add_ln46_1 = add i64 %tmp_102, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="1324" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %OUTPUT_addr_17 = getelementptr float* %OUTPUT_r, i64 %add_ln46_1

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17"/></StgValue>
</operation>

<operation id="1325" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %mC_addr_17 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="mC_addr_17"/></StgValue>
</operation>

<operation id="1326" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="8">
<![CDATA[
:82  %mC_load = load float* %mC_addr_16, align 16

]]></Node>
<StgValue><ssdm name="mC_load"/></StgValue>
</operation>

<operation id="1327" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %OUTPUT_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16_req"/></StgValue>
</operation>

<operation id="1328" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="8">
<![CDATA[
:86  %mC_load_1 = load float* %mC_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mC_load_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1329" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %or_ln46_1 = or i9 %tmp_101, 2

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="1330" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:11  %tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_1)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1331" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %add_ln46_2 = add i64 %tmp_103, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="1332" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %OUTPUT_addr_18 = getelementptr float* %OUTPUT_r, i64 %add_ln46_2

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18"/></StgValue>
</operation>

<operation id="1333" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %mC_addr_18 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="mC_addr_18"/></StgValue>
</operation>

<operation id="1334" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
:84  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_16, float %mC_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1335" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="8">
<![CDATA[
:86  %mC_load_1 = load float* %mC_addr_17, align 4

]]></Node>
<StgValue><ssdm name="mC_load_1"/></StgValue>
</operation>

<operation id="1336" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:87  %OUTPUT_addr_17_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17_req"/></StgValue>
</operation>

<operation id="1337" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="8">
<![CDATA[
:90  %mC_load_2 = load float* %mC_addr_18, align 8

]]></Node>
<StgValue><ssdm name="mC_load_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1338" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:14  %or_ln46_2 = or i9 %tmp_101, 3

]]></Node>
<StgValue><ssdm name="or_ln46_2"/></StgValue>
</operation>

<operation id="1339" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:15  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_2)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1340" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %add_ln46_3 = add i64 %tmp_104, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="1341" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %OUTPUT_addr_19 = getelementptr float* %OUTPUT_r, i64 %add_ln46_3

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19"/></StgValue>
</operation>

<operation id="1342" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %mC_addr_19 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="mC_addr_19"/></StgValue>
</operation>

<operation id="1343" st_id="114" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:85  %OUTPUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16_resp"/></StgValue>
</operation>

<operation id="1344" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:88  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_17, float %mC_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1345" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="8">
<![CDATA[
:90  %mC_load_2 = load float* %mC_addr_18, align 8

]]></Node>
<StgValue><ssdm name="mC_load_2"/></StgValue>
</operation>

<operation id="1346" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:91  %OUTPUT_addr_18_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18_req"/></StgValue>
</operation>

<operation id="1347" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="8">
<![CDATA[
:94  %mC_load_3 = load float* %mC_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mC_load_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1348" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18  %or_ln46_3 = or i9 %tmp_101, 4

]]></Node>
<StgValue><ssdm name="or_ln46_3"/></StgValue>
</operation>

<operation id="1349" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:19  %tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_3)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1350" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %add_ln46_4 = add i64 %tmp_105, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="1351" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:21  %OUTPUT_addr_20 = getelementptr float* %OUTPUT_r, i64 %add_ln46_4

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20"/></StgValue>
</operation>

<operation id="1352" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %mC_addr_20 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="mC_addr_20"/></StgValue>
</operation>

<operation id="1353" st_id="115" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:85  %OUTPUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16_resp"/></StgValue>
</operation>

<operation id="1354" st_id="115" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17_resp"/></StgValue>
</operation>

<operation id="1355" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:92  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_18, float %mC_load_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1356" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="8">
<![CDATA[
:94  %mC_load_3 = load float* %mC_addr_19, align 4

]]></Node>
<StgValue><ssdm name="mC_load_3"/></StgValue>
</operation>

<operation id="1357" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:95  %OUTPUT_addr_19_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19_req"/></StgValue>
</operation>

<operation id="1358" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="8">
<![CDATA[
:98  %mC_load_4 = load float* %mC_addr_20, align 16

]]></Node>
<StgValue><ssdm name="mC_load_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1359" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:22  %or_ln46_4 = or i9 %tmp_101, 5

]]></Node>
<StgValue><ssdm name="or_ln46_4"/></StgValue>
</operation>

<operation id="1360" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:23  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_4)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1361" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %add_ln46_5 = add i64 %tmp_106, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="1362" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:25  %OUTPUT_addr_21 = getelementptr float* %OUTPUT_r, i64 %add_ln46_5

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21"/></StgValue>
</operation>

<operation id="1363" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %mC_addr_21 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="mC_addr_21"/></StgValue>
</operation>

<operation id="1364" st_id="116" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:85  %OUTPUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16_resp"/></StgValue>
</operation>

<operation id="1365" st_id="116" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17_resp"/></StgValue>
</operation>

<operation id="1366" st_id="116" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:93  %OUTPUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18_resp"/></StgValue>
</operation>

<operation id="1367" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:96  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_19, float %mC_load_3, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1368" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="8">
<![CDATA[
:98  %mC_load_4 = load float* %mC_addr_20, align 16

]]></Node>
<StgValue><ssdm name="mC_load_4"/></StgValue>
</operation>

<operation id="1369" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:99  %OUTPUT_addr_20_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20_req"/></StgValue>
</operation>

<operation id="1370" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="8">
<![CDATA[
:102  %mC_load_5 = load float* %mC_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mC_load_5"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1371" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %or_ln46_5 = or i9 %tmp_101, 6

]]></Node>
<StgValue><ssdm name="or_ln46_5"/></StgValue>
</operation>

<operation id="1372" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:27  %tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_5)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1373" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %add_ln46_6 = add i64 %tmp_107, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="1374" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:29  %OUTPUT_addr_22 = getelementptr float* %OUTPUT_r, i64 %add_ln46_6

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22"/></StgValue>
</operation>

<operation id="1375" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %mC_addr_22 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="mC_addr_22"/></StgValue>
</operation>

<operation id="1376" st_id="117" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:85  %OUTPUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16_resp"/></StgValue>
</operation>

<operation id="1377" st_id="117" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17_resp"/></StgValue>
</operation>

<operation id="1378" st_id="117" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:93  %OUTPUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18_resp"/></StgValue>
</operation>

<operation id="1379" st_id="117" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:97  %OUTPUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19_resp"/></StgValue>
</operation>

<operation id="1380" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:100  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_20, float %mC_load_4, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1381" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="8">
<![CDATA[
:102  %mC_load_5 = load float* %mC_addr_21, align 4

]]></Node>
<StgValue><ssdm name="mC_load_5"/></StgValue>
</operation>

<operation id="1382" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:103  %OUTPUT_addr_21_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21_req"/></StgValue>
</operation>

<operation id="1383" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="8">
<![CDATA[
:106  %mC_load_6 = load float* %mC_addr_22, align 8

]]></Node>
<StgValue><ssdm name="mC_load_6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1384" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:30  %or_ln46_6 = or i9 %tmp_101, 7

]]></Node>
<StgValue><ssdm name="or_ln46_6"/></StgValue>
</operation>

<operation id="1385" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:31  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_6)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1386" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %add_ln46_7 = add i64 %tmp_108, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="1387" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:33  %OUTPUT_addr_23 = getelementptr float* %OUTPUT_r, i64 %add_ln46_7

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23"/></StgValue>
</operation>

<operation id="1388" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %mC_addr_23 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="mC_addr_23"/></StgValue>
</operation>

<operation id="1389" st_id="118" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:85  %OUTPUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_16_resp"/></StgValue>
</operation>

<operation id="1390" st_id="118" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17_resp"/></StgValue>
</operation>

<operation id="1391" st_id="118" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:93  %OUTPUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18_resp"/></StgValue>
</operation>

<operation id="1392" st_id="118" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:97  %OUTPUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19_resp"/></StgValue>
</operation>

<operation id="1393" st_id="118" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20_resp"/></StgValue>
</operation>

<operation id="1394" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:104  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_21, float %mC_load_5, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1395" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="8">
<![CDATA[
:106  %mC_load_6 = load float* %mC_addr_22, align 8

]]></Node>
<StgValue><ssdm name="mC_load_6"/></StgValue>
</operation>

<operation id="1396" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:107  %OUTPUT_addr_22_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22_req"/></StgValue>
</operation>

<operation id="1397" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="8">
<![CDATA[
:110  %mC_load_7 = load float* %mC_addr_23, align 4

]]></Node>
<StgValue><ssdm name="mC_load_7"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1398" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:34  %or_ln46_7 = or i9 %tmp_101, 8

]]></Node>
<StgValue><ssdm name="or_ln46_7"/></StgValue>
</operation>

<operation id="1399" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:35  %tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_7)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1400" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %add_ln46_8 = add i64 %tmp_109, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="1401" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:37  %OUTPUT_addr_24 = getelementptr float* %OUTPUT_r, i64 %add_ln46_8

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24"/></StgValue>
</operation>

<operation id="1402" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %mC_addr_24 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="mC_addr_24"/></StgValue>
</operation>

<operation id="1403" st_id="119" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:89  %OUTPUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_17_resp"/></StgValue>
</operation>

<operation id="1404" st_id="119" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:93  %OUTPUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18_resp"/></StgValue>
</operation>

<operation id="1405" st_id="119" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:97  %OUTPUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19_resp"/></StgValue>
</operation>

<operation id="1406" st_id="119" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20_resp"/></StgValue>
</operation>

<operation id="1407" st_id="119" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:105  %OUTPUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21_resp"/></StgValue>
</operation>

<operation id="1408" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:108  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_22, float %mC_load_6, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1409" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="8">
<![CDATA[
:110  %mC_load_7 = load float* %mC_addr_23, align 4

]]></Node>
<StgValue><ssdm name="mC_load_7"/></StgValue>
</operation>

<operation id="1410" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:111  %OUTPUT_addr_23_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23_req"/></StgValue>
</operation>

<operation id="1411" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="8">
<![CDATA[
:114  %mC_load_8 = load float* %mC_addr_24, align 16

]]></Node>
<StgValue><ssdm name="mC_load_8"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1412" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %or_ln46_8 = or i9 %tmp_101, 9

]]></Node>
<StgValue><ssdm name="or_ln46_8"/></StgValue>
</operation>

<operation id="1413" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:39  %tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_8)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1414" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %add_ln46_9 = add i64 %tmp_110, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_9"/></StgValue>
</operation>

<operation id="1415" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:41  %OUTPUT_addr_25 = getelementptr float* %OUTPUT_r, i64 %add_ln46_9

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25"/></StgValue>
</operation>

<operation id="1416" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %mC_addr_25 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="mC_addr_25"/></StgValue>
</operation>

<operation id="1417" st_id="120" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:93  %OUTPUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_18_resp"/></StgValue>
</operation>

<operation id="1418" st_id="120" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:97  %OUTPUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19_resp"/></StgValue>
</operation>

<operation id="1419" st_id="120" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20_resp"/></StgValue>
</operation>

<operation id="1420" st_id="120" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:105  %OUTPUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21_resp"/></StgValue>
</operation>

<operation id="1421" st_id="120" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:109  %OUTPUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22_resp"/></StgValue>
</operation>

<operation id="1422" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:112  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_23, float %mC_load_7, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1423" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="8">
<![CDATA[
:114  %mC_load_8 = load float* %mC_addr_24, align 16

]]></Node>
<StgValue><ssdm name="mC_load_8"/></StgValue>
</operation>

<operation id="1424" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:115  %OUTPUT_addr_24_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24_req"/></StgValue>
</operation>

<operation id="1425" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="8">
<![CDATA[
:118  %mC_load_9 = load float* %mC_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mC_load_9"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1426" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:42  %or_ln46_9 = or i9 %tmp_101, 10

]]></Node>
<StgValue><ssdm name="or_ln46_9"/></StgValue>
</operation>

<operation id="1427" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:43  %tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_9)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1428" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %add_ln46_10 = add i64 %tmp_111, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_10"/></StgValue>
</operation>

<operation id="1429" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:45  %OUTPUT_addr_26 = getelementptr float* %OUTPUT_r, i64 %add_ln46_10

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26"/></StgValue>
</operation>

<operation id="1430" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %mC_addr_26 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="mC_addr_26"/></StgValue>
</operation>

<operation id="1431" st_id="121" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:97  %OUTPUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_19_resp"/></StgValue>
</operation>

<operation id="1432" st_id="121" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20_resp"/></StgValue>
</operation>

<operation id="1433" st_id="121" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:105  %OUTPUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21_resp"/></StgValue>
</operation>

<operation id="1434" st_id="121" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:109  %OUTPUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22_resp"/></StgValue>
</operation>

<operation id="1435" st_id="121" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23_resp"/></StgValue>
</operation>

<operation id="1436" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:116  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_24, float %mC_load_8, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1437" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="8">
<![CDATA[
:118  %mC_load_9 = load float* %mC_addr_25, align 4

]]></Node>
<StgValue><ssdm name="mC_load_9"/></StgValue>
</operation>

<operation id="1438" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:119  %OUTPUT_addr_25_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25_req"/></StgValue>
</operation>

<operation id="1439" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="8">
<![CDATA[
:122  %mC_load_10 = load float* %mC_addr_26, align 8

]]></Node>
<StgValue><ssdm name="mC_load_10"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1440" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:46  %or_ln46_10 = or i9 %tmp_101, 11

]]></Node>
<StgValue><ssdm name="or_ln46_10"/></StgValue>
</operation>

<operation id="1441" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:47  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_10)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1442" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %add_ln46_11 = add i64 %tmp_112, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_11"/></StgValue>
</operation>

<operation id="1443" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:49  %OUTPUT_addr_27 = getelementptr float* %OUTPUT_r, i64 %add_ln46_11

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27"/></StgValue>
</operation>

<operation id="1444" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %mC_addr_27 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="mC_addr_27"/></StgValue>
</operation>

<operation id="1445" st_id="122" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:101  %OUTPUT_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_20_resp"/></StgValue>
</operation>

<operation id="1446" st_id="122" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:105  %OUTPUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21_resp"/></StgValue>
</operation>

<operation id="1447" st_id="122" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:109  %OUTPUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22_resp"/></StgValue>
</operation>

<operation id="1448" st_id="122" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23_resp"/></StgValue>
</operation>

<operation id="1449" st_id="122" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:117  %OUTPUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24_resp"/></StgValue>
</operation>

<operation id="1450" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:120  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_25, float %mC_load_9, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1451" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="8">
<![CDATA[
:122  %mC_load_10 = load float* %mC_addr_26, align 8

]]></Node>
<StgValue><ssdm name="mC_load_10"/></StgValue>
</operation>

<operation id="1452" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:123  %OUTPUT_addr_26_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26_req"/></StgValue>
</operation>

<operation id="1453" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="8">
<![CDATA[
:126  %mC_load_11 = load float* %mC_addr_27, align 4

]]></Node>
<StgValue><ssdm name="mC_load_11"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1454" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:50  %or_ln46_11 = or i9 %tmp_101, 12

]]></Node>
<StgValue><ssdm name="or_ln46_11"/></StgValue>
</operation>

<operation id="1455" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:51  %tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_11)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1456" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52  %add_ln46_12 = add i64 %tmp_113, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_12"/></StgValue>
</operation>

<operation id="1457" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:53  %OUTPUT_addr_28 = getelementptr float* %OUTPUT_r, i64 %add_ln46_12

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28"/></StgValue>
</operation>

<operation id="1458" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %mC_addr_28 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="mC_addr_28"/></StgValue>
</operation>

<operation id="1459" st_id="123" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:105  %OUTPUT_addr_21_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_21_resp"/></StgValue>
</operation>

<operation id="1460" st_id="123" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:109  %OUTPUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22_resp"/></StgValue>
</operation>

<operation id="1461" st_id="123" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23_resp"/></StgValue>
</operation>

<operation id="1462" st_id="123" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:117  %OUTPUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24_resp"/></StgValue>
</operation>

<operation id="1463" st_id="123" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:121  %OUTPUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25_resp"/></StgValue>
</operation>

<operation id="1464" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:124  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_26, float %mC_load_10, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1465" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="8">
<![CDATA[
:126  %mC_load_11 = load float* %mC_addr_27, align 4

]]></Node>
<StgValue><ssdm name="mC_load_11"/></StgValue>
</operation>

<operation id="1466" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:127  %OUTPUT_addr_27_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27_req"/></StgValue>
</operation>

<operation id="1467" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="8">
<![CDATA[
:130  %mC_load_12 = load float* %mC_addr_28, align 16

]]></Node>
<StgValue><ssdm name="mC_load_12"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1468" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:54  %or_ln46_12 = or i9 %tmp_101, 13

]]></Node>
<StgValue><ssdm name="or_ln46_12"/></StgValue>
</operation>

<operation id="1469" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:55  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_12)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1470" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %add_ln46_13 = add i64 %tmp_114, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_13"/></StgValue>
</operation>

<operation id="1471" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:57  %OUTPUT_addr_29 = getelementptr float* %OUTPUT_r, i64 %add_ln46_13

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29"/></StgValue>
</operation>

<operation id="1472" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %mC_addr_29 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="mC_addr_29"/></StgValue>
</operation>

<operation id="1473" st_id="124" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:109  %OUTPUT_addr_22_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_22_resp"/></StgValue>
</operation>

<operation id="1474" st_id="124" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23_resp"/></StgValue>
</operation>

<operation id="1475" st_id="124" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:117  %OUTPUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24_resp"/></StgValue>
</operation>

<operation id="1476" st_id="124" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:121  %OUTPUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25_resp"/></StgValue>
</operation>

<operation id="1477" st_id="124" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26_resp"/></StgValue>
</operation>

<operation id="1478" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:128  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_27, float %mC_load_11, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1479" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="8">
<![CDATA[
:130  %mC_load_12 = load float* %mC_addr_28, align 16

]]></Node>
<StgValue><ssdm name="mC_load_12"/></StgValue>
</operation>

<operation id="1480" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:131  %OUTPUT_addr_28_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28_req"/></StgValue>
</operation>

<operation id="1481" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="8">
<![CDATA[
:134  %mC_load_13 = load float* %mC_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mC_load_13"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1482" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:58  %or_ln46_13 = or i9 %tmp_101, 14

]]></Node>
<StgValue><ssdm name="or_ln46_13"/></StgValue>
</operation>

<operation id="1483" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:59  %tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_13)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1484" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  %add_ln46_14 = add i64 %tmp_115, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_14"/></StgValue>
</operation>

<operation id="1485" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:61  %OUTPUT_addr_30 = getelementptr float* %OUTPUT_r, i64 %add_ln46_14

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30"/></StgValue>
</operation>

<operation id="1486" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:62  %or_ln46_14 = or i9 %tmp_101, 15

]]></Node>
<StgValue><ssdm name="or_ln46_14"/></StgValue>
</operation>

<operation id="1487" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:63  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %or_ln46_14)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1488" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %add_ln46_15 = add i64 %tmp_116, %empty

]]></Node>
<StgValue><ssdm name="add_ln46_15"/></StgValue>
</operation>

<operation id="1489" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:65  %OUTPUT_addr_31 = getelementptr float* %OUTPUT_r, i64 %add_ln46_15

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31"/></StgValue>
</operation>

<operation id="1490" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %mC_addr_30 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="mC_addr_30"/></StgValue>
</operation>

<operation id="1491" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %mC_addr_31 = getelementptr [256 x float]* %mC, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="mC_addr_31"/></StgValue>
</operation>

<operation id="1492" st_id="125" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:113  %OUTPUT_addr_23_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_23_resp"/></StgValue>
</operation>

<operation id="1493" st_id="125" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:117  %OUTPUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24_resp"/></StgValue>
</operation>

<operation id="1494" st_id="125" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:121  %OUTPUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25_resp"/></StgValue>
</operation>

<operation id="1495" st_id="125" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26_resp"/></StgValue>
</operation>

<operation id="1496" st_id="125" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:129  %OUTPUT_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27_resp"/></StgValue>
</operation>

<operation id="1497" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:132  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_28, float %mC_load_12, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1498" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="8">
<![CDATA[
:134  %mC_load_13 = load float* %mC_addr_29, align 4

]]></Node>
<StgValue><ssdm name="mC_load_13"/></StgValue>
</operation>

<operation id="1499" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:135  %OUTPUT_addr_29_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29_req"/></StgValue>
</operation>

<operation id="1500" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="8">
<![CDATA[
:138  %mC_load_14 = load float* %mC_addr_30, align 8

]]></Node>
<StgValue><ssdm name="mC_load_14"/></StgValue>
</operation>

<operation id="1501" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="8">
<![CDATA[
:142  %mC_load_15 = load float* %mC_addr_31, align 4

]]></Node>
<StgValue><ssdm name="mC_load_15"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1502" st_id="126" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:117  %OUTPUT_addr_24_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_24_resp"/></StgValue>
</operation>

<operation id="1503" st_id="126" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:121  %OUTPUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25_resp"/></StgValue>
</operation>

<operation id="1504" st_id="126" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26_resp"/></StgValue>
</operation>

<operation id="1505" st_id="126" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:129  %OUTPUT_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27_resp"/></StgValue>
</operation>

<operation id="1506" st_id="126" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:133  %OUTPUT_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28_resp"/></StgValue>
</operation>

<operation id="1507" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:136  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_29, float %mC_load_13, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1508" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="8">
<![CDATA[
:138  %mC_load_14 = load float* %mC_addr_30, align 8

]]></Node>
<StgValue><ssdm name="mC_load_14"/></StgValue>
</operation>

<operation id="1509" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:139  %OUTPUT_addr_30_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30_req"/></StgValue>
</operation>

<operation id="1510" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="8">
<![CDATA[
:142  %mC_load_15 = load float* %mC_addr_31, align 4

]]></Node>
<StgValue><ssdm name="mC_load_15"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1511" st_id="127" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:121  %OUTPUT_addr_25_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_25_resp"/></StgValue>
</operation>

<operation id="1512" st_id="127" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26_resp"/></StgValue>
</operation>

<operation id="1513" st_id="127" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:129  %OUTPUT_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27_resp"/></StgValue>
</operation>

<operation id="1514" st_id="127" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:133  %OUTPUT_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28_resp"/></StgValue>
</operation>

<operation id="1515" st_id="127" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:137  %OUTPUT_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29_resp"/></StgValue>
</operation>

<operation id="1516" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:140  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_30, float %mC_load_14, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="1517" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:143  %OUTPUT_addr_31_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %OUTPUT_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31_req"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1518" st_id="128" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:125  %OUTPUT_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_26_resp"/></StgValue>
</operation>

<operation id="1519" st_id="128" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:129  %OUTPUT_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27_resp"/></StgValue>
</operation>

<operation id="1520" st_id="128" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:133  %OUTPUT_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28_resp"/></StgValue>
</operation>

<operation id="1521" st_id="128" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:137  %OUTPUT_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29_resp"/></StgValue>
</operation>

<operation id="1522" st_id="128" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:141  %OUTPUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30_resp"/></StgValue>
</operation>

<operation id="1523" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:144  call void @_ssdm_op_Write.m_axi.floatP(float* %OUTPUT_addr_31, float %mC_load_15, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1524" st_id="129" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:129  %OUTPUT_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_27_resp"/></StgValue>
</operation>

<operation id="1525" st_id="129" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:133  %OUTPUT_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28_resp"/></StgValue>
</operation>

<operation id="1526" st_id="129" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:137  %OUTPUT_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29_resp"/></StgValue>
</operation>

<operation id="1527" st_id="129" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:141  %OUTPUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30_resp"/></StgValue>
</operation>

<operation id="1528" st_id="129" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:145  %OUTPUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1529" st_id="130" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:133  %OUTPUT_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_28_resp"/></StgValue>
</operation>

<operation id="1530" st_id="130" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:137  %OUTPUT_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29_resp"/></StgValue>
</operation>

<operation id="1531" st_id="130" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:141  %OUTPUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30_resp"/></StgValue>
</operation>

<operation id="1532" st_id="130" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:145  %OUTPUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1533" st_id="131" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:137  %OUTPUT_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_29_resp"/></StgValue>
</operation>

<operation id="1534" st_id="131" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:141  %OUTPUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30_resp"/></StgValue>
</operation>

<operation id="1535" st_id="131" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:145  %OUTPUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1536" st_id="132" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:141  %OUTPUT_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_30_resp"/></StgValue>
</operation>

<operation id="1537" st_id="132" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:145  %OUTPUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31_resp"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1538" st_id="133" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:145  %OUTPUT_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %OUTPUT_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_addr_31_resp"/></StgValue>
</operation>

<operation id="1539" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
:146  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
