import SSA.Projects.InstCombine.LLVM.PrettyEDSL
import SSA.Projects.InstCombine.AliveStatements
import SSA.Projects.InstCombine.Refinement
import SSA.Projects.InstCombine.Tactic
open MLIR AST
open Std (BitVec)
open Ctxt (Var)
namespace  pr56424
set_option pp.proofs false
set_option pp.proofs.withType false
set_option linter.deprecated false
def PR56424_before := [llvmfunc|
  llvm.func @PR56424(%arg0: i1, %arg1: i32) -> i64 {
    %0 = llvm.mlir.constant(0 : i64) : i64
    %1 = llvm.mlir.constant(-2 : i32) : i32
    %2 = llvm.mlir.constant(-81 : i64) : i64
    llvm.cond_br %arg0, ^bb1, ^bb2(%0 : i64)
  ^bb1:  // pred: ^bb0
    %3 = llvm.ashr %arg1, %1  : i32
    %4 = llvm.sext %3 : i32 to i64
    llvm.br ^bb2(%4 : i64)
  ^bb2(%5: i64):  // 2 preds: ^bb0, ^bb1
    %6 = llvm.and %2, %5  : i64
    llvm.return %6 : i64
  }]

def PR56424_combined := [llvmfunc|
  llvm.func @PR56424(%arg0: i1, %arg1: i32) -> i64 {
    %0 = llvm.mlir.constant(0 : i64) : i64
    llvm.cond_br %arg0, ^bb1, ^bb2
  ^bb1:  // pred: ^bb0
    llvm.br ^bb2
  ^bb2:  // 2 preds: ^bb0, ^bb1
    llvm.return %0 : i64
  }]

theorem inst_combine_PR56424   : PR56424_before  âŠ‘  PR56424_combined := by
  unfold PR56424_before PR56424_combined
  simp_alive_peephole
  sorry
