log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel00_1/inst/grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/entry_proc7_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Block_entry6_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Loop_VITIS_LOOP_46_1_proc1_U0/grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst/xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst//grp_Axi2Mat_fu_84/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst//grp_Mat2Axi_fu_62/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst//imgInput_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/remap_accel_1/inst//imgOutput_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/entry_proc8_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/GaussianBlur_3_0_0_2160_3840_1_2_2_U0/grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst//grp_Axi2Mat_fu_84/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst//grp_Mat2Axi_fu_62/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst//in_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/gaussian_filter_accel_1/inst//out_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/entry_proc11_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Array2xfMat_256_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst/xfMat2Array_256_0_2160_3840_1_2_1_2_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst//grp_Axi2Mat_fu_84/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst//grp_Mat2Axi_fu_62/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst//grp_Mat2Axi_fu_62/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst//in_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst//p_dstgx_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/sobel_accel_1/inst//p_dstgy_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/entry_proc5_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Array2xfMat_256_0_1080_1920_1_1_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/Threshold_0_0_1080_1920_1_1_1_U0/grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst/xfMat2Array_256_0_1080_1920_1_1_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst//grp_Axi2Mat_fu_84/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst//grp_Mat2Axi_fu_62/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst//in_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/threshold_accel_1/inst//out_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/entry_proc9_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Block_entry1_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/Array2xfMat_8_0_2160_3840_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/fast_1_0_2160_3840_1_2_2_U0/grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst/xfMat2Array_8_0_2160_3840_1_2_1_U0/grp_Mat2Axi_fu_62/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst//grp_Axi2Mat_fu_84/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst//grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54/p_dst_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst//grp_Mat2Axi_fu_62/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst//imgInput_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/fast_accel_1/inst//imgOutput_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/image_thresholding_kernel01_1/inst/grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/entry_proc18_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Block_entry11_proc_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Array2xfMat_64_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0/grp_xFCannyKernel_fu_60/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_idle
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_idle -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_int_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_int_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_ext_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_ext_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_str_blocking_n
get_value_database /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst/xfMat2Array_64_8_1080_1920_32_2_1_U0/grp_Mat2Axi_fu_64/ap_str_blocking_n -time 0 -quiet 

log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//grp_Axi2Mat_fu_84/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//grp_xFCannyKernel_fu_60/gaussian_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//grp_xFCannyKernel_fu_60/phase_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//grp_xFCannyKernel_fu_60/nms_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//grp_Mat2Axi_fu_64/ldata_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//in_mat_data_U/mOutPtr
log_wave -quiet /vitis_design_wrapper/vitis_design_i/canny_accel_1/inst//dst_mat_data_U/mOutPtr
