Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0086    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0606    0.1681    0.3298    0.3298 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1681    0.0000    0.3298 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1168    0.2755    0.4962    0.8260 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2755    0.0000    0.8260 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0304    0.1112    0.4173    1.2433 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1112    0.0000    1.2433 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0024    0.0895    0.9246    2.1679 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0895    0.0000    2.1679 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0684    0.4290    0.5317    2.6996 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.4290    0.0000    2.6996 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0024    0.2087    0.6359    3.3355 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.2087    0.0000    3.3355 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1712    1.0189    1.0248    4.3603 ^ place488/X (sky130_fd_sc_hd__buf_4)
             1.0189    0.0000    4.3603 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0059    0.2425    2.1135    6.4738 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.2425    0.0000    6.4738 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0015    0.1928    1.6097    8.0835 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.1928    0.0000    8.0835 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0022    0.0947    0.4760    8.5595 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0947    0.0000    8.5595 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0041    0.1498    0.8861    9.4456 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.1498    0.0000    9.4456 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0040    0.3014    0.4172    9.8627 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.3014    0.0000    9.8627 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0016    0.0844    0.2213   10.0840 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0844    0.0000   10.0840 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0092    0.1532    0.7871   10.8711 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.1532    0.0000   10.8711 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0382    0.7227    0.6741   11.5452 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.7227    0.0000   11.5452 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0015    0.1361    0.4117   11.9569 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.1361    0.0000   11.9569 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                11.9569   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0086    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0606    0.1681    0.3298   11.3298 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1681    0.0000   11.3298 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0999    0.2431    0.4713   11.8011 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.2431    0.0000   11.8011 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0270    0.1048    0.3946   12.1957 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1048    0.0000   12.1957 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   12.1957   clock reconvergence pessimism
                      -0.4746   11.7211   library setup time
                                11.7211   data required time
-------------------------------------------------------------------------------
                                11.7211   data required time
                               -11.9569   data arrival time
-------------------------------------------------------------------------------
                                -0.2358   slack (VIOLATED)


