Start time: 03:39:01 on Mar 28,2017
qverilog -f example_05-02_run.f 
-- Compiling module rtl_adder
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# a=0  b=0  ci=0  sum=0  co=0: expect sum=0, co=0
# a=1  b=0  ci=0  sum=1  co=0: expect sum=1, co=0
# a=1  b=1  ci=0  sum=0  co=1: expect sum=0, co=1
# a=1  b=1  ci=1  sum=1  co=1: expect sum=1, co=1
# ** Note: $finish    : example_05-02_testbench.sv(28)
#    Time: 8 ns  Iteration: 0  Instance: /top/test
# End time: 03:39:02 on Mar 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
