Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 14 10:47:11 2022
| Host         : emma-Latitude-5491 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file timing_summary.log
| Design       : rv32i_system
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.132        0.000                      0                 6185        0.081        0.000                      0                 6185        6.888        0.000                       0                  1705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 41.660}     83.330          12.000          
  clk           {0.000 8.138}      16.275          61.442          
  clk_feedback  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      16.670        0.000                       0                     1  
  clk                 3.132        0.000                      0                 6185        0.081        0.000                      0                 6185        6.888        0.000                       0                  1702  
  clk_feedback                                                                                                                                                   16.670        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081               MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670               MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670               MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660               MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 CORE/src_a_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.138ns period=16.275ns})
  Destination:            CORE/src_b_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.138ns period=16.275ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.275ns  (clk rise@16.275ns - clk rise@0.000ns)
  Data Path Delay:        12.530ns  (logic 2.412ns (19.250%)  route 10.118ns (80.750%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 19.493 - 16.275 ) 
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.009ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.060    sysclk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.148 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.948    clk
                         BUFG (Prop_bufg_I_O)         0.096     3.044 r  clk_BUFG_inst/O
                         net (fo=1702, unplaced)      0.584     3.628    CORE/clk_BUFG
                         FDRE                                         r  CORE/src_a_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     4.084 r  CORE/src_a_reg[31]/Q
                         net (fo=78, unplaced)        1.058     5.142    CORE/src_a_reg_n_0_[31]
                         LUT6 (Prop_lut6_I0_O)        0.295     5.437 r  CORE/ram_reg_0_0_i_178/O
                         net (fo=7, unplaced)         0.937     6.374    CORE/ram_reg_0_0_i_178_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.498 r  CORE/PC_next[5]_i_7/O
                         net (fo=4, unplaced)         0.926     7.424    CORE/PC_next[5]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.548 f  CORE/ram_reg_0_0_i_133/O
                         net (fo=1, unplaced)         0.902     8.450    CORE/ram_reg_0_0_i_133_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.574 r  CORE/ram_reg_0_0_i_67/O
                         net (fo=3, unplaced)         0.467     9.041    CORE/ALU/ram_reg_0_7_1
                         LUT6 (Prop_lut6_I3_O)        0.124     9.165 r  CORE/ALU/ram_reg_1_0_i_6/O
                         net (fo=131, unplaced)       0.916    10.081    MMU/DATA_RAM/ram_reg_0_255_2_2/A2
                         RAMS64E (Prop_rams64e_ADR2_O)
                                                     -0.021    10.060 f  MMU/DATA_RAM/ram_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    10.060    MMU/DATA_RAM/ram_reg_0_255_2_2/OC
                         MUXF7 (Prop_muxf7_I1_O)      0.247    10.307 f  MMU/DATA_RAM/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, unplaced)         0.000    10.307    MMU/DATA_RAM/ram_reg_0_255_2_2/O0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    10.405 f  MMU/DATA_RAM/ram_reg_0_255_2_2/F8/O
                         net (fo=2, unplaced)         0.838    11.243    CORE/ALU/ir_reg[14]_0[1]
                         LUT6 (Prop_lut6_I1_O)        0.319    11.562 f  CORE/ALU/ir[2]_i_3/O
                         net (fo=1, unplaced)         0.902    12.464    CORE/ALU/ir[2]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.588 f  CORE/ALU/ir[2]_i_1/O
                         net (fo=17, unplaced)        0.958    13.546    CORE/ALU/q_reg[14][1]
                         LUT6 (Prop_lut6_I0_O)        0.124    13.670 r  CORE/ALU/FSM_onehot_state[9]_i_2/O
                         net (fo=5, unplaced)         0.930    14.600    CORE/ALU/FSM_onehot_state[9]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.150    14.750 r  CORE/ALU/src_a[31]_i_3/O
                         net (fo=2, unplaced)         0.460    15.210    CORE/ALU/src_a[31]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    15.334 r  CORE/ALU/src_b[31]_i_1/O
                         net (fo=12, unplaced)        0.824    16.158    CORE/ALU_n_178
                         FDRE                                         r  CORE/src_b_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       16.275    16.275 r  
    L17                                               0.000    16.275 r  sysclk (IN)
                         net (fo=0)                   0.000    16.275    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    17.681 r  sysclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    18.120    sysclk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.203 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    18.963    clk
                         BUFG (Prop_bufg_I_O)         0.091    19.054 r  clk_BUFG_inst/O
                         net (fo=1702, unplaced)      0.439    19.493    CORE/clk_BUFG
                         FDRE                                         r  CORE/src_b_reg[20]/C
                         clock pessimism              0.266    19.758    
                         clock uncertainty           -0.036    19.723    
                         FDRE (Setup_fdre_C_R)       -0.433    19.290    CORE/src_b_reg[20]
  -------------------------------------------------------------------
                         required time                         19.290    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  3.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CORE/mem_wr_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@8.138ns period=16.275ns})
  Destination:            MMU/DATA_RAM/ram_reg_0_255_10_10/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@8.138ns period=16.275ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.042%)  route 0.179ns (55.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.358    sysclk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.745    clk
                         BUFG (Prop_bufg_I_O)         0.026     0.771 r  clk_BUFG_inst/O
                         net (fo=1702, unplaced)      0.114     0.885    CORE/clk_BUFG
                         FDRE                                         r  CORE/mem_wr_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  CORE/mem_wr_data_reg[10]/Q
                         net (fo=9, unplaced)         0.179     1.205    MMU/DATA_RAM/ram_reg_0_255_10_10/D
                         RAMS64E                                      r  MMU/DATA_RAM/ram_reg_0_255_10_10/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.691    sysclk_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.744 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.099    clk
                         BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_BUFG_inst/O
                         net (fo=1702, unplaced)      0.259     1.387    MMU/DATA_RAM/ram_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  MMU/DATA_RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.357     1.030    
                         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     1.124    MMU/DATA_RAM/ram_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.275
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         16.275      12.912               MMU/VRAM/ram_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.275      197.085              MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.138       6.888                MMU/DATA_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.138       6.888                MMU/DATA_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081               MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670               MMCME2_BASE_inst/CLKFBIN



