command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	8273875	File	/home/p4ultr4n/workplace/ReVeal/raw_code/tcg_out_tlb_read_01_0.c								
ANR	8273876	Function	tcg_out_tlb_read	1:0:0:2293							
ANR	8273877	FunctionDef	"tcg_out_tlb_read (TCGContext * s , TCGReg addr_reg , TCGMemOp opc , int mem_index , bool is_ld)"		8273876	0					
ANR	8273878	CompoundStatement		5:0:137:2293	8273876	0					
ANR	8273879	IdentifierDeclStatement	int s_mask = ( 1 << ( opc & MO_SIZE ) ) - 1 ;	7:4:144:183	8273876	0	True				
ANR	8273880	IdentifierDecl	s_mask = ( 1 << ( opc & MO_SIZE ) ) - 1		8273876	0					
ANR	8273881	IdentifierDeclType	int		8273876	0					
ANR	8273882	Identifier	s_mask		8273876	1					
ANR	8273883	AssignmentExpression	s_mask = ( 1 << ( opc & MO_SIZE ) ) - 1		8273876	2		=			
ANR	8273884	Identifier	s_mask		8273876	0					
ANR	8273885	AdditiveExpression	( 1 << ( opc & MO_SIZE ) ) - 1		8273876	1		-			
ANR	8273886	ShiftExpression	1 << ( opc & MO_SIZE )		8273876	0		<<			
ANR	8273887	PrimaryExpression	1		8273876	0					
ANR	8273888	BitAndExpression	opc & MO_SIZE		8273876	1		&			
ANR	8273889	Identifier	opc		8273876	0					
ANR	8273890	Identifier	MO_SIZE		8273876	1					
ANR	8273891	PrimaryExpression	1		8273876	1					
ANR	8273892	IdentifierDeclStatement	"int ofs , a_off ;"	9:4:190:204	8273876	1	True				
ANR	8273893	IdentifierDecl	ofs		8273876	0					
ANR	8273894	IdentifierDeclType	int		8273876	0					
ANR	8273895	Identifier	ofs		8273876	1					
ANR	8273896	IdentifierDecl	a_off		8273876	1					
ANR	8273897	IdentifierDeclType	int		8273876	0					
ANR	8273898	Identifier	a_off		8273876	1					
ANR	8273899	IdentifierDeclStatement	uint64_t tlb_mask ;	11:4:211:228	8273876	2	True				
ANR	8273900	IdentifierDecl	tlb_mask		8273876	0					
ANR	8273901	IdentifierDeclType	uint64_t		8273876	0					
ANR	8273902	Identifier	tlb_mask		8273876	1					
ANR	8273903	IfStatement	if ( ( opc & MO_AMASK ) == MO_ALIGN || s_mask == 0 )		8273876	3					
ANR	8273904	Condition	( opc & MO_AMASK ) == MO_ALIGN || s_mask == 0	21:8:474:516	8273876	0	True				
ANR	8273905	OrExpression	( opc & MO_AMASK ) == MO_ALIGN || s_mask == 0		8273876	0		||			
ANR	8273906	EqualityExpression	( opc & MO_AMASK ) == MO_ALIGN		8273876	0		==			
ANR	8273907	BitAndExpression	opc & MO_AMASK		8273876	0		&			
ANR	8273908	Identifier	opc		8273876	0					
ANR	8273909	Identifier	MO_AMASK		8273876	1					
ANR	8273910	Identifier	MO_ALIGN		8273876	1					
ANR	8273911	EqualityExpression	s_mask == 0		8273876	1		==			
ANR	8273912	Identifier	s_mask		8273876	0					
ANR	8273913	PrimaryExpression	0		8273876	1					
ANR	8273914	CompoundStatement		17:53:381:381	8273876	1					
ANR	8273915	ExpressionStatement	a_off = 0	23:8:530:539	8273876	0	True				
ANR	8273916	AssignmentExpression	a_off = 0		8273876	0		=			
ANR	8273917	Identifier	a_off		8273876	0					
ANR	8273918	PrimaryExpression	0		8273876	1					
ANR	8273919	ExpressionStatement	tlb_mask = TARGET_PAGE_MASK | s_mask	25:8:550:586	8273876	1	True				
ANR	8273920	AssignmentExpression	tlb_mask = TARGET_PAGE_MASK | s_mask		8273876	0		=			
ANR	8273921	Identifier	tlb_mask		8273876	0					
ANR	8273922	InclusiveOrExpression	TARGET_PAGE_MASK | s_mask		8273876	1		|			
ANR	8273923	Identifier	TARGET_PAGE_MASK		8273876	0					
ANR	8273924	Identifier	s_mask		8273876	1					
ANR	8273925	ElseStatement	else		8273876	0					
ANR	8273926	CompoundStatement		23:11:462:462	8273876	0					
ANR	8273927	ExpressionStatement	a_off = s_mask	29:8:611:625	8273876	0	True				
ANR	8273928	AssignmentExpression	a_off = s_mask		8273876	0		=			
ANR	8273929	Identifier	a_off		8273876	0					
ANR	8273930	Identifier	s_mask		8273876	1					
ANR	8273931	ExpressionStatement	tlb_mask = TARGET_PAGE_MASK	31:8:636:663	8273876	1	True				
ANR	8273932	AssignmentExpression	tlb_mask = TARGET_PAGE_MASK		8273876	0		=			
ANR	8273933	Identifier	tlb_mask		8273876	0					
ANR	8273934	Identifier	TARGET_PAGE_MASK		8273876	1					
ANR	8273935	IfStatement	if ( facilities & FACILITY_GEN_INST_EXT )		8273876	4					
ANR	8273936	Condition	facilities & FACILITY_GEN_INST_EXT	37:8:683:716	8273876	0	True				
ANR	8273937	BitAndExpression	facilities & FACILITY_GEN_INST_EXT		8273876	0		&			
ANR	8273938	Identifier	facilities		8273876	0					
ANR	8273939	Identifier	FACILITY_GEN_INST_EXT		8273876	1					
ANR	8273940	CompoundStatement		33:44:581:581	8273876	1					
ANR	8273941	ExpressionStatement	"tcg_out_risbg ( s , TCG_REG_R2 , addr_reg , 64 - CPU_TLB_BITS - CPU_TLB_ENTRY_BITS , 63 - CPU_TLB_ENTRY_BITS , 64 + CPU_TLB_ENTRY_BITS - TARGET_PAGE_BITS , 1 )"	39:8:730:949	8273876	0	True				
ANR	8273942	CallExpression	"tcg_out_risbg ( s , TCG_REG_R2 , addr_reg , 64 - CPU_TLB_BITS - CPU_TLB_ENTRY_BITS , 63 - CPU_TLB_ENTRY_BITS , 64 + CPU_TLB_ENTRY_BITS - TARGET_PAGE_BITS , 1 )"		8273876	0					
ANR	8273943	Callee	tcg_out_risbg		8273876	0					
ANR	8273944	Identifier	tcg_out_risbg		8273876	0					
ANR	8273945	ArgumentList	s		8273876	1					
ANR	8273946	Argument	s		8273876	0					
ANR	8273947	Identifier	s		8273876	0					
ANR	8273948	Argument	TCG_REG_R2		8273876	1					
ANR	8273949	Identifier	TCG_REG_R2		8273876	0					
ANR	8273950	Argument	addr_reg		8273876	2					
ANR	8273951	Identifier	addr_reg		8273876	0					
ANR	8273952	Argument	64 - CPU_TLB_BITS - CPU_TLB_ENTRY_BITS		8273876	3					
ANR	8273953	AdditiveExpression	64 - CPU_TLB_BITS - CPU_TLB_ENTRY_BITS		8273876	0		-			
ANR	8273954	PrimaryExpression	64		8273876	0					
ANR	8273955	AdditiveExpression	CPU_TLB_BITS - CPU_TLB_ENTRY_BITS		8273876	1		-			
ANR	8273956	Identifier	CPU_TLB_BITS		8273876	0					
ANR	8273957	Identifier	CPU_TLB_ENTRY_BITS		8273876	1					
ANR	8273958	Argument	63 - CPU_TLB_ENTRY_BITS		8273876	4					
ANR	8273959	AdditiveExpression	63 - CPU_TLB_ENTRY_BITS		8273876	0		-			
ANR	8273960	PrimaryExpression	63		8273876	0					
ANR	8273961	Identifier	CPU_TLB_ENTRY_BITS		8273876	1					
ANR	8273962	Argument	64 + CPU_TLB_ENTRY_BITS - TARGET_PAGE_BITS		8273876	5					
ANR	8273963	AdditiveExpression	64 + CPU_TLB_ENTRY_BITS - TARGET_PAGE_BITS		8273876	0		+			
ANR	8273964	PrimaryExpression	64		8273876	0					
ANR	8273965	AdditiveExpression	CPU_TLB_ENTRY_BITS - TARGET_PAGE_BITS		8273876	1		-			
ANR	8273966	Identifier	CPU_TLB_ENTRY_BITS		8273876	0					
ANR	8273967	Identifier	TARGET_PAGE_BITS		8273876	1					
ANR	8273968	Argument	1		8273876	6					
ANR	8273969	PrimaryExpression	1		8273876	0					
ANR	8273970	IfStatement	if ( a_off )		8273876	1					
ANR	8273971	Condition	a_off	47:12:964:968	8273876	0	True				
ANR	8273972	Identifier	a_off		8273876	0					
ANR	8273973	CompoundStatement		43:19:833:833	8273876	1					
ANR	8273974	ExpressionStatement	"tcg_out_insn ( s , RX , LA , TCG_REG_R3 , addr_reg , TCG_REG_NONE , a_off )"	49:12:986:1052	8273876	0	True				
ANR	8273975	CallExpression	"tcg_out_insn ( s , RX , LA , TCG_REG_R3 , addr_reg , TCG_REG_NONE , a_off )"		8273876	0					
ANR	8273976	Callee	tcg_out_insn		8273876	0					
ANR	8273977	Identifier	tcg_out_insn		8273876	0					
ANR	8273978	ArgumentList	s		8273876	1					
ANR	8273979	Argument	s		8273876	0					
ANR	8273980	Identifier	s		8273876	0					
ANR	8273981	Argument	RX		8273876	1					
ANR	8273982	Identifier	RX		8273876	0					
ANR	8273983	Argument	LA		8273876	2					
ANR	8273984	Identifier	LA		8273876	0					
ANR	8273985	Argument	TCG_REG_R3		8273876	3					
ANR	8273986	Identifier	TCG_REG_R3		8273876	0					
ANR	8273987	Argument	addr_reg		8273876	4					
ANR	8273988	Identifier	addr_reg		8273876	0					
ANR	8273989	Argument	TCG_REG_NONE		8273876	5					
ANR	8273990	Identifier	TCG_REG_NONE		8273876	0					
ANR	8273991	Argument	a_off		8273876	6					
ANR	8273992	Identifier	a_off		8273876	0					
ANR	8273993	ExpressionStatement	"tgen_andi ( s , TCG_TYPE_TL , TCG_REG_R3 , tlb_mask )"	51:12:1067:1114	8273876	1	True				
ANR	8273994	CallExpression	"tgen_andi ( s , TCG_TYPE_TL , TCG_REG_R3 , tlb_mask )"		8273876	0					
ANR	8273995	Callee	tgen_andi		8273876	0					
ANR	8273996	Identifier	tgen_andi		8273876	0					
ANR	8273997	ArgumentList	s		8273876	1					
ANR	8273998	Argument	s		8273876	0					
ANR	8273999	Identifier	s		8273876	0					
ANR	8274000	Argument	TCG_TYPE_TL		8273876	1					
ANR	8274001	Identifier	TCG_TYPE_TL		8273876	0					
ANR	8274002	Argument	TCG_REG_R3		8273876	2					
ANR	8274003	Identifier	TCG_REG_R3		8273876	0					
ANR	8274004	Argument	tlb_mask		8273876	3					
ANR	8274005	Identifier	tlb_mask		8273876	0					
ANR	8274006	ElseStatement	else		8273876	0					
ANR	8274007	CompoundStatement		49:15:994:994	8273876	0					
ANR	8274008	ExpressionStatement	"tgen_andi_risbg ( s , TCG_REG_R3 , addr_reg , tlb_mask )"	55:12:1147:1197	8273876	0	True				
ANR	8274009	CallExpression	"tgen_andi_risbg ( s , TCG_REG_R3 , addr_reg , tlb_mask )"		8273876	0					
ANR	8274010	Callee	tgen_andi_risbg		8273876	0					
ANR	8274011	Identifier	tgen_andi_risbg		8273876	0					
ANR	8274012	ArgumentList	s		8273876	1					
ANR	8274013	Argument	s		8273876	0					
ANR	8274014	Identifier	s		8273876	0					
ANR	8274015	Argument	TCG_REG_R3		8273876	1					
ANR	8274016	Identifier	TCG_REG_R3		8273876	0					
ANR	8274017	Argument	addr_reg		8273876	2					
ANR	8274018	Identifier	addr_reg		8273876	0					
ANR	8274019	Argument	tlb_mask		8273876	3					
ANR	8274020	Identifier	tlb_mask		8273876	0					
ANR	8274021	ElseStatement	else		8273876	0					
ANR	8274022	CompoundStatement		55:11:1084:1084	8273876	0					
ANR	8274023	ExpressionStatement	"tcg_out_sh64 ( s , RSY_SRLG , TCG_REG_R2 , addr_reg , TCG_REG_NONE , TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS )"	61:8:1233:1355	8273876	0	True				
ANR	8274024	CallExpression	"tcg_out_sh64 ( s , RSY_SRLG , TCG_REG_R2 , addr_reg , TCG_REG_NONE , TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS )"		8273876	0					
ANR	8274025	Callee	tcg_out_sh64		8273876	0					
ANR	8274026	Identifier	tcg_out_sh64		8273876	0					
ANR	8274027	ArgumentList	s		8273876	1					
ANR	8274028	Argument	s		8273876	0					
ANR	8274029	Identifier	s		8273876	0					
ANR	8274030	Argument	RSY_SRLG		8273876	1					
ANR	8274031	Identifier	RSY_SRLG		8273876	0					
ANR	8274032	Argument	TCG_REG_R2		8273876	2					
ANR	8274033	Identifier	TCG_REG_R2		8273876	0					
ANR	8274034	Argument	addr_reg		8273876	3					
ANR	8274035	Identifier	addr_reg		8273876	0					
ANR	8274036	Argument	TCG_REG_NONE		8273876	4					
ANR	8274037	Identifier	TCG_REG_NONE		8273876	0					
ANR	8274038	Argument	TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS		8273876	5					
ANR	8274039	AdditiveExpression	TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS		8273876	0		-			
ANR	8274040	Identifier	TARGET_PAGE_BITS		8273876	0					
ANR	8274041	Identifier	CPU_TLB_ENTRY_BITS		8273876	1					
ANR	8274042	ExpressionStatement	"tcg_out_insn ( s , RX , LA , TCG_REG_R3 , addr_reg , TCG_REG_NONE , a_off )"	65:8:1366:1432	8273876	1	True				
ANR	8274043	CallExpression	"tcg_out_insn ( s , RX , LA , TCG_REG_R3 , addr_reg , TCG_REG_NONE , a_off )"		8273876	0					
ANR	8274044	Callee	tcg_out_insn		8273876	0					
ANR	8274045	Identifier	tcg_out_insn		8273876	0					
ANR	8274046	ArgumentList	s		8273876	1					
ANR	8274047	Argument	s		8273876	0					
ANR	8274048	Identifier	s		8273876	0					
ANR	8274049	Argument	RX		8273876	1					
ANR	8274050	Identifier	RX		8273876	0					
ANR	8274051	Argument	LA		8273876	2					
ANR	8274052	Identifier	LA		8273876	0					
ANR	8274053	Argument	TCG_REG_R3		8273876	3					
ANR	8274054	Identifier	TCG_REG_R3		8273876	0					
ANR	8274055	Argument	addr_reg		8273876	4					
ANR	8274056	Identifier	addr_reg		8273876	0					
ANR	8274057	Argument	TCG_REG_NONE		8273876	5					
ANR	8274058	Identifier	TCG_REG_NONE		8273876	0					
ANR	8274059	Argument	a_off		8273876	6					
ANR	8274060	Identifier	a_off		8273876	0					
ANR	8274061	ExpressionStatement	"tgen_andi ( s , TCG_TYPE_I64 , TCG_REG_R2 , ( CPU_TLB_SIZE - 1 ) << CPU_TLB_ENTRY_BITS )"	67:8:1443:1542	8273876	2	True				
ANR	8274062	CallExpression	"tgen_andi ( s , TCG_TYPE_I64 , TCG_REG_R2 , ( CPU_TLB_SIZE - 1 ) << CPU_TLB_ENTRY_BITS )"		8273876	0					
ANR	8274063	Callee	tgen_andi		8273876	0					
ANR	8274064	Identifier	tgen_andi		8273876	0					
ANR	8274065	ArgumentList	s		8273876	1					
ANR	8274066	Argument	s		8273876	0					
ANR	8274067	Identifier	s		8273876	0					
ANR	8274068	Argument	TCG_TYPE_I64		8273876	1					
ANR	8274069	Identifier	TCG_TYPE_I64		8273876	0					
ANR	8274070	Argument	TCG_REG_R2		8273876	2					
ANR	8274071	Identifier	TCG_REG_R2		8273876	0					
ANR	8274072	Argument	( CPU_TLB_SIZE - 1 ) << CPU_TLB_ENTRY_BITS		8273876	3					
ANR	8274073	ShiftExpression	( CPU_TLB_SIZE - 1 ) << CPU_TLB_ENTRY_BITS		8273876	0		<<			
ANR	8274074	AdditiveExpression	CPU_TLB_SIZE - 1		8273876	0		-			
ANR	8274075	Identifier	CPU_TLB_SIZE		8273876	0					
ANR	8274076	PrimaryExpression	1		8273876	1					
ANR	8274077	Identifier	CPU_TLB_ENTRY_BITS		8273876	1					
ANR	8274078	ExpressionStatement	"tgen_andi ( s , TCG_TYPE_TL , TCG_REG_R3 , tlb_mask )"	71:8:1553:1600	8273876	3	True				
ANR	8274079	CallExpression	"tgen_andi ( s , TCG_TYPE_TL , TCG_REG_R3 , tlb_mask )"		8273876	0					
ANR	8274080	Callee	tgen_andi		8273876	0					
ANR	8274081	Identifier	tgen_andi		8273876	0					
ANR	8274082	ArgumentList	s		8273876	1					
ANR	8274083	Argument	s		8273876	0					
ANR	8274084	Identifier	s		8273876	0					
ANR	8274085	Argument	TCG_TYPE_TL		8273876	1					
ANR	8274086	Identifier	TCG_TYPE_TL		8273876	0					
ANR	8274087	Argument	TCG_REG_R3		8273876	2					
ANR	8274088	Identifier	TCG_REG_R3		8273876	0					
ANR	8274089	Argument	tlb_mask		8273876	3					
ANR	8274090	Identifier	tlb_mask		8273876	0					
ANR	8274091	IfStatement	if ( is_ld )		8273876	5					
ANR	8274092	Condition	is_ld	77:8:1620:1624	8273876	0	True				
ANR	8274093	Identifier	is_ld		8273876	0					
ANR	8274094	CompoundStatement		73:15:1489:1489	8273876	1					
ANR	8274095	ExpressionStatement	"ofs = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read )"	79:8:1638:1701	8273876	0	True				
ANR	8274096	AssignmentExpression	"ofs = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read )"		8273876	0		=			
ANR	8274097	Identifier	ofs		8273876	0					
ANR	8274098	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read )"		8273876	1					
ANR	8274099	Callee	offsetof		8273876	0					
ANR	8274100	Identifier	offsetof		8273876	0					
ANR	8274101	ArgumentList	CPUArchState		8273876	1					
ANR	8274102	Argument	CPUArchState		8273876	0					
ANR	8274103	Identifier	CPUArchState		8273876	0					
ANR	8274104	Argument	tlb_table [ mem_index ] [ 0 ] . addr_read		8273876	1					
ANR	8274105	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addr_read		8273876	0					
ANR	8274106	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8273876	0					
ANR	8274107	ArrayIndexing	tlb_table [ mem_index ]		8273876	0					
ANR	8274108	Identifier	tlb_table		8273876	0					
ANR	8274109	Identifier	mem_index		8273876	1					
ANR	8274110	PrimaryExpression	0		8273876	1					
ANR	8274111	Identifier	addr_read		8273876	1					
ANR	8274112	ElseStatement	else		8273876	0					
ANR	8274113	CompoundStatement		77:11:1577:1577	8273876	0					
ANR	8274114	ExpressionStatement	"ofs = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"	83:8:1726:1790	8273876	0	True				
ANR	8274115	AssignmentExpression	"ofs = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8273876	0		=			
ANR	8274116	Identifier	ofs		8273876	0					
ANR	8274117	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8273876	1					
ANR	8274118	Callee	offsetof		8273876	0					
ANR	8274119	Identifier	offsetof		8273876	0					
ANR	8274120	ArgumentList	CPUArchState		8273876	1					
ANR	8274121	Argument	CPUArchState		8273876	0					
ANR	8274122	Identifier	CPUArchState		8273876	0					
ANR	8274123	Argument	tlb_table [ mem_index ] [ 0 ] . addr_write		8273876	1					
ANR	8274124	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addr_write		8273876	0					
ANR	8274125	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8273876	0					
ANR	8274126	ArrayIndexing	tlb_table [ mem_index ]		8273876	0					
ANR	8274127	Identifier	tlb_table		8273876	0					
ANR	8274128	Identifier	mem_index		8273876	1					
ANR	8274129	PrimaryExpression	0		8273876	1					
ANR	8274130	Identifier	addr_write		8273876	1					
ANR	8274131	IfStatement	if ( TARGET_LONG_BITS == 32 )		8273876	6					
ANR	8274132	Condition	TARGET_LONG_BITS == 32	87:8:1808:1829	8273876	0	True				
ANR	8274133	EqualityExpression	TARGET_LONG_BITS == 32		8273876	0		==			
ANR	8274134	Identifier	TARGET_LONG_BITS		8273876	0					
ANR	8274135	PrimaryExpression	32		8273876	1					
ANR	8274136	CompoundStatement		83:32:1694:1694	8273876	1					
ANR	8274137	ExpressionStatement	"tcg_out_mem ( s , RX_C , RXY_CY , TCG_REG_R3 , TCG_REG_R2 , TCG_AREG0 , ofs )"	89:8:1843:1911	8273876	0	True				
ANR	8274138	CallExpression	"tcg_out_mem ( s , RX_C , RXY_CY , TCG_REG_R3 , TCG_REG_R2 , TCG_AREG0 , ofs )"		8273876	0					
ANR	8274139	Callee	tcg_out_mem		8273876	0					
ANR	8274140	Identifier	tcg_out_mem		8273876	0					
ANR	8274141	ArgumentList	s		8273876	1					
ANR	8274142	Argument	s		8273876	0					
ANR	8274143	Identifier	s		8273876	0					
ANR	8274144	Argument	RX_C		8273876	1					
ANR	8274145	Identifier	RX_C		8273876	0					
ANR	8274146	Argument	RXY_CY		8273876	2					
ANR	8274147	Identifier	RXY_CY		8273876	0					
ANR	8274148	Argument	TCG_REG_R3		8273876	3					
ANR	8274149	Identifier	TCG_REG_R3		8273876	0					
ANR	8274150	Argument	TCG_REG_R2		8273876	4					
ANR	8274151	Identifier	TCG_REG_R2		8273876	0					
ANR	8274152	Argument	TCG_AREG0		8273876	5					
ANR	8274153	Identifier	TCG_AREG0		8273876	0					
ANR	8274154	Argument	ofs		8273876	6					
ANR	8274155	Identifier	ofs		8273876	0					
ANR	8274156	ElseStatement	else		8273876	0					
ANR	8274157	CompoundStatement		87:11:1787:1787	8273876	0					
ANR	8274158	ExpressionStatement	"tcg_out_mem ( s , 0 , RXY_CG , TCG_REG_R3 , TCG_REG_R2 , TCG_AREG0 , ofs )"	93:8:1936:2001	8273876	0	True				
ANR	8274159	CallExpression	"tcg_out_mem ( s , 0 , RXY_CG , TCG_REG_R3 , TCG_REG_R2 , TCG_AREG0 , ofs )"		8273876	0					
ANR	8274160	Callee	tcg_out_mem		8273876	0					
ANR	8274161	Identifier	tcg_out_mem		8273876	0					
ANR	8274162	ArgumentList	s		8273876	1					
ANR	8274163	Argument	s		8273876	0					
ANR	8274164	Identifier	s		8273876	0					
ANR	8274165	Argument	0		8273876	1					
ANR	8274166	PrimaryExpression	0		8273876	0					
ANR	8274167	Argument	RXY_CG		8273876	2					
ANR	8274168	Identifier	RXY_CG		8273876	0					
ANR	8274169	Argument	TCG_REG_R3		8273876	3					
ANR	8274170	Identifier	TCG_REG_R3		8273876	0					
ANR	8274171	Argument	TCG_REG_R2		8273876	4					
ANR	8274172	Identifier	TCG_REG_R2		8273876	0					
ANR	8274173	Argument	TCG_AREG0		8273876	5					
ANR	8274174	Identifier	TCG_AREG0		8273876	0					
ANR	8274175	Argument	ofs		8273876	6					
ANR	8274176	Identifier	ofs		8273876	0					
ANR	8274177	ExpressionStatement	"ofs = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend )"	99:4:2017:2077	8273876	7	True				
ANR	8274178	AssignmentExpression	"ofs = offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend )"		8273876	0		=			
ANR	8274179	Identifier	ofs		8273876	0					
ANR	8274180	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addend )"		8273876	1					
ANR	8274181	Callee	offsetof		8273876	0					
ANR	8274182	Identifier	offsetof		8273876	0					
ANR	8274183	ArgumentList	CPUArchState		8273876	1					
ANR	8274184	Argument	CPUArchState		8273876	0					
ANR	8274185	Identifier	CPUArchState		8273876	0					
ANR	8274186	Argument	tlb_table [ mem_index ] [ 0 ] . addend		8273876	1					
ANR	8274187	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addend		8273876	0					
ANR	8274188	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8273876	0					
ANR	8274189	ArrayIndexing	tlb_table [ mem_index ]		8273876	0					
ANR	8274190	Identifier	tlb_table		8273876	0					
ANR	8274191	Identifier	mem_index		8273876	1					
ANR	8274192	PrimaryExpression	0		8273876	1					
ANR	8274193	Identifier	addend		8273876	1					
ANR	8274194	ExpressionStatement	"tcg_out_mem ( s , 0 , RXY_LG , TCG_REG_R2 , TCG_REG_R2 , TCG_AREG0 , ofs )"	101:4:2084:2149	8273876	8	True				
ANR	8274195	CallExpression	"tcg_out_mem ( s , 0 , RXY_LG , TCG_REG_R2 , TCG_REG_R2 , TCG_AREG0 , ofs )"		8273876	0					
ANR	8274196	Callee	tcg_out_mem		8273876	0					
ANR	8274197	Identifier	tcg_out_mem		8273876	0					
ANR	8274198	ArgumentList	s		8273876	1					
ANR	8274199	Argument	s		8273876	0					
ANR	8274200	Identifier	s		8273876	0					
ANR	8274201	Argument	0		8273876	1					
ANR	8274202	PrimaryExpression	0		8273876	0					
ANR	8274203	Argument	RXY_LG		8273876	2					
ANR	8274204	Identifier	RXY_LG		8273876	0					
ANR	8274205	Argument	TCG_REG_R2		8273876	3					
ANR	8274206	Identifier	TCG_REG_R2		8273876	0					
ANR	8274207	Argument	TCG_REG_R2		8273876	4					
ANR	8274208	Identifier	TCG_REG_R2		8273876	0					
ANR	8274209	Argument	TCG_AREG0		8273876	5					
ANR	8274210	Identifier	TCG_AREG0		8273876	0					
ANR	8274211	Argument	ofs		8273876	6					
ANR	8274212	Identifier	ofs		8273876	0					
ANR	8274213	IfStatement	if ( TARGET_LONG_BITS == 32 )		8273876	9					
ANR	8274214	Condition	TARGET_LONG_BITS == 32	105:8:2162:2183	8273876	0	True				
ANR	8274215	EqualityExpression	TARGET_LONG_BITS == 32		8273876	0		==			
ANR	8274216	Identifier	TARGET_LONG_BITS		8273876	0					
ANR	8274217	PrimaryExpression	32		8273876	1					
ANR	8274218	CompoundStatement		101:32:2048:2048	8273876	1					
ANR	8274219	ExpressionStatement	"tgen_ext32u ( s , TCG_REG_R3 , addr_reg )"	107:8:2197:2233	8273876	0	True				
ANR	8274220	CallExpression	"tgen_ext32u ( s , TCG_REG_R3 , addr_reg )"		8273876	0					
ANR	8274221	Callee	tgen_ext32u		8273876	0					
ANR	8274222	Identifier	tgen_ext32u		8273876	0					
ANR	8274223	ArgumentList	s		8273876	1					
ANR	8274224	Argument	s		8273876	0					
ANR	8274225	Identifier	s		8273876	0					
ANR	8274226	Argument	TCG_REG_R3		8273876	1					
ANR	8274227	Identifier	TCG_REG_R3		8273876	0					
ANR	8274228	Argument	addr_reg		8273876	2					
ANR	8274229	Identifier	addr_reg		8273876	0					
ANR	8274230	ReturnStatement	return TCG_REG_R3 ;	109:8:2244:2261	8273876	1	True				
ANR	8274231	Identifier	TCG_REG_R3		8273876	0					
ANR	8274232	ReturnStatement	return addr_reg ;	113:4:2275:2290	8273876	10	True				
ANR	8274233	Identifier	addr_reg		8273876	0					
ANR	8274234	ReturnType	static TCGReg		8273876	1					
ANR	8274235	Identifier	tcg_out_tlb_read		8273876	2					
ANR	8274236	ParameterList	"TCGContext * s , TCGReg addr_reg , TCGMemOp opc , int mem_index , bool is_ld"		8273876	3					
ANR	8274237	Parameter	TCGContext * s	1:31:31:43	8273876	0	True				
ANR	8274238	ParameterType	TCGContext *		8273876	0					
ANR	8274239	Identifier	s		8273876	1					
ANR	8274240	Parameter	TCGReg addr_reg	1:46:46:60	8273876	1	True				
ANR	8274241	ParameterType	TCGReg		8273876	0					
ANR	8274242	Identifier	addr_reg		8273876	1					
ANR	8274243	Parameter	TCGMemOp opc	1:63:63:74	8273876	2	True				
ANR	8274244	ParameterType	TCGMemOp		8273876	0					
ANR	8274245	Identifier	opc		8273876	1					
ANR	8274246	Parameter	int mem_index	3:31:109:121	8273876	3	True				
ANR	8274247	ParameterType	int		8273876	0					
ANR	8274248	Identifier	mem_index		8273876	1					
ANR	8274249	Parameter	bool is_ld	3:46:124:133	8273876	4	True				
ANR	8274250	ParameterType	bool		8273876	0					
ANR	8274251	Identifier	is_ld		8273876	1					
ANR	8274252	CFGEntryNode	ENTRY		8273876		True				
ANR	8274253	CFGExitNode	EXIT		8273876		True				
ANR	8274254	Symbol	FACILITY_GEN_INST_EXT		8273876						
ANR	8274255	Symbol	* tlb_table		8273876						
ANR	8274256	Symbol	CPU_TLB_BITS		8273876						
ANR	8274257	Symbol	* * mem_index		8273876						
ANR	8274258	Symbol	RX		8273876						
ANR	8274259	Symbol	RSY_SRLG		8273876						
ANR	8274260	Symbol	RXY_LG		8273876						
ANR	8274261	Symbol	TARGET_PAGE_MASK		8273876						
ANR	8274262	Symbol	CPU_TLB_ENTRY_BITS		8273876						
ANR	8274263	Symbol	MO_AMASK		8273876						
ANR	8274264	Symbol	RXY_CY		8273876						
ANR	8274265	Symbol	MO_SIZE		8273876						
ANR	8274266	Symbol	is_ld		8273876						
ANR	8274267	Symbol	tlb_table [ mem_index ] [ 0 ] . addr_read		8273876						
ANR	8274268	Symbol	a_off		8273876						
ANR	8274269	Symbol	MO_ALIGN		8273876						
ANR	8274270	Symbol	s_mask		8273876						
ANR	8274271	Symbol	TCG_REG_NONE		8273876						
ANR	8274272	Symbol	TCG_TYPE_TL		8273876						
ANR	8274273	Symbol	CPU_TLB_SIZE		8273876						
ANR	8274274	Symbol	offsetof		8273876						
ANR	8274275	Symbol	addr_reg		8273876						
ANR	8274276	Symbol	TCG_AREG0		8273876						
ANR	8274277	Symbol	opc		8273876						
ANR	8274278	Symbol	tlb_table		8273876						
ANR	8274279	Symbol	TARGET_PAGE_BITS		8273876						
ANR	8274280	Symbol	TARGET_LONG_BITS		8273876						
ANR	8274281	Symbol	RX_C		8273876						
ANR	8274282	Symbol	mem_index		8273876						
ANR	8274283	Symbol	tlb_table [ mem_index ] [ 0 ] . addend		8273876						
ANR	8274284	Symbol	TCG_REG_R3		8273876						
ANR	8274285	Symbol	s		8273876						
ANR	8274286	Symbol	tlb_mask		8273876						
ANR	8274287	Symbol	TCG_REG_R2		8273876						
ANR	8274288	Symbol	CPUArchState		8273876						
ANR	8274289	Symbol	LA		8273876						
ANR	8274290	Symbol	* * tlb_table		8273876						
ANR	8274291	Symbol	TCG_TYPE_I64		8273876						
ANR	8274292	Symbol	facilities		8273876						
ANR	8274293	Symbol	ofs		8273876						
ANR	8274294	Symbol	* mem_index		8273876						
ANR	8274295	Symbol	tlb_table [ mem_index ] [ 0 ] . addr_write		8273876						
ANR	8274296	Symbol	RXY_CG		8273876						
