EESchema-LIBRARY Version 2.3
DEF STM32F429VETx U 0 40 Y Y 3 L N
F0 "U" 200 250 60 H V L CNN
F1 "STM32F429VETx" 200 150 60 H V L CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 200 50 60 H I L CNN
F3 "https://www.st.com/resource/en/datasheet/stm32f429ng.pdf" 200 -150 60 H I L CNN
F4 "STM32F429VETx" 200 -50 60 H I L CNN "manf#"
F5 "ARM Cortex-M4 MCU, 512KB flash, 192KB RAM, 180MHz, 1.8-3.6V, 82 GPIO, LQFP-100 14x14mm. Ref. Man : RM0090" 200 -250 60 H I L CNN
DRAW
X PA0/WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0 23 0 0 200 R 50 50 1 1 B 
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/ADC123_IN1 24 0 -100 200 R 50 50 1 1 B 
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 25 0 -200 200 R 50 50 1 1 B 
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/ADC123_IN3 26 0 -300 200 R 50 50 1 1 B 
X PA4(3V)/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/ADC12_IN4/DAC_OUT1 29 0 -400 200 R 50 50 1 1 B 
X PA5(3V)/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC_OUT2 30 0 -500 200 R 50 50 1 1 B 
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCLK/LCD_G2/ADC12_IN6 31 0 -600 200 R 50 50 1 1 B 
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 32 0 -700 200 R 50 50 1 1 B 
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/LCD_R6 67 0 -800 200 R 50 50 1 1 B 
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 68 0 -900 200 R 50 50 1 1 B 
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 69 0 -1000 200 R 50 50 1 1 B 
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/LCD_R4/OTG_FS_DM 70 0 -1100 200 R 50 50 1 1 B 
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/LCD_R5/OTG_FS_DP 71 0 -1200 200 R 50 50 1 1 B 
X PA13/JTMS-SWDIO 72 0 -1300 200 R 50 50 1 1 B 
X PA14/JTCK-SWCLK 76 0 -1400 200 R 50 50 1 1 B 
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS 77 0 -1500 200 R 50 50 1 1 B 
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 35 0 -1800 200 R 50 50 1 1 B 
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/ADC12_IN9 36 0 -1900 200 R 50 50 1 1 B 
X PB2/BOOT1 37 0 -2000 200 R 50 50 1 1 B 
X PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK 89 0 -2100 200 R 50 50 1 1 B 
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD 90 0 -2200 200 R 50 50 1 1 B 
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10 91 0 -2300 200 R 50 50 1 1 B 
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/FMC_SDNE1/DCMI_D5 92 0 -2400 200 R 50 50 1 1 B 
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FMC_NL/DCMI_VSYNC 93 0 -2500 200 R 50 50 1 1 B 
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6/LCD_B6 95 0 -2600 200 R 50 50 1 1 B 
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7/LCD_B7 96 0 -2700 200 R 50 50 1 1 B 
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4 47 0 -2800 200 R 50 50 1 1 B 
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5 48 0 -2900 200 R 50 50 1 1 B 
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID 51 0 -3000 200 R 50 50 1 1 B 
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 52 0 -3100 200 R 50 50 1 1 B 
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2ext_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 53 0 -3200 200 R 50 50 1 1 B 
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 54 0 -3300 200 R 50 50 1 1 B 
X TIM4_CH4/FMC_D1/PD15 62 10000 -3300 200 L 50 50 1 1 B 
X TIM4_CH3/FMC_D0/PD14 61 10000 -3200 200 L 50 50 1 1 B 
X TIM4_CH2/FMC_A18/PD13 60 10000 -3100 200 L 50 50 1 1 B 
X TIM4_CH1/USART3_RTS/FMC_A17/PD12 59 10000 -3000 200 L 50 50 1 1 B 
X USART3_CTS/FMC_A16/PD11 58 10000 -2900 200 L 50 50 1 1 B 
X USART3_CK/FMC_D15/LCD_B3/PD10 57 10000 -2800 200 L 50 50 1 1 B 
X USART3_RX/FMC_D14/PD9 56 10000 -2700 200 L 50 50 1 1 B 
X USART3_TX/FMC_D13/PD8 55 10000 -2600 200 L 50 50 1 1 B 
X USART2_CK/FMC_NE1/FMC_NCE2/PD7 88 10000 -2500 200 L 50 50 1 1 B 
X SPI3_MOSI/I2S3_SD/SAI1_SD_A/USART2_RX/FMC_NWAIT/DCMI_D10/LCD_B2/PD6 87 10000 -2400 200 L 50 50 1 1 B 
X USART2_TX/FMC_NWE/PD5 86 10000 -2300 200 L 50 50 1 1 B 
X USART2_RTS/FMC_NOE/PD4 85 10000 -2200 200 L 50 50 1 1 B 
X SPI2_SCK/I2S2_CK/USART2_CTS/FMC_CLK/DCMI_D5/LCD_G7/PD3 84 10000 -2100 200 L 50 50 1 1 B 
X TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/PD2 83 10000 -2000 200 L 50 50 1 1 B 
X CAN1_TX/FMC_D3/PD1 82 10000 -1900 200 L 50 50 1 1 B 
X CAN1_RX/FMC_D2/PD0 81 10000 -1800 200 L 50 50 1 1 B 
X OSC32_OUT/PC15 9 10000 -1600 200 L 50 50 1 1 B 
X OSC32_IN/PC14 8 10000 -1500 200 L 50 50 1 1 B 
X TAMP_1/PC13 7 10000 -1300 200 L 50 50 1 1 B 
X SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/PC12 80 10000 -1200 200 L 50 50 1 1 B 
X I2S3ext_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4/PC11 79 10000 -1100 200 L 50 50 1 1 B 
X SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8/LCD_R2/PC10 78 10000 -1000 200 L 50 50 1 1 B 
X MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3/PC9 66 10000 -900 200 L 50 50 1 1 B 
X TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2/PC8 65 10000 -800 200 L 50 50 1 1 B 
X TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1/LCD_G6/PC7 64 10000 -700 200 L 50 50 1 1 B 
X TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/LCD_HSYNC/PC6 63 10000 -600 200 L 50 50 1 1 B 
X ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1/PC5 34 10000 -500 200 L 50 50 1 1 B 
X ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0/PC4 33 10000 -400 200 L 50 50 1 1 B 
X ADC123_IN13/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0/PC3 18 10000 -300 200 L 50 50 1 1 B 
X ADC123_IN12/SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0/PC2 17 10000 -200 200 L 50 50 1 1 B 
X ADC123_IN11/ETH_MDC/PC1 16 10000 -100 200 L 50 50 1 1 B 
X ADC123_IN10/OTG_HS_ULPI_STP/FMC_SDNWE/PC0 15 10000 0 200 L 50 50 1 1 B 
S 200 100 9800 -3500 1 1 12 f
X NRST 14 0 -500 200 R 50 50 2 1 I 
X BOOT0 94 0 -700 200 R 50 50 2 1 I 
X PH0/OSC_IN 12 0 -900 200 R 50 50 2 1 I 
X PH1/OSC_OUT 13 0 -1000 200 R 50 50 2 1 I 
X TIM1_BKIN/FMC_D12/LCD_R7/PE15 46 4400 -1500 200 L 50 50 2 1 B 
X TIM1_CH4/SPI4_MOSI/FMC_D11/LCD_CLK/PE14 45 4400 -1400 200 L 50 50 2 1 B 
X TIM1_CH3/SPI4_MISO/FMC_D10/LCD_DE/PE13 44 4400 -1300 200 L 50 50 2 1 B 
X TIM1_CH3N/SPI4_SCK/FMC_D9/LCD_B4/PE12 43 4400 -1200 200 L 50 50 2 1 B 
X TIM1_CH2/SPI4_NSS/FMC_D8/LCD_G3/PE11 42 4400 -1100 200 L 50 50 2 1 B 
X TIM1_CH2N/FMC_D7/PE10 41 4400 -1000 200 L 50 50 2 1 B 
X TIM1_CH1/FMC_D6/PE9 40 4400 -900 200 L 50 50 2 1 B 
X TIM1_CH1N/UART7_Tx/FMC_D5/PE8 39 4400 -800 200 L 50 50 2 1 B 
X TIM1_ETR/UART7_Rx/FMC_D4/PE7 38 4400 -700 200 L 50 50 2 1 B 
X TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7/LCD_G1/PE6 5 4400 -600 200 L 50 50 2 1 B 
X TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6/LCD_G0/PE5 4 4400 -500 200 L 50 50 2 1 B 
X TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4/LCD_B0/PE4 3 4400 -400 200 L 50 50 2 1 B 
X TRACED0/SAI1_SD_B/FMC_A19/PE3 2 4400 -300 200 L 50 50 2 1 B 
X TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23/PE2 1 4400 -200 200 L 50 50 2 1 B 
X UART8_Tx/FMC_NBL1/DCMI_D3/PE1 98 4400 -100 200 L 50 50 2 1 B 
X TIM4_ETR/UART8_RX/FMC_NBL0/DCMI_D2/PE0 97 4400 0 200 L 50 50 2 1 B 
S 200 100 4200 -1600 2 1 12 f
X VBAT 6 0 -100 200 R 50 50 3 1 W 
X VDD 11 0 -200 200 R 50 50 3 1 W 
X VDD 19 0 -300 200 R 50 50 3 1 W 
X VDD 28 0 -400 200 R 50 50 3 1 W 
X VDD 50 0 -500 200 R 50 50 3 1 W 
X VDD 75 0 -600 200 R 50 50 3 1 W 
X VDD 100 0 -700 200 R 50 50 3 1 W 
X VDDA 22 0 -900 200 R 50 50 3 1 W 
X VREF+ 21 0 -1100 200 R 50 50 3 1 W 
X VCAP_2 73 1200 -1000 200 L 50 50 3 1 w 
X VCAP_1 49 1200 -900 200 L 50 50 3 1 w 
X VSSA 20 1200 -600 200 L 50 50 3 1 W 
X VSS 99 1200 -400 200 L 50 50 3 1 W 
X VSS 74 1200 -300 200 L 50 50 3 1 W 
X VSS 27 1200 -200 200 L 50 50 3 1 W 
X VSS 10 1200 -100 200 L 50 50 3 1 W 
S 200 100 1000 -1200 3 1 12 f
ENDDRAW
ENDDEF
DEF STM32F429VGTx U 0 40 Y Y 3 L N
F0 "U" 200 250 60 H V L CNN
F1 "STM32F429VGTx" 200 150 60 H V L CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 200 50 60 H I L CNN
F3 "https://www.st.com/resource/en/datasheet/stm32f429ng.pdf" 200 -150 60 H I L CNN
F4 "STM32F429VGTx" 200 -50 60 H I L CNN "manf#"
F5 "ARM Cortex-M4 MCU, 1024KB flash, 192KB RAM, 180MHz, 1.8-3.6V, 82 GPIO, LQFP-100 14x14mm. Ref. Man : RM0090" 200 -250 60 H I L CNN
DRAW
X PA0/WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0 23 0 0 200 R 50 50 1 1 B 
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/ADC123_IN1 24 0 -100 200 R 50 50 1 1 B 
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 25 0 -200 200 R 50 50 1 1 B 
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/ADC123_IN3 26 0 -300 200 R 50 50 1 1 B 
X PA4(3V)/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/ADC12_IN4/DAC_OUT1 29 0 -400 200 R 50 50 1 1 B 
X PA5(3V)/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC_OUT2 30 0 -500 200 R 50 50 1 1 B 
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCLK/LCD_G2/ADC12_IN6 31 0 -600 200 R 50 50 1 1 B 
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 32 0 -700 200 R 50 50 1 1 B 
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/LCD_R6 67 0 -800 200 R 50 50 1 1 B 
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 68 0 -900 200 R 50 50 1 1 B 
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 69 0 -1000 200 R 50 50 1 1 B 
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/LCD_R4/OTG_FS_DM 70 0 -1100 200 R 50 50 1 1 B 
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/LCD_R5/OTG_FS_DP 71 0 -1200 200 R 50 50 1 1 B 
X PA13/JTMS-SWDIO 72 0 -1300 200 R 50 50 1 1 B 
X PA14/JTCK-SWCLK 76 0 -1400 200 R 50 50 1 1 B 
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS 77 0 -1500 200 R 50 50 1 1 B 
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 35 0 -1800 200 R 50 50 1 1 B 
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/ADC12_IN9 36 0 -1900 200 R 50 50 1 1 B 
X PB2/BOOT1 37 0 -2000 200 R 50 50 1 1 B 
X PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK 89 0 -2100 200 R 50 50 1 1 B 
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD 90 0 -2200 200 R 50 50 1 1 B 
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10 91 0 -2300 200 R 50 50 1 1 B 
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/FMC_SDNE1/DCMI_D5 92 0 -2400 200 R 50 50 1 1 B 
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FMC_NL/DCMI_VSYNC 93 0 -2500 200 R 50 50 1 1 B 
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6/LCD_B6 95 0 -2600 200 R 50 50 1 1 B 
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7/LCD_B7 96 0 -2700 200 R 50 50 1 1 B 
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4 47 0 -2800 200 R 50 50 1 1 B 
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5 48 0 -2900 200 R 50 50 1 1 B 
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID 51 0 -3000 200 R 50 50 1 1 B 
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 52 0 -3100 200 R 50 50 1 1 B 
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2ext_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 53 0 -3200 200 R 50 50 1 1 B 
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 54 0 -3300 200 R 50 50 1 1 B 
X TIM4_CH4/FMC_D1/PD15 62 10000 -3300 200 L 50 50 1 1 B 
X TIM4_CH3/FMC_D0/PD14 61 10000 -3200 200 L 50 50 1 1 B 
X TIM4_CH2/FMC_A18/PD13 60 10000 -3100 200 L 50 50 1 1 B 
X TIM4_CH1/USART3_RTS/FMC_A17/PD12 59 10000 -3000 200 L 50 50 1 1 B 
X USART3_CTS/FMC_A16/PD11 58 10000 -2900 200 L 50 50 1 1 B 
X USART3_CK/FMC_D15/LCD_B3/PD10 57 10000 -2800 200 L 50 50 1 1 B 
X USART3_RX/FMC_D14/PD9 56 10000 -2700 200 L 50 50 1 1 B 
X USART3_TX/FMC_D13/PD8 55 10000 -2600 200 L 50 50 1 1 B 
X USART2_CK/FMC_NE1/FMC_NCE2/PD7 88 10000 -2500 200 L 50 50 1 1 B 
X SPI3_MOSI/I2S3_SD/SAI1_SD_A/USART2_RX/FMC_NWAIT/DCMI_D10/LCD_B2/PD6 87 10000 -2400 200 L 50 50 1 1 B 
X USART2_TX/FMC_NWE/PD5 86 10000 -2300 200 L 50 50 1 1 B 
X USART2_RTS/FMC_NOE/PD4 85 10000 -2200 200 L 50 50 1 1 B 
X SPI2_SCK/I2S2_CK/USART2_CTS/FMC_CLK/DCMI_D5/LCD_G7/PD3 84 10000 -2100 200 L 50 50 1 1 B 
X TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/PD2 83 10000 -2000 200 L 50 50 1 1 B 
X CAN1_TX/FMC_D3/PD1 82 10000 -1900 200 L 50 50 1 1 B 
X CAN1_RX/FMC_D2/PD0 81 10000 -1800 200 L 50 50 1 1 B 
X OSC32_OUT/PC15 9 10000 -1600 200 L 50 50 1 1 B 
X OSC32_IN/PC14 8 10000 -1500 200 L 50 50 1 1 B 
X TAMP_1/PC13 7 10000 -1300 200 L 50 50 1 1 B 
X SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/PC12 80 10000 -1200 200 L 50 50 1 1 B 
X I2S3ext_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4/PC11 79 10000 -1100 200 L 50 50 1 1 B 
X SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8/LCD_R2/PC10 78 10000 -1000 200 L 50 50 1 1 B 
X MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3/PC9 66 10000 -900 200 L 50 50 1 1 B 
X TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2/PC8 65 10000 -800 200 L 50 50 1 1 B 
X TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1/LCD_G6/PC7 64 10000 -700 200 L 50 50 1 1 B 
X TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/LCD_HSYNC/PC6 63 10000 -600 200 L 50 50 1 1 B 
X ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1/PC5 34 10000 -500 200 L 50 50 1 1 B 
X ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0/PC4 33 10000 -400 200 L 50 50 1 1 B 
X ADC123_IN13/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0/PC3 18 10000 -300 200 L 50 50 1 1 B 
X ADC123_IN12/SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0/PC2 17 10000 -200 200 L 50 50 1 1 B 
X ADC123_IN11/ETH_MDC/PC1 16 10000 -100 200 L 50 50 1 1 B 
X ADC123_IN10/OTG_HS_ULPI_STP/FMC_SDNWE/PC0 15 10000 0 200 L 50 50 1 1 B 
S 200 100 9800 -3500 1 1 12 f
X NRST 14 0 -500 200 R 50 50 2 1 I 
X BOOT0 94 0 -700 200 R 50 50 2 1 I 
X PH0/OSC_IN 12 0 -900 200 R 50 50 2 1 I 
X PH1/OSC_OUT 13 0 -1000 200 R 50 50 2 1 I 
X TIM1_BKIN/FMC_D12/LCD_R7/PE15 46 4400 -1500 200 L 50 50 2 1 B 
X TIM1_CH4/SPI4_MOSI/FMC_D11/LCD_CLK/PE14 45 4400 -1400 200 L 50 50 2 1 B 
X TIM1_CH3/SPI4_MISO/FMC_D10/LCD_DE/PE13 44 4400 -1300 200 L 50 50 2 1 B 
X TIM1_CH3N/SPI4_SCK/FMC_D9/LCD_B4/PE12 43 4400 -1200 200 L 50 50 2 1 B 
X TIM1_CH2/SPI4_NSS/FMC_D8/LCD_G3/PE11 42 4400 -1100 200 L 50 50 2 1 B 
X TIM1_CH2N/FMC_D7/PE10 41 4400 -1000 200 L 50 50 2 1 B 
X TIM1_CH1/FMC_D6/PE9 40 4400 -900 200 L 50 50 2 1 B 
X TIM1_CH1N/UART7_Tx/FMC_D5/PE8 39 4400 -800 200 L 50 50 2 1 B 
X TIM1_ETR/UART7_Rx/FMC_D4/PE7 38 4400 -700 200 L 50 50 2 1 B 
X TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7/LCD_G1/PE6 5 4400 -600 200 L 50 50 2 1 B 
X TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6/LCD_G0/PE5 4 4400 -500 200 L 50 50 2 1 B 
X TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4/LCD_B0/PE4 3 4400 -400 200 L 50 50 2 1 B 
X TRACED0/SAI1_SD_B/FMC_A19/PE3 2 4400 -300 200 L 50 50 2 1 B 
X TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23/PE2 1 4400 -200 200 L 50 50 2 1 B 
X UART8_Tx/FMC_NBL1/DCMI_D3/PE1 98 4400 -100 200 L 50 50 2 1 B 
X TIM4_ETR/UART8_RX/FMC_NBL0/DCMI_D2/PE0 97 4400 0 200 L 50 50 2 1 B 
S 200 100 4200 -1600 2 1 12 f
X VBAT 6 0 -100 200 R 50 50 3 1 W 
X VDD 11 0 -200 200 R 50 50 3 1 W 
X VDD 19 0 -300 200 R 50 50 3 1 W 
X VDD 28 0 -400 200 R 50 50 3 1 W 
X VDD 50 0 -500 200 R 50 50 3 1 W 
X VDD 75 0 -600 200 R 50 50 3 1 W 
X VDD 100 0 -700 200 R 50 50 3 1 W 
X VDDA 22 0 -900 200 R 50 50 3 1 W 
X VREF+ 21 0 -1100 200 R 50 50 3 1 W 
X VCAP_2 73 1200 -1000 200 L 50 50 3 1 w 
X VCAP_1 49 1200 -900 200 L 50 50 3 1 w 
X VSSA 20 1200 -600 200 L 50 50 3 1 W 
X VSS 99 1200 -400 200 L 50 50 3 1 W 
X VSS 74 1200 -300 200 L 50 50 3 1 W 
X VSS 27 1200 -200 200 L 50 50 3 1 W 
X VSS 10 1200 -100 200 L 50 50 3 1 W 
S 200 100 1000 -1200 3 1 12 f
ENDDRAW
ENDDEF
DEF STM32F429VITx U 0 40 Y Y 3 L N
F0 "U" 200 250 60 H V L CNN
F1 "STM32F429VITx" 200 150 60 H V L CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 200 50 60 H I L CNN
F3 "https://www.st.com/resource/en/datasheet/stm32f429ng.pdf" 200 -150 60 H I L CNN
F4 "STM32F429VITx" 200 -50 60 H I L CNN "manf#"
F5 "ARM Cortex-M4 MCU, 2048KB flash, 192KB RAM, 180MHz, 1.8-3.6V, 82 GPIO, LQFP-100 14x14mm. Ref. Man : RM0090" 200 -250 60 H I L CNN
DRAW
X PA0/WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0 23 0 0 200 R 50 50 1 1 B 
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/ADC123_IN1 24 0 -100 200 R 50 50 1 1 B 
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 25 0 -200 200 R 50 50 1 1 B 
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/ADC123_IN3 26 0 -300 200 R 50 50 1 1 B 
X PA4(3V)/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/ADC12_IN4/DAC_OUT1 29 0 -400 200 R 50 50 1 1 B 
X PA5(3V)/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC_OUT2 30 0 -500 200 R 50 50 1 1 B 
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCLK/LCD_G2/ADC12_IN6 31 0 -600 200 R 50 50 1 1 B 
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 32 0 -700 200 R 50 50 1 1 B 
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/LCD_R6 67 0 -800 200 R 50 50 1 1 B 
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 68 0 -900 200 R 50 50 1 1 B 
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 69 0 -1000 200 R 50 50 1 1 B 
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/LCD_R4/OTG_FS_DM 70 0 -1100 200 R 50 50 1 1 B 
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/LCD_R5/OTG_FS_DP 71 0 -1200 200 R 50 50 1 1 B 
X PA13/JTMS-SWDIO 72 0 -1300 200 R 50 50 1 1 B 
X PA14/JTCK-SWCLK 76 0 -1400 200 R 50 50 1 1 B 
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS 77 0 -1500 200 R 50 50 1 1 B 
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 35 0 -1800 200 R 50 50 1 1 B 
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/ADC12_IN9 36 0 -1900 200 R 50 50 1 1 B 
X PB2/BOOT1 37 0 -2000 200 R 50 50 1 1 B 
X PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK 89 0 -2100 200 R 50 50 1 1 B 
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD 90 0 -2200 200 R 50 50 1 1 B 
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10 91 0 -2300 200 R 50 50 1 1 B 
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/FMC_SDNE1/DCMI_D5 92 0 -2400 200 R 50 50 1 1 B 
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FMC_NL/DCMI_VSYNC 93 0 -2500 200 R 50 50 1 1 B 
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6/LCD_B6 95 0 -2600 200 R 50 50 1 1 B 
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7/LCD_B7 96 0 -2700 200 R 50 50 1 1 B 
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4 47 0 -2800 200 R 50 50 1 1 B 
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5 48 0 -2900 200 R 50 50 1 1 B 
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID 51 0 -3000 200 R 50 50 1 1 B 
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 52 0 -3100 200 R 50 50 1 1 B 
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2ext_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 53 0 -3200 200 R 50 50 1 1 B 
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 54 0 -3300 200 R 50 50 1 1 B 
X TIM4_CH4/FMC_D1/PD15 62 10000 -3300 200 L 50 50 1 1 B 
X TIM4_CH3/FMC_D0/PD14 61 10000 -3200 200 L 50 50 1 1 B 
X TIM4_CH2/FMC_A18/PD13 60 10000 -3100 200 L 50 50 1 1 B 
X TIM4_CH1/USART3_RTS/FMC_A17/PD12 59 10000 -3000 200 L 50 50 1 1 B 
X USART3_CTS/FMC_A16/PD11 58 10000 -2900 200 L 50 50 1 1 B 
X USART3_CK/FMC_D15/LCD_B3/PD10 57 10000 -2800 200 L 50 50 1 1 B 
X USART3_RX/FMC_D14/PD9 56 10000 -2700 200 L 50 50 1 1 B 
X USART3_TX/FMC_D13/PD8 55 10000 -2600 200 L 50 50 1 1 B 
X USART2_CK/FMC_NE1/FMC_NCE2/PD7 88 10000 -2500 200 L 50 50 1 1 B 
X SPI3_MOSI/I2S3_SD/SAI1_SD_A/USART2_RX/FMC_NWAIT/DCMI_D10/LCD_B2/PD6 87 10000 -2400 200 L 50 50 1 1 B 
X USART2_TX/FMC_NWE/PD5 86 10000 -2300 200 L 50 50 1 1 B 
X USART2_RTS/FMC_NOE/PD4 85 10000 -2200 200 L 50 50 1 1 B 
X SPI2_SCK/I2S2_CK/USART2_CTS/FMC_CLK/DCMI_D5/LCD_G7/PD3 84 10000 -2100 200 L 50 50 1 1 B 
X TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/PD2 83 10000 -2000 200 L 50 50 1 1 B 
X CAN1_TX/FMC_D3/PD1 82 10000 -1900 200 L 50 50 1 1 B 
X CAN1_RX/FMC_D2/PD0 81 10000 -1800 200 L 50 50 1 1 B 
X OSC32_OUT/PC15 9 10000 -1600 200 L 50 50 1 1 B 
X OSC32_IN/PC14 8 10000 -1500 200 L 50 50 1 1 B 
X TAMP_1/PC13 7 10000 -1300 200 L 50 50 1 1 B 
X SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/PC12 80 10000 -1200 200 L 50 50 1 1 B 
X I2S3ext_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4/PC11 79 10000 -1100 200 L 50 50 1 1 B 
X SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8/LCD_R2/PC10 78 10000 -1000 200 L 50 50 1 1 B 
X MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3/PC9 66 10000 -900 200 L 50 50 1 1 B 
X TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2/PC8 65 10000 -800 200 L 50 50 1 1 B 
X TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1/LCD_G6/PC7 64 10000 -700 200 L 50 50 1 1 B 
X TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/LCD_HSYNC/PC6 63 10000 -600 200 L 50 50 1 1 B 
X ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1/PC5 34 10000 -500 200 L 50 50 1 1 B 
X ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0/PC4 33 10000 -400 200 L 50 50 1 1 B 
X ADC123_IN13/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0/PC3 18 10000 -300 200 L 50 50 1 1 B 
X ADC123_IN12/SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0/PC2 17 10000 -200 200 L 50 50 1 1 B 
X ADC123_IN11/ETH_MDC/PC1 16 10000 -100 200 L 50 50 1 1 B 
X ADC123_IN10/OTG_HS_ULPI_STP/FMC_SDNWE/PC0 15 10000 0 200 L 50 50 1 1 B 
S 200 100 9800 -3500 1 1 12 f
X NRST 14 0 -500 200 R 50 50 2 1 I 
X BOOT0 94 0 -700 200 R 50 50 2 1 I 
X PH0/OSC_IN 12 0 -900 200 R 50 50 2 1 I 
X PH1/OSC_OUT 13 0 -1000 200 R 50 50 2 1 I 
X TIM1_BKIN/FMC_D12/LCD_R7/PE15 46 4400 -1500 200 L 50 50 2 1 B 
X TIM1_CH4/SPI4_MOSI/FMC_D11/LCD_CLK/PE14 45 4400 -1400 200 L 50 50 2 1 B 
X TIM1_CH3/SPI4_MISO/FMC_D10/LCD_DE/PE13 44 4400 -1300 200 L 50 50 2 1 B 
X TIM1_CH3N/SPI4_SCK/FMC_D9/LCD_B4/PE12 43 4400 -1200 200 L 50 50 2 1 B 
X TIM1_CH2/SPI4_NSS/FMC_D8/LCD_G3/PE11 42 4400 -1100 200 L 50 50 2 1 B 
X TIM1_CH2N/FMC_D7/PE10 41 4400 -1000 200 L 50 50 2 1 B 
X TIM1_CH1/FMC_D6/PE9 40 4400 -900 200 L 50 50 2 1 B 
X TIM1_CH1N/UART7_Tx/FMC_D5/PE8 39 4400 -800 200 L 50 50 2 1 B 
X TIM1_ETR/UART7_Rx/FMC_D4/PE7 38 4400 -700 200 L 50 50 2 1 B 
X TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7/LCD_G1/PE6 5 4400 -600 200 L 50 50 2 1 B 
X TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6/LCD_G0/PE5 4 4400 -500 200 L 50 50 2 1 B 
X TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4/LCD_B0/PE4 3 4400 -400 200 L 50 50 2 1 B 
X TRACED0/SAI1_SD_B/FMC_A19/PE3 2 4400 -300 200 L 50 50 2 1 B 
X TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23/PE2 1 4400 -200 200 L 50 50 2 1 B 
X UART8_Tx/FMC_NBL1/DCMI_D3/PE1 98 4400 -100 200 L 50 50 2 1 B 
X TIM4_ETR/UART8_RX/FMC_NBL0/DCMI_D2/PE0 97 4400 0 200 L 50 50 2 1 B 
S 200 100 4200 -1600 2 1 12 f
X VBAT 6 0 -100 200 R 50 50 3 1 W 
X VDD 11 0 -200 200 R 50 50 3 1 W 
X VDD 19 0 -300 200 R 50 50 3 1 W 
X VDD 28 0 -400 200 R 50 50 3 1 W 
X VDD 50 0 -500 200 R 50 50 3 1 W 
X VDD 75 0 -600 200 R 50 50 3 1 W 
X VDD 100 0 -700 200 R 50 50 3 1 W 
X VDDA 22 0 -900 200 R 50 50 3 1 W 
X VREF+ 21 0 -1100 200 R 50 50 3 1 W 
X VCAP_2 73 1200 -1000 200 L 50 50 3 1 w 
X VCAP_1 49 1200 -900 200 L 50 50 3 1 w 
X VSSA 20 1200 -600 200 L 50 50 3 1 W 
X VSS 99 1200 -400 200 L 50 50 3 1 W 
X VSS 74 1200 -300 200 L 50 50 3 1 W 
X VSS 27 1200 -200 200 L 50 50 3 1 W 
X VSS 10 1200 -100 200 L 50 50 3 1 W 
S 200 100 1000 -1200 3 1 12 f
ENDDRAW
ENDDEF
