Student name,Email ID,Uni/Org/College,Circuit Name,Circuit Type,Spice File Name,Operating Voltage,Input pins,Output pins,Output function,Server Path to cir.cout,Server Path to .sub files
Bharghav,poc@kl.in,IISC,RC,Analog,NA,5,in,out,NA,https://static.fossee.in/esim/eSim_circuit_design_marathon/RC/RC.cir.out,NA
Sumit ,in@out.com,IITK,Inverting Amplifier,Analog,lm741.sub,5,in,out,NA,https://static.fossee.in/esim/eSim_circuit_design_marathon/Inverting/InvertingAmplifier.cir.out,"https://static.fossee.in/esim/eSim_circuit_design_marathon/Inverting/lm_741.sub, https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/npn_1.lib, https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/pnp_1.lib"
Rahul,abs@kl.com,NITK,Half Adder,Digital,HA.sub,1.8,"A,B","sum,cout","sum=(A xor B), cout = A.B",https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/half-adder/HA.cir.out,"https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/half-adder/and.sub, https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/half-adder/xor.sub"
Sumanto,xyz@aol.com,IITB,2 input NAND,Digital,CMOS_NAND.sub,5,"inputa,inputb",out,out=~(inputa.inputb),https://static.fossee.in/esim/eSim_circuit_design_marathon/NAND/CMOS_NAND_Gate.cir.out,"https://static.fossee.in/esim/eSim_circuit_design_marathon/NAND/CMOS_NAND.sub,https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/2_nand_1x/NMOS-180nm.lib,https://raw.githubusercontent.com/vsdip/vsdStdCellCharacterizer_sky130/master/example/esim/test-files/2_nand_1x/PMOS-180nm.lib"
