<html>
<head>
<link rel="stylesheet" href="../../assets/docs.css">
<title>RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA</title>
</head>
<body>

<table>
<tr><th colspan=2>Metadata Table</th></tr>
<tr><th>Manual Type</th><td> user</td></tr>
<tr><th>Spec Revision</th><td> 20191214-</td></tr>
<tr><th>Spec Release Date</th><td> December 2019</td></tr>
<tr><th>Git Revision</th><td> isa-449cd0c</td></tr>
<tr><th>Git URL</th><td><a href=https://github.com/riscv/riscv-isa-manual.git>https://github.com/riscv/riscv-isa-manual.git</a></td></tr>
<tr><th>Source</th><td>src/rv32e.tex</td></tr>
<tr><th>Conversion Date</th><td>2023/11/12</td></tr>
<tr><th>License</th><td><a href=https://creativecommons.org/licenses/by/4.0/>CC-by-4.0</a></td></tr>
</table>


<section id="rv32e" data-number="1">
<h1 data-number="5"><span class="header-section-number">5</span> RV32E and RV64E Base Integer Instruction Sets, Version 2.0</h1>
<p>This chapter describes a proposal for the RV32E and RV64E base integer
instruction sets, designed for microcontrollers in embedded systems.
RV32E and RV64E are reduced versions of RV32I and RV64I, respectively:
the only change is to reduce the number of integer registers to 16.
This chapter only outlines the differences between RV32E/RV64E and
RV32I/RV64I, and so should be read after Chapters <a href="rv32.html#rv32" data-reference-type="ref" data-reference="rv32">[rv32]</a> and
<a href="rv64.html#rv64" data-reference-type="ref" data-reference="rv64">[rv64]</a>.</p>
<div class=commentary>
<p>RV32E was designed to provide an even smaller base core for embedded
microcontrollers. There is also interest in RV64E for
microcontrollers within large SoC designs, and to reduce context state
for highly threaded 64-bit processors.</p>
<p>Unless otherwise stated, standard extensions compatible with RV32I
and RV64I are also compatible with RV32E and RV64E, respectively.</p>
</div>
<section id="rv32e-and-rv64e-programmers-model" data-number="1.1">
<h2 data-number="5.1"><span class="header-section-number">5.1</span> RV32E and RV64E Programmers’ Model</h2>
<p>RV32E and RV64E reduce the integer register count to 16
general-purpose registers, (<span><code>x0</code></span>–<span><code>x15</code></span>), where <span><code>x0</code></span> is a
dedicated zero register.</p>
<div class=commentary>
<p>We have found that in the small RV32I core implementations, the upper
16 registers consume around one quarter of the total area of the core
excluding memories, thus their removal saves around 25% core area
with a corresponding core power reduction.</p>
</div>
</section>
<section id="rv32e-and-rv64e-instruction-set-encoding" data-number="1.2">
<h2 data-number="5.2"><span class="header-section-number">5.2</span> RV32E and RV64E Instruction Set Encoding</h2>
<p>RV32E and RV64E use the same instruction-set encoding as RV32I and
RV64I respectively, except that only registers <span><code>x0</code></span>–<span><code>x15</code></span> are
provided. All encodings specifying the other registers <span><code>x16</code></span>–<span><code> x31</code></span> are reserved.</p>
<div class=commentary>
<p>The previous draft of this chapter made all encodings using the <span><code> x16</code></span>–<span><code>x31</code></span> registers available as custom. This version takes a
more conservative approach, making these reserved so that they can be
allocated between custom space or new standard encodings at a later
date.</p>
</div>
</section>
</section>

</body>
</html>
