// Seed: 3965217166
module module_0 (
    output tri id_0,
    output wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    input tri id_12,
    input tri1 id_13,
    output supply1 id_14
);
  logic id_16;
  ;
  assign module_1.id_5 = 0;
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0
    , id_8,
    input tri id_1,
    output uwire id_2,
    input tri id_3,
    input tri1 id_4,
    output tri id_5,
    input wire id_6
);
  genvar id_9;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_6,
      id_2,
      id_3,
      id_2,
      id_4,
      id_5,
      id_0,
      id_1,
      id_2
  );
endmodule
