[1] “Ramulator,” https://github.com/CMU-SAFARI/ramulator, 2016.
[2] “Utility-Based Hybrid Memory Management Simulator,” https://github.com/
CMU-SAFARI/UHMEM, 2017.
[3] Advanced Micro Devices, Inc., “High-Bandwidth Memory (HBM): Revinventing Memory Technology,”
https://www.amd.com/Documents/
High-Bandwidth-Memory-HBM.pdf, 2015.
[4] N. Agarwal, D. Nellans, M. Stephenson, M. O’Connor, and S. W. Keckler, “Page
Placement Strategies for GPUs Within Heterogeneous Memory Systems,” in ASPLOS, 2015.
[5] N. Agarwal and T. F. Wenisch, “Thermostat: Application-Transparent Page Management for Two-Tiered Main Memory,” in ASPLOS, 2017.
[6] M. A. Bender, S. Chakrabarti, and S. Muthukrishnan, “Flow and Stretch Metrics
for Scheduling Continuous Job Streams,” in SODA, 1998.
[7] S. Bock, B. R. Childers, R. Melhem, and D. Mossé, “Concurrent Migration of
Multiple Pages in Software-Managed Hybrid Main Memory,” in ICCD, 2016.
[8] K. K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, “Understanding Latency Variation in Modern
DRAM Chips: Experimental Characterization, Analysis, and Optimization,” in
SIGMETRICS, 2016.
[9] K. K. Chang, P. J. Nair, D. Lee, S. Ghose, M. K. Qureshi, and O. Mutlu, “Low-Cost
Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in
DRAM,” in HPCA, 2016.
[10] K. K. Chang, A. G. Yaglikci, S. Ghose, A. Agrawal, N. Chatterjee, A. Kashyap,
D. Lee, M. O’Connor, H. Hassan, and O. Mutlu, “Understanding ReducedVoltage Operation in Modern DRAM Devices: Experimental Characterization,
Analysis, and Mechanisms,” in SIGMETRICS, 2017.
[11] N. Chatterjee, M. Shevgoor, R. Balasubramonian, A. Davis, Z. Fang, R. Illikkal,
and R. Iyer, “Leveraging Heterogeneity in DRAM Main Memories to Accelerate
Critical Word Access,” in MICRO, 2012.
[12] C. C. Chou, A. Jaleel, and M. K. Qureshi, “CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed
Cache,” in MICRO, 2014.
[13] Y. Chou, B. Fahs, and S. Abraham, “Microarchitecture Optimizations for Exploiting Memory-Level Parallelism,” in ISCA, 2004.
[14] K. C. Chun, H. Zhao, J. Harms, T.-H. Kim, J.-P. Wang, and C. Kim, “A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based
STT-MRAMs for High-Density Cache Memory,” JSSC, 2013.
[15] S. Chung, K.-M. Rho, S.-D. Kim, H.-J. Suh, D.-J. Kim, H. Kim, S. Lee, J.-H. Park,
H.-M. Hwang, S.-M. Hwang, J. Y. Lee, Y.-B. An, J.-U. Yi, Y.-H. Seo, D.-H. Jung,
M.-S. Lee, S.-H. Cho, J.-N. Kim, G.-J. Park, G. Jin, A. Driskill-Smith, V. Nikitin,
A. Ong, X. Tang, Y. Kim, J.-S. Rho, S.-K. Park, S.-W. Chung, J.-G. Jeong, and S. J.
Hong, “Fully Integrated 54nm STT-RAM with the Smallest Bit Cell Dimension
for High Density Memory Application,” in IEDM, 2010.
[16] B. F. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears, “Benchmarking Cloud Serving Systems with YCSB,” in SoCC, 2010.
[17] R. Das, R. Ausavarungnirun, O. Mutlu, A. Kumar, and M. Azimi, “Applicationto-Core Mapping Policies to Reduce Memory System Interference in Multi-Core
Systems,” in HPCA, 2013.
[18] R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, “Application-Aware Prioritization Mechanisms for On-Chip Networks,” in MICRO, 2009.
[19] R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, “Aérgia: Exploiting Packet Latency Slack in On-Chip Networks,” in ISCA, 2010.
[20] G. Dhiman, R. Ayoub, and T. Rosing, “PDRAM: A Hybrid PRAM and DRAM
Main Memory System,” in DAC, 2009.
[21] S. R. Dulloor, A. Roy, Z. Zhao, N. Sundaram, N. Satish, R. Sankaran, J. Jackson,
and K. Schwan, “Data Tiering in Heterogeneous Memory Systems,” in Eurosys,
2016.
[22] E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, “Fairness via Source Throttling: A
Configurable and High-Performance Fairness Substrate for Multi-Core Memory
Systems,” in ASPLOS, 2010.
[23] E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, “Prefetch-Aware Shared Resource
Management for Multi-Core Systems,” in ISCA, 2011.
[24] E. Ebrahimi, O. Mutlu, C. J. Lee, and Y. N. Patt, “Coordinated Control of Multiple
Prefetchers in Multi-Core Systems,” in MICRO, 2009.
[25] S. Eyerman and L. Eeckhout, “A Memory-Level Parallelism Aware Fetch Policy
for SMT Processors,” in HPCA, 2007.
[26] S. Eyerman and L. Eeckhout, “System-Level Performance Metrics for Multiprogram Workloads,” IEEE Micro, 2008.
[27] S. Eyerman and L. Eeckhout, “Restating the Case for Weighted-IPC Metrics to
Evaluate Multiprogram Workload Performance,” IEEE CAL, 2014.
[28] K. Gai, M. Qiu, H. Zhao, and L. Qiu, “Smart Energy-Aware Data Allocation for
Heterogeneous Memory,” in HPCC, 2016.
[29] S. Ghose, H. Lee, and J. F. Martínez, “Improving Memory Scheduling via
Processor-Side Load Criticality Information,” in ISCA, 2013.
[30] A. Glew, “MLP Yes! ILP No,” ASPLOS WACI, 1998.
[31] B. Goglin, “Exposing the Locality of Heterogeneous Memory Architectures to
HPC Applications,” in MEMSYS, 2016.
[32] B. Grot, S. W. Keckler, and O. Mutlu, “Preemptive Virtual Clock: A Flexible,
Efficient, and Cost-Effective QOS Scheme for Networks-on-a-Chip,” in MICRO,
2009.
[33] T. J. Ham, B. K. Chelepalli, N. Xue, and B. C. Lee, “Disintegrated Control for
Energy-Efficient and Heterogeneous Memory Systems,” in HPCA, 2013.
[34] H. Hassan, G. Pekhimenko, N. Vijaykumar, V. Seshadri, D. Lee, O. Ergin, and
O. Mutlu, “ChargeCache: Reducing DRAM Latency by Exploiting Row Access
Locality,” in HPCA, 2016.
[35] J. L. Henning, “SPEC CPU2006 Benchmark Descriptions,” SIGARCH Comput. Archit. News, 2006.
[36] K. Hsieh, E. Ebrahimi, G. Kim, N. Chatterjee, M. O’Connor, N. Vijaykumar,
O. Mutlu, and S. W. Keckler, “Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems,” in ISCA,
2016.
[37] ITRS, “Process Integration, Devices, and Structures,” in ITRS, 2013.
[38] D. Jevdjic, S. Volos, and B. Falsafi, “Die-Stacked DRAM Caches for Servers: Hit
Ratio, Latency, or Bandwidth? Have It All with Footprint Cache,” in ISCA, 2013.
[39] X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell, D. Solihin, and R. Balasubramonian, “CHOP: Adaptive Filter-Based DRAM Caching
for CMP Server Platforms,” in HPCA, 2010.
[40] A. Jog, O. Kayiran, A. Pattnaik, M. T. Kandemir, O. Mutlu, R. Iyer, and C. R. Das,
“Exploiting Core Criticality for Enhanced GPU Performance,” in SIGMETRICS,
2016.
[41] U. Kang, H.-S. Yu, C. Park, H. Zheng, J. Halbert, K. Bains, S. Jang, and J. S. Choi,
“Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,” in
The Memory Forum, 2014.
[42] S. Khan, D. Lee, Y. Kim, A. R. Alameldeen, C. Wilkerson, and O. Mutlu, “The
Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study,” in SIGMETRICS, 2014.
[43] H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar, “Bounding
Memory Interference Delay in COTS-Based Multi-Core Systems,” in RTAS, 2014.
[44] H. Kim, D. De Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar, “Bounding and Reducing Memory Interference in COTS-Based Multi-Core Systems,”
JRTS, 2016.
[45] J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H. R. Hwang, S. Hwang, B. Na, J. Moon, J.-G.
Kim, H. Park et al., “A 1.2V 12.8GB/s 2Gb Mobile Wide-I/O DRAM With 4 128
I/Os Using TSV Based Stacking,” JSSC, 2012.
[46] Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and
O. Mutlu, “Flipping Bits in Memory Without Accessing Them: An Experimental
Study of DRAM Disturbance Errors,” in ISCA, 2014.
[47] Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A Scalable and HighPerformance Scheduling Algorithm for Multiple Memory Controllers,” in HPCA,
2010.
[48] Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, “Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior,” in MICRO,
2010.
[49] Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, “A Case for Exploiting SubarrayLevel Parallelism (SALP) in DRAM,” in ISCA, 2012.
[50] Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and Extensible DRAM Simulator,” IEEE CAL, 2016.
[51] N. Kirman, M. Kirman, M. Chaudhuri, and J. Martinez, “Checkpointed Early
Load Retirement,” in HPCA, 2005.
[52] E. Kultursay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu, “Evaluating STTRAM as an Energy-Efficient Main Memory Alternative,” in ISPASS, 2013.
[53] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting Phase Change Memory
As a Scalable DRAM Alternative,” in ISCA, 2009.
[54] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Phase Change Memory Architecture
and the Quest for Scalability,” Communications of the ACM, 2010.
[55] B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger,
“Phase-Change Technology and the Future of Main Memory,” IEEE Micro, 2010.
[56] C. J. Lee, V. Narasiman, E. Ebrahimi, O. Mutlu, and Y. N. Patt, “DRAM-Aware
Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory
Systems,” Univ. of Tecas, HPS Research Group, Tech. Rep. TR-HPS-2010-002,
2010.
[57] C. J. Lee, V. Narasiman, O. Mutlu, and Y. N. Patt, “Improving Memory BankLevel Parallelism in the Presence of Prefetching,” in MICRO, 2009.
[58] D. Lee, Y. Kim, G. Pekhimenko, S. Khan, V. Seshadri, K. Chang, and O. Mutlu,
“Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,”
in HPCA, 2015.
[59] D. Lee, Y. Kim, V. Seshadri, J. Liu, L. Subramanian, and O. Mutlu, “TieredLatency DRAM: A Low Latency and Low Cost DRAM Architecture,” in HPCA,
2013.
[60] D. U. Lee, K. W. Kim, K. W. Kim, H. Kim, J. Y. Kim, Y. J. Park, J. H. Kim, D. S.
Kim, H. B. Park, J. W. Shin et al., “25.2A 1.2V 8Gb 8-Channel 128GB/s HighBandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test
Methods Using 29nm Process and TSV,” in ISSCC, 2014.
[61] D. Lee, S. Ghose, G. Pekhimenko, S. Khan, and O. Mutlu, “Simultaneous MultiLayer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost,” ACM
TACO, 2016.
[62] D. Lee, S. Khan, L. Subramanian, S. Ghose, R. Ausavarungnirun, G. Pekhimenko,
V. Seshadri, and O. Mutlu, “Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms,” in SIGMETRICS, 2017.
[63] Y. Li, J. Choi, J. Sun, S. Ghose, H. Wang, J. Meza, J. Ren, and O. Mutlu, “Managing Hybrid Main Memories with a Page-Utility Driven Performance Model,”
arXiv:1507.03303 [CoRR], 2015.
[64] F. X. Lin and X. Liu, “memif: Towards Programming Heterogeneous Memory
Asynchronously,” in ASPLOS, 2016.
[65] J. Liu, B. Jaiyen, Y. Kim, C. Wilkerson, and O. Mutlu, “An Experimental Study of
Data Retention Behavior in Modern DRAM Devices: Implications for Retention
Time Profiling Mechanisms,” in ISCA, 2013.
[66] J. Liu, B. Jaiyen, R. Veras, and O. Mutlu, “RAIDR: Retention-Aware Intelligent
DRAM Refresh,” in ISCA, 2012.
[67] L. Liu, H. Yang, Y. Li, M. Xie, L. Li, and C. Wu, “Memos: A Full Hierarchy Hybrid
Memory Management Framework,” in ICCD, 2016.
[68] T. Liu, T. H. Yan, R. Scheuerlein, Y. Chen, J. Lee, G. Balakrishnan, G. Yee,
H. Zhang, A. Yap, J. Ouyang, T. Sasaki, A. Al-Shamma, C. Chen, M. Gupta,
G. Hilton, A. Kathuria, V. Lai, M. Matsumoto, A. Nigam, A. Pai, J. Pakhale, C. H.
Siau, X. Wu, Y. Yin, N. Nagel, Y. Tanaka, M. Higashitani, T. Minvielle, C. Gorla,
T. Tsukamoto, T. Yamaguchi, M. Okajima, T. Okamura, S. Takase, H. Inoue, and
L. Fasoli, “A 130.7mm2 2-Layer 32Gb ReRAM Memory Device in 24nm Technology,” JSSC, 2014.
[69] G. H. Loh and M. D. Hill, “Efficiently Enabling Conventional Block Sizes for
Very Large Die-Stacked DRAM Caches,” in MICRO, 2011.
[70] C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J.
Reddi, and K. Hazelwood, “Pin: Building Customized Program Analysis Tools
with Dynamic Instrumentation,” in PLDI, 2005.
[71] K. Luo, J. Gummaraju, and M. Franklin, “Balancing Thoughput and Fairness in
SMT Processors,” in ISPASS, 2001.
[72] Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu, “Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory,” in
DSN, 2014.
[73] K. T. Malladi, U. Kang, M. Awasthi, and H. Zheng, “DRAMScale: Mechanisms
to Increase DRAM Capacity,” in MEMSYS, 2016.
[74] J. Mandelman, R. Dennard, G. Bronner, J. DeBrosse, R. Divakaruni, Y. Li, and
C. Radens, “Challenges and Future Directions for the Scaling of Dynamic
Random-Access Memory (DRAM),” IBM JRD, 2002.
[75] M. Meswani, S. Blagodurov, D. Roberts, J. Slice, M. Ignatowski, and G. H. Loh,
“Heterogeneous Memory Architectures: A HW/SW Approach for Mixing DieStacked and Off-Package Memories,” in HPCA, 2015.
[76] J. Meza, Q. Wu, S. Kumar, and O. Mutlu, “Revisiting Memory Errors in LargeScale Production Data Centers: Analysis and Modeling of New Trends from the
Field,” in DSN, 2015.
[77] J. Meza, J. Chang, H. Yoon, O. Mutlu, and P. Ranganathan, “Enabling Efficient
and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management,” IEEE CAL, 2012.
[78] J. Meza, J. Li, and O. Mutlu, “A Case for Small Row Buffers in Non-Volatile Main
Memories,” in ICCD, 2012.
[79] J. Meza, J. Li, and O. Mutlu, “Evaluating Row Buffer Locality in Future NonVolatile Main Memories,” Carnegie Mellon Univ., SAFARI Research Group, Tech.
Rep. 2012-002, 2012.
[80] Micron Technology, Inc., “576Mb: x18, x36 RLDRAM 3,” 2011.
[81] Micron Technology, Inc., “1Gb: x4, x8, x16 DDR3 SDRAM,” 2013.
[82] Micron Technology, Inc., “LPDRAM for Mobile and Embedded Applications,”
2015.
[83] Micron Technology, Inc., “Breakthrough Nonvolatile Memory Technology,”
https://www.micron.com/about/our-innovation/3d-xpoint-technology, 2016.
[84] T. Moscibroda and O. Mutlu, “Memory Performance Attacks: Denial of Memory
Service in Multi-Core Systems,” in USENIX Security, 2007.
[85] T. Moscibroda and O. Mutlu, “Distributed Order Scheduling and Its Application
to Multi-Core DRAM Controllers,” in PODC, 2008.
[86] S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda,
“Reducing Memory Interference in Multicore Systems via Application-Aware
Memory Channel Partitioning,” in MICRO, 2011.
[87] O. Mutlu, H. Kim, and Y. N. Patt, “Efficient Runahead Execution: Power-Efficient
Memory Latency Tolerance,” IEEE Micro, 2006.
[88] O. Mutlu and T. Moscibroda, “Stall-Time Fair Memory Access Scheduling for
Chip Multiprocessors,” in MICRO, 2007.
[89] O. Mutlu, “Efficient Runahead Execution Processors,” Ph.D. dissertation, Univ.
of Texas at Austin, 2006.
[90] O. Mutlu, “Memory Scaling: A Systems Architecture Perspective,” in IMW, 2013.
[91] O. Mutlu, “The RowHammer Problem and Other Issues We May Face as Memory
Becomes Denser,” in DATE, 2017.
[92] O. Mutlu, H. Kim, and Y. N. Patt, “Techniques for Efficient Processing in Runahead Execution Engines,” in ISCA, 2005.
[93] O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling: Enhancing
Both Performance and Fairness of Shared DRAM Systems,” in ISCA, 2008.
[94] O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, “Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors,” in
HPCA, 2003.
[95] O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, “Runahead Execution: An Effective Alternative to Large Instruction Windows,” IEEE Micro, 2003.
[96] O. Mutlu and L. Subramanian, “Research Problems and Opportunities in Memory Systems,” SUPERFRI, 2014.
[97] M. Patel, J. S. Kim, and O. Mutlu, “The Reach Profiler (REAPER): Enabling the
Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions,”
in ISCA, 2017.
[98] M. Pavlovic, N. Puzovic, and A. Ramirez, “Data Placement in HPC Architectures
with Heterogeneous Off-Chip Memory,” in ICCD, 2013.
[99] J. T. Pawlowski, “Hybrid Memory Cube (HMC),” in Hot Chips, 2011.

[100] A. J. Peña and P. Balaji, “Toward the Efficient Use of Multiple Explicitly Managed
Memory Subsystems,” in CLUSTER, 2014.
[101] S. Phadke and S. Narayanasamy, “MLP Aware Heterogeneous Memory System,”
in DATE, 2011.
[102] M. K. Qureshi and G. H. Loh, “Fundamental Latency Trade-Off in Architecting
DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and
Practical Design,” in MICRO, 2012.
[103] M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt, “A Case for MLP-Aware
Cache Replacement,” in ISCA, 2006.
[104] M. K. Qureshi, V. Srinivasan, and J. A. Rivers, “Scalable High Performance Main
Memory System Using Phase-Change Memory Technology,” in ISCA, 2009.
[105] T. Ramirez, A. Pajuelo, O. J. Santana, O. Mutlu, and M. Valero, “Efficient Runahead Threads,” in PACT, 2010.
[106] L. E. Ramos, E. Gorbatov, and R. Bianchini, “Page Placement in Hybrid Memory
Systems,” in ICS, 2011.
[107] S. Raoux, G. W. Burr, M. J. Breitwisch, C. T. Rettner, Y.-C. Chen, R. M. Shelby,
M. Salinga, D. Krebs, S.-H. Chen, H.-L. Lung, and C. H. Lam, “Phase-Change
Random Access Memory: A Scalable Technology,” IBM JRD, 2008.
[108] S. Rixner, W. Dally, U. Kapasi, P. Mattson, and J. Owens, “Memory Access Scheduling,” in ISCA, 2000.
[109] SAFARI Research Group GitHub Repository, “SAFARI Software Tools,” https:
//github.com/CMU-SAFARI/.
[110] V. Seshadri, A. Bhowmick, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C.
Mowry, “The Dirty-Block Index,” in ISCA, 2014.
[111] V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko,
Y. Luo, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry, “RowClone:
Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization,” in MICRO, 2013.
[112] A. Snavely and D. M. Tullsen, “Symbiotic Jobscheduling for a Simultaneous Multithreaded Processor,” in ASPLOS, 2000.
[113] V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf,
and S. Gurumurthi, “Memory Errors in Modern Systems: The Good, The Bad,
and The Ugly,” in ASPLOS, 2015.
[114] S. T. Srinivasan, R. D. Ju, A. R. Lebeck, and C. Wilkerson, “Locality vs. Criticality,” in ISCA, 2001.
[115] S. T. Srinivasan and A. R. Lebeck, “Load Latency Tolerance in Dynamically Scheduled Processors,” in MICRO, 1998.
[116] L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “BLISS: Balancing
Performance, Fairness and Complexity in Memory Access Scheduling,” TPDS,
2016.
[117] L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “The Blacklisting
Memory Scheduler: Achieving High Performance and Fairness at Low Cost,” in
ICCD, 2014.
[118] L. Subramanian, V. Seshadri, A. Ghosh, S. Khan, and O. Mutlu, “The Application
Slowdown Model: Quantifying and Controlling the Impact of Inter-Application
Interference at Shared Caches and Main Memory,” in MICRO, 2015.
[119] L. Subramanian, V. Seshadri, Y. Kim, B. Jaiyen, and O. Mutlu, “MISE: Providing
Performance Predictability and Improving Fairness in Shared Main Memory
Systems,” in HPCA, 2013.
[120] Y.-H. Tseng, C.-E. Huang, C. H. Kuo, Y. D. Chih, and C.-J. Lin, “High Density
and Ultra Small Cell Size of Contact ReRAM (CR-RAM) in 90nm CMOS Logic
Technology and Circuits,” in IEDM, 2009.
[121] H. Usui, L. Subramanian, K. K.-W. Chang, and O. Mutlu, “DASH: DeadlineAware High-Performance Memory Scheduler for Heterogeneous Systems with
Hardware Accelerators,” ACM TACO, 2016.
[122] K. Van Craeynest, S. Eyerman, and L. Eeckhout, “MLP-Aware Runahead Threads
in a Simultaneous Multithreading Processor,” in HiPEAC, 2009.
[123] H. Vandierendonck and A. Seznec, “Fairness Metrics for Multi-Threaded Processors,” IEEE CAL, 2011.
[124] H. S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, “Phase Change Memory,” Proceedings of the IEEE,
2010.
[125] X. Xiang, S. Ghose, O. Mutlu, and N.-F. Tzeng, “A Model for Application Slowdown Estimation in On-Chip Networks and Its Use for Improving System Fairness and Performance,” in ICCD, 2016.
[126] H. Yoon, J. Meza, R. Ausavarungnirun, R. Harding, and O. Mutlu, “Row Buffer
Locality Aware Caching Policies for Hybrid Memories,” in ICCD, 2012.
[127] X. Yu, C. J. Hughes, N. Satish, O. Mutlu, and S. Devadas, “Banshee: BandwidthEfficient DRAM Caching via Software/Hardware Cooperation",” in MICRO,
2017.
[128] X. Yu, C. J. Hughes, N. Satish, O. Mutlu, and S. Devadas, “Banshee:
Bandwidth-Efficient DRAM Caching via Software/Hardware Cooperation,”
arXiv:1704.02677 [CoRR], 2017.
[129] W. Zhang and T. Li, “Exploring Phase Change Memory and 3D Die-Stacking for
Power/Thermal Friendly, Fast and Durable Memory Architectures,” in PACT,
2009.
[130] M. Zhou, Y. Du, B. Childers, R. Melhem, and D. Mosse, “Writeback-Aware Bandwidth Partitioning for Multi-Core Systems with PCM,” in PACT, 2013.
[131] P. Zhou, B. Zhao, J. Yang, and Y. Zhang, “A Durable and Energy Efficient Main
Memory Using Phase Change Memory Technology,” in ISCA, 2009.
[132] W. Zuravleff and T. Robinson, “Controllers for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued
Out of Order,” U.S. Patent No. 5,630,096, 1997.