/* ----------------------------------------------------------------------------
**	ATI RADEON chipset register definitions
** ----------------------------------------------------------------------------
**
**	This file is distributed under the terms and conditions of the 
**	MIT/X public license. Please see the file COPYRIGHT.MIT included
**	with this software for details of these terms and conditions.
**
** ----------------------------------------------------------------------------
**
**	$Log: RADEON.h,v $
**	Revision 1.4  2002/12/09 18:31:47  fspacek
**	- radeon DDC support
**	
**	Revision 1.3  2002/10/25 03:10:29  fspacek
**	PIO accelerator.
**	
**	Revision 1.2  2002/09/26 06:21:08  fspacek
**	Text really works now. I promise.
**	
**	Revision 1.1  2002/09/22 01:39:46  fspacek
**	I didn't do it ;-)
**	
**	
**	
*/
#ifndef	_chipset_ATI_RADEON_h
#define	_chipset_ATI_RADEON_h

/*	PCI config region
**
**	Please use the pci.h definitions for PCICFG register names.
*/
#ifndef	PCI_VENDOR_ID_ATI
#define	PCI_VENDOR_ID_ATI		0x1002
#endif
/* R100 */
#define	PCI_DEVICE_ID_ATI_R100a		0x5144
#define	PCI_DEVICE_ID_ATI_R100b		0x5145
#define	PCI_DEVICE_ID_ATI_R100c		0x5146
#define	PCI_DEVICE_ID_ATI_R100d		0x5147
/* RV100 */
#define PCI_DEVICE_ID_ATI_RV100a	0x5159
#define PCI_DEVICE_ID_ATI_RV100b	0x515A
/* M6 */
#define PCI_DEVICE_ID_ATI_M6a		0x4C59
#define PCI_DEVICE_ID_ATI_M6b		0x4C5A
/* RV200 */
#define	PCI_DEVICE_ID_ATI_RV200a	0x5157
#define	PCI_DEVICE_ID_ATI_RV200b	0x5158
/* M7 */
#define	PCI_DEVICE_ID_ATI_M7a		0x4C57
#define	PCI_DEVICE_ID_ATI_M7b		0x4C58

/* PCI aperture sizes */
#define	RADEON_Base0_Size		128 MB /* 128M fb */
#define	RADEON_Base1_Size		256    /* 256B io */
#define RADEON_Base2_Size		64  KB /* 64K control */
#define RADEON_ROM_Size			128 KB /* ROM */

#define	RADEON_MAX_DacRegisters	16

#define RADEON_CLOCK_CNTL_INDEX					0x08
#define 	RADEON_PLL_ADDRMask				0x0000003F
#define		RADEON_PLL_ADDRShift				0
#define		RADEON_PLL_WR_EN				0x00000080
#define		RADEON_PPLL_DIV_SELMask				0x00000300
#define		RADEON_PPLL_DIV_SELShift			8

#define RADEON_PPLL_CNTL					0x2
#define 	RADEON_PPLL_RESET				0x00000001
#define		RADEON_PPLL_SLEEP				0x00000002
#define		RADEON_PPLL_TST_EN				0x00000004
#define		RADEON_PPLL_REFCLK_SEL				0x00000010
#define		RADEON_PPLL_FBCLK_SEL				0x00000020
#define		RADEON_PPLL_TCPOFF				0x00000040
#define		RADEON_PPLL_TVCOMAX				0x00000080
#define		RADEON_PPLL_PCPMask				0x00000700
#define		RADEON_PPLL_PCPShift				8
#define		RADEON_PPLL_PVGMask				0x00003800
#define		RADEON_PPLL_PVGShift				11
#define		RADEON_PPLL_PDCMask				0x0000C000
#define		RADEON_PPLL_PDCShift				14
#define		RADEON_PPLL_ATOMIC_UPDATE_EN			0x00010000
#define		RADEON_PPLL_VGA_ATOMIC_UPDATE_EN		0x00020000
#define		RADEON_PPLL_ATOMIC_UPDATE_SYNC			0x00040000
#define		RADEON_PPLL_DISABLE_AUTO_RESET			0x00080000

#define RADEON_PPLL_REF_DIV					0x3
#define 	RADEON_PPLL_REF_DIVMask				0x000003FF
#define		RADEON_PPLL_REF_DIVShift			0
#define		RADEON_PPLL_ATOMIC_UPDATE_W			0x00008000
#define		RADEON_PPLL_ATOMIC_UPDATE_R			0x00008000
#define		RADEON_PPLL_REF_DIV_SRCMask			0x00030000
#define		RADEON_PPLL_REF_DIV_SRCShift			16

#define	RADEON_PPLL_DIV_3					0x7
#define		RADEON_PPLL_FB3_DIVMask				0x000007FF
#define		RADEON_PPLL_FB3_DIVShift			0
#define		RADEON_PPLL_POST3_DIVMask			0x00070000
#define		RADEON_PPLL_POST3_DIVShift			16

#define	RADEON_HTOTAL_CNTL					0x9
#define		RADEON_HTOT_PIX_SLIPMask			0x0000000F
#define		RADEON_HTOT_PIX_SLIPShift			0

#define	RADEON_CLOCK_CNTL_DATA					0x0C

#define RADEON_MCLK_CNTL					0x12
#define 	RADEON_FORCEON_MCLKA				0x00010000
#define 	RADEON_FORCEON_MCLKB				0x00020000
#define 	RADEON_FORCEON_YCLKA				0x00040000
#define 	RADEON_FORCEON_YCLKB				0x00080000
#define 	RADEON_FORCEON_MC				0x00100000
#define 	RADEON_FORCEON_AIC				0x00200000

#define RADEON_MEM_VGA_WP_SEL					0x38
#define 	RADEON_MEM_VGA_WPS0Mask				0x00000FFF
#define 	RADEON_MEM_VGA_WPS0Shift			0
#define 	RADEON_MEM_VGA_WPS1Mask				0x0FFF0000
#define 	RADEON_MEM_VGA_WPS1Shift			16

#define RADEON_MEM_VGA_RP_SEL					0x3C
#define 	RADEON_MEM_VGA_RPS0Mask				0x00000FFF
#define 	RADEON_MEM_VGA_RPS0Shift			0
#define 	RADEON_MEM_VGA_RPS1Mask				0x0FFF0000
#define 	RADEON_MEM_VGA_RPS1Shift			16

#define RADEON_GEN_INT_CNTL					0x40
#define		RADEON_CRTC_VBLANK_MASK				0x00000001
#define		RADEON_CRTC_VLINE_MASK				0x00000002
#define		RADEON_CRTC_VSYNC_MASK				0x00000004
#define		RADEON_SNAPSHOT_MASK				0x00000008
#define		RADEON_FP_DETECT_MASK				0x00000010
#define		RADEON_CRTC2_VLINE_MASK				0x00000020
#define		RADEON_CRTC2_VSYNC_MASK				0x00000040
#define		RADEON_SNAPSHOT2_MASK				0x00000080
#define		RADEON_CRTC2_VBLANK_MASK			0x00000200
#define		RADEON_FP2_DETECT_MASK				0x00000400
#define		RADEON_VSYNC_DIFF_OVER_LIMIT_MASK		0x00000800
#define		RADEON_DMA_VIPH0_INT_EN				0x00001000
#define		RADEON_DMA_VIPH1_INT_EN				0x00002000
#define		RADEON_DMA_VIPH2_INT_EN				0x00004000
#define		RADEON_DMA_VIPH3_INT_EN				0x00008000
#define		RADEON_I2C_INT_EN				0x00020000
#define		RADEON_GUI_IDLE_MASK				0x00080000
#define		RADEON_VIPH_INT_EN				0x01000000
#define		RADEON_SW_INT_EN				0x02000000
#define		RADEON_GEYSERVILLE_MASK				0x08000000
#define		RADEON_HDCP_AUTHORIZED_INT_MASK			0x10000000
#define		RADEON_DVI_I2C_INT_MASK				0x20000000
#define		RADEON_GUIDMA_MASK				0x40000000
#define		RADEON_VIDDMA_MASK				0x80000000

#define RADEON_CRTC_GEN_CNTL					0x50
#define		RADEON_CRTC_DBL_SCAN_EN				0x00000001
#define		RADEON_CRTC_INTERLACE_EN			0x00000002
#define		RADEON_CRTC_C_SYNC_EN				0x00000010
#define		RADEON_CRTC_PIX_WIDTHMask			0x00000F00
#define		RADEON_CRTC_PIX_WIDTHShift			8
#define		RADEON_CRTC_ICON_EN				0x00008000
#define		RADEON_CRTC_CUR_EN				0x00010000
#define		RADEON_CRTC_VSTAT_MODEMask			0x00060000
#define		RADEON_CRTC_VSTAT_MODEShift			17
#define		RADEON_CRTC_CUR_MODEMask			0x00700000
#define		RADEON_CRTC_CUR_MODEShift			20
#define		RADEON_CRTC_EXT_DISP_EN				0x01000000
#define		RADEON_CRTC_EN					0x02000000
#define		RADEON_CRTC_DISP_REQ_EN_B			0x04000000

#define RADEON_CRTC_EXT_CNTL					0x54
#define		RADEON_CRTC_VGA_XOVERSCAN			0x00000001
#define		RADEON_VGA_BLINK_RATEMask			0x00000006
#define		RADEON_VGA_BLINK_RATEShift			1
#define		RADEON_VGA_ATI_LINEAR				0x00000008
#define		RADEON_VGA_128KAP_PAGING			0x00000010
#define		RADEON_VGA_TEXT_132				0x00000020
#define		RADEON_VGA_XCRT_CNT_EN				0x00000040
#define		RADEON_CRTC_HSYNC_DIS				0x00000100
#define		RADEON_CRTC_VSYNC_DIS				0x00000200
#define		RADEON_CRTC_DISPLAY_DIS				0x00000400
#define		RADEON_CRTC_SYNC_TRISTATE			0x00000800
#define		RADEON_CRTC_HSYNC_TRISTATE			0x00001000
#define		RADEON_CRTC_VSYNC_TRISTATE			0x00002000
#define		RADEON_CRT_ON					0x00008000
#define		RADEON_VGA_CUR_B_TEST				0x00020000
#define		RADEON_VGA_PACK_DIS				0x00040000
#define		RADEON_VGA_MEM_PS_EN				0x00080000
#define		RADEON_VCRTC_IDX_MASTERMask			0x7F000000
#define		RADEON_VCRTC_IDX_MASTERShift			24

#define RADEON_DAC_CNTL						0x58
#define 	RADEON_DAC_RANGE_CNTLMask			0x00000003
#define		RADEON_DAC_RANGE_CNTLShift			0
#define		RADEON_DAC_BLANKING				0x00000004
#define		RADEON_DAC_CMP_EN				0x00000008
#define		RADEON_DAC_CMP_OUT_R				0x00000010
#define		RADEON_DAC_CMP_OUT_G				0x00000020
#define		RADEON_DAC_CMP_OUT_B				0x00000040
#define		RADEON_DAC_CMP_OUTPUT				0x00000080
#define		RADEON_DAC_8BIT_EN				0x00000100
#define		RADEON_DAC_4BPP_PIX_ORDER			0x00000200
#define		RADEON_DAC_VGA_ADR_EN				0x00002000
#define		RADEON_DAC_EXPAND_MODE				0x00004000
#define		RADEON_DAC_PDWN					0x00008000
#define		RADEON_CRT_SENSE				0x00010000
#define		RADEON_CRT_DETECTION_ON				0x00020000
#define		RADEON_DAC_CRC_CONT_EN				0x00040000
#define		RADEON_DAC_CRC_EN				0x00080000
#define		RADEON_DAC_CRC_FIELD				0x00100000
#define		RADEON_DAC_LUT_COUNTER_LIMITMask		0x00600000
#define		RADEON_DAC_LUT_COUNTER_LIMITShift		21
#define		RADEON_DAC_LUT_READ_SEL				0x00800000
#define		RADEON_DAC_MASKMask				0xFF000000
#define		RADEON_DAC_MASKShift				24

#define RADEON_GPIO_VGA_DDC					0x60
#define 	RADEON_VGA_DDC_DATA_OUTPUT			0x00000001
#define 	RADEON_VGA_DDC_CLK_OUTPUT			0x00000002
#define 	RADEON_VGA_DDC_DATA_INPUT			0x00000100
#define 	RADEON_VGA_DDC_CLK_INPUT			0x00000200
#define 	RADEON_VGA_DDC_DATA_OUT_EN			0x00010000
#define 	RADEON_VGA_DDC_CLK_OUT_EN			0x00020000

#define RADEON_GPIO_DVI_DDC					0x64
#define 	RADEON_DVI_DDC_DATA_OUTPUT			0x00000001
#define 	RADEON_DVI_DDC_CLK_OUTPUT			0x00000002
#define 	RADEON_DVI_DDC_DATA_INPUT			0x00000100
#define 	RADEON_DVI_DDC_CLK_INPUT			0x00000200
#define 	RADEON_DVI_DDC_DATA_OUT_EN			0x00010000
#define 	RADEON_DVI_DDC_CLK_OUT_EN			0x00020000

#define RADEON_I2C_CNTL_1					0x94

#define RADEON_RBBM_SOFT_RESET					0x00f0
#define 	RADEON_SOFT_RESET_CP				0x00000001
#define 	RADEON_SOFT_RESET_HI				0x00000002
#define 	RADEON_SOFT_RESET_SE			       	0x00000004
#define 	RADEON_SOFT_RESET_RE				0x00000008
#define 	RADEON_SOFT_RESET_PP				0x00000010
#define 	RADEON_SOFT_RESET_E2				0x00000020
#define 	RADEON_SOFT_RESET_RB				0x00000040
#define 	RADEON_SOFT_RESET_HDP				0x00000080

#define RADEON_CONFIG_MEMSIZE					0xF8
#define RADEON_CONFIG_MEMSIZEMask				0x1F000000

#define RADEON_MC_FB_LOCATION					0x148
#define 	RADEON_MC_FB_STARTMask				0x0000FFFF
#define 	RADEON_MC_FB_STARTShift				0
#define 	RADEON_MC_FB_TOPMask				0xFFFF0000
#define 	RADEON_MC_FB_TOPShift				16

#define RADEON_MC_AGP_LOCATION					0x14C
#define 	RADEON_MC_AGP_STARTMask				0x0000FFFF
#define 	RADEON_MC_AGP_STARTShift			0
#define 	RADEON_MC_AGP_TOPMask				0xFFFF0000
#define 	RADEON_MC_AGP_TOPShift				16

#define RADEON_RB3D_CNTL					0x1C3C
#define 	RADEON_ALPHA_BLEND_ENABLE			0x00000001
#define 	RADEON_PLANE_MASK_ENABLE			0x00000002
#define 	RADEON_DITHER_ENABLE				0x00000004
#define 	RADEON_ROUND_ENABLE				0x00000008
#define 	RADEON_SCALE_DITHER_ENABLE			0x00000010
#define 	RADEON_DITHER_INIT				0x00000020
#define 	RADEON_ROP_ENABLE				0x00000040
#define 	RADEON_STENCIL_ENABLE				0x00000080
#define 	RADEON_Z_ENABLE					0x00000100
#define 	RADEON_DEPTH_XZ_OFFEST_ENABLE			0x00000200
/* FIXME */
#define 	RADEON_ZBLOCK8					0x00000000 
#define 	RADEON_ZBLOCK16					0x00008000

#define	RADEON_CRTC_H_TOTAL_DISP				0x200
#define		RADEON_CRTC_H_TOTALMask				0x000003FF
#define		RADEON_CRTC_H_TOTALShift			0
#define		RADEON_CRTC_H_DISPMask				0x01FF0000
#define		RADEON_CRTC_H_DISPShift				16

#define RADEON_CRTC_H_SYNC_STRT_WID				0x204
#define		RADEON_CRTC_H_SYNC_STRT_PIXMask			0x00000007
#define		RADEON_CRTC_H_SYNC_STRT_PIXShift		0
#define		RADEON_CRTC_H_SYNC_STRT_CHARMask		0x00001FF8
#define		RADEON_CRTC_H_SYNC_STRT_CHARShift		3
#define		RADEON_CRTC_H_SYNC_WIDMask			0x003F0000
#define		RADEON_CRTC_H_SYNC_WIDShift			16
#define		RADEON_CRTC_H_SYNC_POL				0x00800000
#define		RADEON_CRTC_H_SYNC_SKEW_TUNEMask		0x07000000
#define		RADEON_CRTC_H_SYNC_SKEW_TUNEShift		24
#define		RADEON_CRTC_H_SYNC_SKEW_TUNE_MODE		0x10000000

#define	RADEON_CRTC_V_TOTAL_DISP				0x208
#define		RADEON_CRTC_V_TOTALMask				0x00000FFF
#define		RADEON_CRTC_V_TOTALShift			0
#define		RADEON_CRTC_V_DISPMask				0x0FFF0000
#define		RADEON_CRTC_V_DISPShift				16

#define RADEON_CRTC_V_SYNC_STRT_WID				0x20C
#define		RADEON_CRTC_V_SYNC_STRTMask			0x00000FFF
#define		RADEON_CRTC_V_SYNC_STRTShift			0
#define		RADEON_CRTC_V_SYNC_WIDMask			0x001F0000
#define		RADEON_CRTC_V_SYNC_WIDShift			16
#define		RADEON_CRTC_V_SYNC_POL				0x00800000

#define RADEON_CRTC_OFFSET					0x224
#define		RADEON_CRTC_OFFSETMask				0x07FFFFFF
#define 	RADEON_CRTC_OFFSETShift				0
#define		RADEON_CRTC_GUI_TRIG_OFFSET			0x40000000
#define		RADEON_CRTC_OFFSET_LOCK				0x80000000

#define RADEON_CRTC_OFFSET_CNTL					0x228
#define		RADEON_CRTC_TILE_LINEMask			0x0000000F
#define		RADEON_CRTC_TILE_LINEShift			0
#define		RADEON_CRTC_TILE_LINE_RIGHTMask			0x000000F0
#define		RADEON_CRTC_TILE_LINE_RIGHTShift		4
#define		RADEON_CRTC_TILE_EN_RIGHT			0x00004000
#define		RADEON_CRTC_TILE_EN				0x00008000
#define		RADEON_CRTC_OFFSET_FLIP_CNTL			0x00010000
#define		RADEON_CRTC_STEREO_OFFSET_EN			0x00020000
#define		RADEON_CRTC_STEREO_SYNC_ENMask			0x000C0000
#define		RADEON_CRTC_STEREO_SYNC_ENShift			18
#define		RADEON_CRTC_STEREO_SYNC_OUT_EN			0x00100000
#define		RADEON_CRTC_STEREO_SYNC				0x00200000
#define		RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN		0x10000000
#define		RADEON_CRTC_GUI_TRIG_OFFSET_RIGHT_EN		0x20000000
#define		RADEON_CRTC_GUI_TRIG_OFFSET			0x40000000
#define		RADEON_CRTC_OFFSET_LOCK				0x80000000

#define	RADEON_CRTC_PITCH					0x22C
#define		RADEON_CRTC_PITCHMask				0x000007FF
#define		RADEON_CRTC_PITCHShift				0
#define		RADEON_CRTC_PITCH_RIGHTMask			0x07FF0000
#define		RADEON_CRTC_PITCH_RIGHTShift			16

#define RADEON_OVR_CLR						0x230
#define RADEON_OVR_WID_LEFT_RIGHT				0x234
#define RADEON_OVR_WID_TOP_BOTTOM				0x238

#define RADEON_DVI_I2C_CNTL_1					0x2E4

#define RADEON_OV0_SCALE_CNTL					0x420

#define RADEON_SUBPIC_CNTL					0x540

#define RADEON_CP_ME_CNTL					0x7D0
#define 	RADEON_ME_STATMask				0x0000FFFF
#define 	RADEON_ME_STATShift				0
#define 	RADEON_ME_STATMUXMask				0x001F0000
#define 	RADEON_ME_STATMUXShift				16
#define 	RADEON_ME_BUSY					0x20000000
#define 	RADEON_ME_MODE					0x40000000
#define 	RADEON_ME_MODE_SINGLE_STEP			0x00000000
#define 	RADEON_ME_MODE_FREE_RUN				0x40000000
#define 	RADEON_ME_STEP					0x80000000

#define RADEON_CAP0_TRIG_CNTL					0x950

#define RADEON_VIPH_CONTROL					0xC40

#define RADEON_CP_CSQ_APER_PRIMARYBegin				0x1000
#define RADEON_CP_CSQ_APER_PRIMARYEnd				0x11FC

#define RADEON_DST_Y_X						0x1438

#define RADEON_DP_GUI_MASTER_CNTL				0x146C
#define 	RADEON_GMC_SRC_PITCH_OFFSET_LEAVE		0x00000001
#define 	RADEON_GMC_SRC_PITCH_OFFSET_DEFAULT		0x00000000
#define 	RADEON_GMC_DST_PITCH_OFFSET_LEAVE		0x00000002
#define 	RADEON_GMC_DST_PITCH_OFFSET_DEFAULT		0x00000000
#define 	RADEON_GMC_SRC_CLIPPING_LEAVE			0x00000004
#define 	RADEON_GMC_SRC_CLIPPING_DEFAULT			0x00000000
#define 	RADEON_GMC_DST_CLIPPING_LEAVE			0x00000008
#define 	RADEON_GMC_DST_CLIPPING_DEFAULT			0x00000000
#define 	RADEON_GMC_BRUSH_DATATYPEMask			0x000000F0
#define 	RADEON_GMC_BRUSH_DATATYPEShift			4
#define 	RADEON_GMC_BRUSH_SOLIDCOLOR			0x000000D0
#define 	RADEON_GMC_DST_DATATYPEMask			0x00000F00
#define 	RADEON_GMC_DST_DATATYPEShift			8
#define 	RADEON_GMC_SRC_DATATYPEMask			0x00003000
#define 	RADEON_GMC_SRC_DATATYPEShift			12
#define 	RADEON_GMC_SRC_MONO				0x00000000
#define 	RADOEN_GMC_SRC_MONO_LBKGD			0x00001000
#define 	RADEON_GMC_SRC_DSTCOLOR				0x00003000
#define 	RADEON_GMC_BYTE_ORDER_MSB_TO_LSB		0x00000000
#define 	RADEON_GMC_BYTE_ORDER_LSB_TO_MSB		0x00004000
#define 	RADEON_GMC_ROP3Mask				0x00FF0000
#define 	RADEON_GMC_ROP3Shift				16
#define 	RADEON_GMC_DP_SRC_SOURCEMask			0x07000000
#define 	RADEON_GMC_DP_SRC_SOURCEShift			24
#define 	RADEON_GMC_DP_SRC_RECT				0x02000000
#define 	RADEON_GMC_DP_SRC_HOST				0x03000000
#define 	RADEON_GMC_DP_SRC_HOST_BYTEALIGN		0x04000000
#define 	RADEON_GMC_SRC_DATATYPE2			0x08000000
#define 	RADEON_GMC_CLR_CMP_FCN_DIS			0x10000000
#define 	RADEON_GMC_WR_MSK_DIS				0x40000000

#define RADEON_DP_BRUSH_BKGD_CLR				0x1478
#define RADEON_DP_BRUSH_FRGD_CLR				0x147C

#define RADEON_DST_WIDTH_HEIGHT					0x1598

#define RADEON_DP_SRC_FRGD_CLR					0x15D8
#define RADEON_DP_SRC_BKGD_CLR					0x15DC

#define	RADEON_SCRATCH_REG0					0x15E0
#define RADEON_SCRATCH_REG1					0x15E4
#define	RADEON_SCRATCH_REG2					0x15E8
#define	RADEON_SCRATCH_REG3					0x15EC
#define RADEON_SCRATCH_REG4					0x15F0
#define RADEON_SCRATCH_REG5					0x15F4

#define RADEON_DST_LINE_START					0x1600
#define 	RADEON_DST_START_XMask				0x00003FFF
#define 	RADEON_DST_START_XShift				0
#define 	RADEON_DST_START_YMask				0x3FFF0000
#define 	RADEON_DST_START_YShift				16

#define RADEON_DST_LINE_END					0x1604
#define 	RADEON_DST_END_XMask				0x00003FFF
#define 	RADEON_DST_END_XShift				0
#define 	RADEON_DST_END_YMask				0x3FFF0000
#define 	RADEON_DST_END_YShift				16

#define RADEON_SC_LEFT						0x1640
#define RADEON_SC_RIGHT						0x1644
#define RADEON_SC_TOP						0x1648
#define RADEON_SC_BOTTOM					0x164C

#define RADEON_DEFAULT_SC_BOTTOM_RIGHT				0x16E8
#define RADEON_SC_TOP_LEFT					0x16EC
#define RADEON_SC_BOTTOM_RIGHT					0x16F0

#define RADEON_DP_DATATYPE					0x16C4


#define RADEON_DP_WRITE_MSK					0x16CC

#define RADEON_DEFAULT_PITCH_OFFSET				0x16E0
#define 	RADEON_DEFAULT_OFFSETMask			0x0001FFFF
#define 	RADEON_DEFAULT_OFFSETShift			0
#define 	RADEON_DEFAULT_PITCHMask			0x3FFE0000
#define 	RADEON_DEFAULT_PITCHShift			22
#define 	RADEON_DEFAULT_TILEMask				0xC0000000
#define 	RADEON_DEFAULT_TILEShift			30

#define RADEON_DEFAULT_SC_BOTTOM_RIGHT				0x16E8
#define 	RADEON_DEFAULT_SC_RIGHTMask			0x00001FFF
#define 	RADEON_DEFAULT_SC_RIGHTShift			0
#define 	RADEON_DEFAULT_SC_BOTTOMMask			0x1FFF0000
#define 	RADEON_DEFAULT_SC_BOTTOMShift			16

#define RADEON_RB2D_DSTCACHE_CTLSTAT				0x342C
#define 	RADEON_RB2D_DC_FLUSHMask			0x00000003
#define 	RADEON_RB2D_DC_FLUSHShift			0
#define 	RADEON_RB2D_DC_FREEMask				0x0000000C
#define 	RADEON_RB2D_DC_FREEShift			2
#define 	RADEON_RB2D_DC_BUSY				0x80000000

#define RADEON_RBBM_STATUS					0x0E40
#define 	RADEON_RBBM_CMDFIFO_AVAILMask       		0x0000007F
#define 	RADEON_RBBM_CMDFIFO_AVAILShift      		0
#define 	RADEON_RBBM_ACTIVE				0x80000000

#define RADEON_CP_CSQ_CNTL					0x0740
#define 	RADEON_CSQ_CNT_PRIMARYMask			0x000000FF
#define 	RADEON_CSQ_CNT_PRIMARYShift			0
#define 	RADEON_CSQ_PRIDIS_INDDIS			0x00000000
#define 	RADEON_CSQ_PRIPIO_INDDIS			0x10000000
#define 	RADEON_CSQ_PRIBM_INDDIS				0x20000000
#define 	RADEON_CSQ_PRIPIO_INDBM				0x30000000
#define 	RADEON_CSQ_PRIBM_INDBM				0x40000000
#define 	RADEON_CSQ_PRIPIO_INDPIO			0xF0000000

#define RADEON_CP_ME_RAM_ADDR					0x07D4
#define RADEON_CP_ME_RAM_RADDR					0x07D8
#define RADEON_CP_ME_RAM_DATAH					0x07DC
#define RADEON_CP_ME_RAM_DATAL					0x07E0

#define RADEON_CP_CSQ_STAT					0x07F8
#define 	RADEON_CSQ_RPTR_PRIMARYMask			0x000000FF
#define 	RADEON_CSQ_RPTR_PRIMARYShift			0
#define 	RADEON_CSQ_WPTR_PRIMARYMask			0x0000FF00
#define 	RADEON_CSQ_WPTR_PRIMARYShift			8
#define 	RADEON_CSQ_RPTR_INDIRECTMask			0x00FF0000
#define 	RADEON_CSQ_RPTR_INDIRECTShift			16
#define 	RADEON_CSQ_WPTR_INDIRECTMask			0xFF000000
#define 	RADEON_CSQ_WPTR_INDIRECTShift			24

#endif	/* #ifdef _chipset_ATI_RADEON_h	*/
