Loading plugins phase: Elapsed time ==> 0s.187ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.825ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PGRP700.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -dcpsoc3 PGRP700.v -verilog
======================================================================

======================================================================
Compiling:  PGRP700.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -dcpsoc3 PGRP700.v -verilog
======================================================================

======================================================================
Compiling:  PGRP700.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -dcpsoc3 -verilog PGRP700.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jun 17 07:50:23 2016


======================================================================
Compiling:  PGRP700.v
Program  :   vpp
Options  :    -yv2 -q10 PGRP700.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jun 17 07:50:23 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PGRP700.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PGRP700.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -dcpsoc3 -verilog PGRP700.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jun 17 07:50:23 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\codegentemp\PGRP700.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\codegentemp\PGRP700.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PGRP700.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -dcpsoc3 -verilog PGRP700.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jun 17 07:50:24 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\codegentemp\PGRP700.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\codegentemp\PGRP700.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LCD_1:BUART:reset_sr\
	Net_121
	\LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_117
	\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\LCD_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\LCD_1:BUART:sRX:MODULE_5:lt\
	\LCD_1:BUART:sRX:MODULE_5:eq\
	\LCD_1:BUART:sRX:MODULE_5:gt\
	\LCD_1:BUART:sRX:MODULE_5:gte\
	\LCD_1:BUART:sRX:MODULE_5:lte\
	\LCD_2:BUART:reset_sr\
	Net_140
	\LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_135
	\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:xeq\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:xlt\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:xlte\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:xgt\
	\LCD_2:BUART:sRX:MODULE_10:g1:a0:xgte\
	\LCD_2:BUART:sRX:MODULE_10:lt\
	\LCD_2:BUART:sRX:MODULE_10:eq\
	\LCD_2:BUART:sRX:MODULE_10:gt\
	\LCD_2:BUART:sRX:MODULE_10:gte\
	\LCD_2:BUART:sRX:MODULE_10:lte\
	\Impresora:BUART:reset_sr\
	Net_96
	\Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_91
	\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:xeq\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:xlt\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:xlte\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:xgt\
	\Impresora:BUART:sRX:MODULE_15:g1:a0:xgte\
	\Impresora:BUART:sRX:MODULE_15:lt\
	\Impresora:BUART:sRX:MODULE_15:eq\
	\Impresora:BUART:sRX:MODULE_15:gt\
	\Impresora:BUART:sRX:MODULE_15:gte\
	\Impresora:BUART:sRX:MODULE_15:lte\
	\Surtidor:BUART:reset_sr\
	Net_83
	\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_79
	\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:xeq\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:xlt\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:xlte\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:xgt\
	\Surtidor:BUART:sRX:MODULE_20:g1:a0:xgte\
	\Surtidor:BUART:sRX:MODULE_20:lt\
	\Surtidor:BUART:sRX:MODULE_20:eq\
	\Surtidor:BUART:sRX:MODULE_20:gt\
	\Surtidor:BUART:sRX:MODULE_20:gte\
	\Surtidor:BUART:sRX:MODULE_20:lte\
	\I2C_1:udb_clk\
	Net_154
	\I2C_1:Net_973\
	Net_155
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_160
	\I2C_1:Net_975\
	Net_159
	Net_158


Deleted 114 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Tx_LCD_1_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Rx_LCD_1_net_0 to tmpOE__Rx_Print_net_0
Aliasing \LCD_1:BUART:tx_hd_send_break\ to zero
Aliasing \LCD_1:BUART:HalfDuplexSend\ to zero
Aliasing \LCD_1:BUART:FinalParityType_1\ to zero
Aliasing \LCD_1:BUART:FinalParityType_0\ to zero
Aliasing \LCD_1:BUART:FinalAddrMode_2\ to zero
Aliasing \LCD_1:BUART:FinalAddrMode_1\ to zero
Aliasing \LCD_1:BUART:FinalAddrMode_0\ to zero
Aliasing \LCD_1:BUART:tx_ctrl_mark\ to zero
Aliasing \LCD_1:BUART:tx_status_6\ to zero
Aliasing \LCD_1:BUART:tx_status_5\ to zero
Aliasing \LCD_1:BUART:tx_status_4\ to zero
Aliasing \LCD_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_Print_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Rx_Print_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \LCD_1:BUART:rx_status_1\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_2:BUART:tx_hd_send_break\ to zero
Aliasing \LCD_2:BUART:HalfDuplexSend\ to zero
Aliasing \LCD_2:BUART:FinalParityType_1\ to zero
Aliasing \LCD_2:BUART:FinalParityType_0\ to zero
Aliasing \LCD_2:BUART:FinalAddrMode_2\ to zero
Aliasing \LCD_2:BUART:FinalAddrMode_1\ to zero
Aliasing \LCD_2:BUART:FinalAddrMode_0\ to zero
Aliasing \LCD_2:BUART:tx_ctrl_mark\ to zero
Aliasing \LCD_2:BUART:tx_status_6\ to zero
Aliasing \LCD_2:BUART:tx_status_5\ to zero
Aliasing \LCD_2:BUART:tx_status_4\ to zero
Aliasing \LCD_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_Print_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__Rx_Print_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \LCD_2:BUART:rx_status_1\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Rx_LCD_2_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Tx_LCD_2_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Tx_Print_net_0 to tmpOE__Rx_Print_net_0
Aliasing \Impresora:BUART:tx_hd_send_break\ to zero
Aliasing \Impresora:BUART:HalfDuplexSend\ to zero
Aliasing \Impresora:BUART:FinalParityType_1\ to zero
Aliasing \Impresora:BUART:FinalParityType_0\ to zero
Aliasing \Impresora:BUART:FinalAddrMode_2\ to zero
Aliasing \Impresora:BUART:FinalAddrMode_1\ to zero
Aliasing \Impresora:BUART:FinalAddrMode_0\ to zero
Aliasing \Impresora:BUART:tx_ctrl_mark\ to zero
Aliasing \Impresora:BUART:tx_status_6\ to zero
Aliasing \Impresora:BUART:tx_status_5\ to zero
Aliasing \Impresora:BUART:tx_status_4\ to zero
Aliasing \Impresora:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_Print_net_0
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__Rx_Print_net_0
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \Impresora:BUART:rx_status_1\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__Rx_Print_net_0
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Tx_TW_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Rx_TW_net_0 to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:tx_hd_send_break\ to zero
Aliasing \Surtidor:BUART:HalfDuplexSend\ to zero
Aliasing \Surtidor:BUART:FinalParityType_1\ to zero
Aliasing \Surtidor:BUART:FinalParityType_0\ to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:FinalAddrMode_2\ to zero
Aliasing \Surtidor:BUART:FinalAddrMode_1\ to zero
Aliasing \Surtidor:BUART:FinalAddrMode_0\ to zero
Aliasing \Surtidor:BUART:tx_ctrl_mark\ to zero
Aliasing \Surtidor:BUART:tx_status_6\ to zero
Aliasing \Surtidor:BUART:tx_status_5\ to zero
Aliasing \Surtidor:BUART:tx_status_4\ to zero
Aliasing \Surtidor:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN14_1\ to \Surtidor:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN14_0\ to \Surtidor:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to zero
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN15_1\ to \Surtidor:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODIN15_0\ to \Surtidor:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to zero
Aliasing \Surtidor:BUART:rx_status_1\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_6\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_5\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_4\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_6\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_5\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_4\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_3\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_2\ to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_1\ to tmpOE__Rx_Print_net_0
Aliasing \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_0\ to zero
Aliasing \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to tmpOE__Rx_Print_net_0
Aliasing tmpOE__IB2_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__IB1_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__Pin_WP_net_0 to tmpOE__Rx_Print_net_0
Aliasing \I2C_1:Net_969\ to tmpOE__Rx_Print_net_0
Aliasing \I2C_1:Net_968\ to tmpOE__Rx_Print_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__Rx_Print_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__Rx_Print_net_0
Aliasing \LCD_1:BUART:reset_reg\\D\ to zero
Aliasing Net_118D to zero
Aliasing \LCD_1:BUART:rx_break_status\\D\ to zero
Aliasing \LCD_2:BUART:reset_reg\\D\ to zero
Aliasing Net_136D to zero
Aliasing \LCD_2:BUART:rx_break_status\\D\ to zero
Aliasing \Impresora:BUART:reset_reg\\D\ to zero
Aliasing Net_92D to zero
Aliasing \Impresora:BUART:rx_break_status\\D\ to zero
Aliasing \Surtidor:BUART:reset_reg\\D\ to zero
Aliasing Net_80D to zero
Aliasing \Surtidor:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[8] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__Tx_LCD_1_net_0[11] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__Rx_LCD_1_net_0[18] = tmpOE__Rx_Print_net_0[3]
Removing Rhs of wire Net_122[26] = \LCD_1:BUART:rx_interrupt_out\[45]
Removing Lhs of wire \LCD_1:Net_61\[27] = \LCD_1:Net_9\[24]
Removing Lhs of wire \LCD_1:BUART:tx_hd_send_break\[31] = zero[4]
Removing Lhs of wire \LCD_1:BUART:HalfDuplexSend\[32] = zero[4]
Removing Lhs of wire \LCD_1:BUART:FinalParityType_1\[33] = zero[4]
Removing Lhs of wire \LCD_1:BUART:FinalParityType_0\[34] = zero[4]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_2\[35] = zero[4]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_1\[36] = zero[4]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_0\[37] = zero[4]
Removing Lhs of wire \LCD_1:BUART:tx_ctrl_mark\[38] = zero[4]
Removing Lhs of wire \LCD_1:BUART:reset_reg_dp\[39] = \LCD_1:BUART:reset_reg\[30]
Removing Lhs of wire \LCD_1:BUART:tx_status_6\[98] = zero[4]
Removing Lhs of wire \LCD_1:BUART:tx_status_5\[99] = zero[4]
Removing Lhs of wire \LCD_1:BUART:tx_status_4\[100] = zero[4]
Removing Lhs of wire \LCD_1:BUART:tx_status_1\[102] = \LCD_1:BUART:tx_fifo_empty\[63]
Removing Lhs of wire \LCD_1:BUART:tx_status_3\[104] = \LCD_1:BUART:tx_fifo_notfull\[62]
Removing Lhs of wire \LCD_1:BUART:rx_count7_bit8_wire\[163] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[170] = \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[181]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[172] = \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[182]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[173] = \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[174] = \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[212]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[175] = MODIN1_1[176]
Removing Rhs of wire MODIN1_1[176] = \LCD_1:BUART:pollcount_1\[169]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[177] = MODIN1_0[178]
Removing Rhs of wire MODIN1_0[178] = \LCD_1:BUART:pollcount_0\[171]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[184] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[185] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[186] = MODIN1_1[176]
Removing Lhs of wire MODIN2_1[187] = MODIN1_1[176]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[188] = MODIN1_0[178]
Removing Lhs of wire MODIN2_0[189] = MODIN1_0[178]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[190] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[191] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[192] = MODIN1_1[176]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[193] = MODIN1_0[178]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[194] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[195] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[200] = MODIN1_1[176]
Removing Lhs of wire MODIN3_1[201] = MODIN1_1[176]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[202] = MODIN1_0[178]
Removing Lhs of wire MODIN3_0[203] = MODIN1_0[178]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[204] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[205] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[206] = MODIN1_1[176]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[207] = MODIN1_0[178]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[208] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[209] = zero[4]
Removing Lhs of wire \LCD_1:BUART:rx_status_1\[216] = zero[4]
Removing Rhs of wire \LCD_1:BUART:rx_status_2\[217] = \LCD_1:BUART:rx_parity_error_status\[218]
Removing Rhs of wire \LCD_1:BUART:rx_status_3\[219] = \LCD_1:BUART:rx_stop_bit_error\[220]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[230] = \LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[279]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[234] = \LCD_1:BUART:sRX:MODULE_5:g1:a0:xneq\[301]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[235] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[236] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[237] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[238] = MODIN4_6[239]
Removing Rhs of wire MODIN4_6[239] = \LCD_1:BUART:rx_count_6\[158]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[240] = MODIN4_5[241]
Removing Rhs of wire MODIN4_5[241] = \LCD_1:BUART:rx_count_5\[159]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[242] = MODIN4_4[243]
Removing Rhs of wire MODIN4_4[243] = \LCD_1:BUART:rx_count_4\[160]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[244] = MODIN4_3[245]
Removing Rhs of wire MODIN4_3[245] = \LCD_1:BUART:rx_count_3\[161]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[246] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[247] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[248] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[249] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[250] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[251] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[252] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[253] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[254] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[255] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[256] = MODIN4_6[239]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[257] = MODIN4_5[241]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[258] = MODIN4_4[243]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[259] = MODIN4_3[245]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[260] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[261] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[262] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[263] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[264] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[265] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[266] = zero[4]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[281] = \LCD_1:BUART:rx_postpoll\[117]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[282] = \LCD_1:BUART:rx_parity_bit\[233]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[283] = \LCD_1:BUART:rx_postpoll\[117]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[284] = \LCD_1:BUART:rx_parity_bit\[233]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[285] = \LCD_1:BUART:rx_postpoll\[117]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[286] = \LCD_1:BUART:rx_parity_bit\[233]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[288] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[289] = \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[287]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[290] = \LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[287]
Removing Rhs of wire Net_141[314] = \LCD_2:BUART:rx_interrupt_out\[334]
Removing Lhs of wire \LCD_2:Net_61\[315] = \LCD_2:Net_9\[312]
Removing Lhs of wire \LCD_2:BUART:tx_hd_send_break\[319] = zero[4]
Removing Lhs of wire \LCD_2:BUART:HalfDuplexSend\[320] = zero[4]
Removing Lhs of wire \LCD_2:BUART:FinalParityType_1\[321] = zero[4]
Removing Lhs of wire \LCD_2:BUART:FinalParityType_0\[322] = zero[4]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_2\[323] = zero[4]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_1\[324] = zero[4]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_0\[325] = zero[4]
Removing Lhs of wire \LCD_2:BUART:tx_ctrl_mark\[326] = zero[4]
Removing Lhs of wire \LCD_2:BUART:reset_reg_dp\[327] = \LCD_2:BUART:reset_reg\[318]
Removing Lhs of wire \LCD_2:BUART:tx_status_6\[387] = zero[4]
Removing Lhs of wire \LCD_2:BUART:tx_status_5\[388] = zero[4]
Removing Lhs of wire \LCD_2:BUART:tx_status_4\[389] = zero[4]
Removing Lhs of wire \LCD_2:BUART:tx_status_1\[391] = \LCD_2:BUART:tx_fifo_empty\[352]
Removing Lhs of wire \LCD_2:BUART:tx_status_3\[393] = \LCD_2:BUART:tx_fifo_notfull\[351]
Removing Lhs of wire \LCD_2:BUART:rx_count7_bit8_wire\[452] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[460] = \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[471]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[462] = \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[472]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[463] = \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[488]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[464] = \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[502]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[465] = MODIN5_1[466]
Removing Rhs of wire MODIN5_1[466] = \LCD_2:BUART:pollcount_1\[458]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[467] = MODIN5_0[468]
Removing Rhs of wire MODIN5_0[468] = \LCD_2:BUART:pollcount_0\[461]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[474] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[475] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[476] = MODIN5_1[466]
Removing Lhs of wire MODIN6_1[477] = MODIN5_1[466]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[478] = MODIN5_0[468]
Removing Lhs of wire MODIN6_0[479] = MODIN5_0[468]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[480] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[481] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[482] = MODIN5_1[466]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[483] = MODIN5_0[468]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[484] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[485] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[490] = MODIN5_1[466]
Removing Lhs of wire MODIN7_1[491] = MODIN5_1[466]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[492] = MODIN5_0[468]
Removing Lhs of wire MODIN7_0[493] = MODIN5_0[468]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[494] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[495] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[496] = MODIN5_1[466]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[497] = MODIN5_0[468]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[498] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[499] = zero[4]
Removing Lhs of wire \LCD_2:BUART:rx_status_1\[506] = zero[4]
Removing Rhs of wire \LCD_2:BUART:rx_status_2\[507] = \LCD_2:BUART:rx_parity_error_status\[508]
Removing Rhs of wire \LCD_2:BUART:rx_status_3\[509] = \LCD_2:BUART:rx_stop_bit_error\[510]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[520] = \LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_0\[569]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[524] = \LCD_2:BUART:sRX:MODULE_10:g1:a0:xneq\[591]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_6\[525] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_5\[526] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_4\[527] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_3\[528] = MODIN8_6[529]
Removing Rhs of wire MODIN8_6[529] = \LCD_2:BUART:rx_count_6\[447]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_2\[530] = MODIN8_5[531]
Removing Rhs of wire MODIN8_5[531] = \LCD_2:BUART:rx_count_5\[448]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_1\[532] = MODIN8_4[533]
Removing Rhs of wire MODIN8_4[533] = \LCD_2:BUART:rx_count_4\[449]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newa_0\[534] = MODIN8_3[535]
Removing Rhs of wire MODIN8_3[535] = \LCD_2:BUART:rx_count_3\[450]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_6\[536] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_5\[537] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_4\[538] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_3\[539] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_2\[540] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_1\[541] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:newb_0\[542] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_6\[543] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_5\[544] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_4\[545] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_3\[546] = MODIN8_6[529]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_2\[547] = MODIN8_5[531]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_1\[548] = MODIN8_4[533]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:dataa_0\[549] = MODIN8_3[535]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_6\[550] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_5\[551] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_4\[552] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_3\[553] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_2\[554] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_1\[555] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_9:g2:a0:datab_0\[556] = zero[4]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:newa_0\[571] = \LCD_2:BUART:rx_postpoll\[406]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:newb_0\[572] = \LCD_2:BUART:rx_parity_bit\[523]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:dataa_0\[573] = \LCD_2:BUART:rx_postpoll\[406]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:datab_0\[574] = \LCD_2:BUART:rx_parity_bit\[523]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[575] = \LCD_2:BUART:rx_postpoll\[406]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[576] = \LCD_2:BUART:rx_parity_bit\[523]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[578] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[579] = \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[577]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[580] = \LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[577]
Removing Lhs of wire tmpOE__Rx_LCD_2_net_0[602] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__Tx_LCD_2_net_0[607] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__Tx_Print_net_0[613] = tmpOE__Rx_Print_net_0[3]
Removing Rhs of wire Net_97[622] = \Impresora:BUART:rx_interrupt_out\[641]
Removing Lhs of wire \Impresora:Net_61\[623] = \Impresora:Net_9\[620]
Removing Lhs of wire \Impresora:BUART:tx_hd_send_break\[627] = zero[4]
Removing Lhs of wire \Impresora:BUART:HalfDuplexSend\[628] = zero[4]
Removing Lhs of wire \Impresora:BUART:FinalParityType_1\[629] = zero[4]
Removing Lhs of wire \Impresora:BUART:FinalParityType_0\[630] = zero[4]
Removing Lhs of wire \Impresora:BUART:FinalAddrMode_2\[631] = zero[4]
Removing Lhs of wire \Impresora:BUART:FinalAddrMode_1\[632] = zero[4]
Removing Lhs of wire \Impresora:BUART:FinalAddrMode_0\[633] = zero[4]
Removing Lhs of wire \Impresora:BUART:tx_ctrl_mark\[634] = zero[4]
Removing Lhs of wire \Impresora:BUART:reset_reg_dp\[635] = \Impresora:BUART:reset_reg\[626]
Removing Lhs of wire \Impresora:BUART:tx_status_6\[694] = zero[4]
Removing Lhs of wire \Impresora:BUART:tx_status_5\[695] = zero[4]
Removing Lhs of wire \Impresora:BUART:tx_status_4\[696] = zero[4]
Removing Lhs of wire \Impresora:BUART:tx_status_1\[698] = \Impresora:BUART:tx_fifo_empty\[659]
Removing Lhs of wire \Impresora:BUART:tx_status_3\[700] = \Impresora:BUART:tx_fifo_notfull\[658]
Removing Lhs of wire \Impresora:BUART:rx_count7_bit8_wire\[759] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[766] = \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[777]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[768] = \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[778]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[769] = \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[794]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[770] = \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[808]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[771] = MODIN9_1[772]
Removing Rhs of wire MODIN9_1[772] = \Impresora:BUART:pollcount_1\[765]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[773] = MODIN9_0[774]
Removing Rhs of wire MODIN9_0[774] = \Impresora:BUART:pollcount_0\[767]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[780] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[781] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[782] = MODIN9_1[772]
Removing Lhs of wire MODIN10_1[783] = MODIN9_1[772]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[784] = MODIN9_0[774]
Removing Lhs of wire MODIN10_0[785] = MODIN9_0[774]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[786] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[787] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[788] = MODIN9_1[772]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[789] = MODIN9_0[774]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[790] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[791] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[796] = MODIN9_1[772]
Removing Lhs of wire MODIN11_1[797] = MODIN9_1[772]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[798] = MODIN9_0[774]
Removing Lhs of wire MODIN11_0[799] = MODIN9_0[774]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[800] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[801] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[802] = MODIN9_1[772]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[803] = MODIN9_0[774]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[804] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[805] = zero[4]
Removing Lhs of wire \Impresora:BUART:rx_status_1\[812] = zero[4]
Removing Rhs of wire \Impresora:BUART:rx_status_2\[813] = \Impresora:BUART:rx_parity_error_status\[814]
Removing Rhs of wire \Impresora:BUART:rx_status_3\[815] = \Impresora:BUART:rx_stop_bit_error\[816]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[826] = \Impresora:BUART:sRX:MODULE_14:g2:a0:lta_0\[875]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[830] = \Impresora:BUART:sRX:MODULE_15:g1:a0:xneq\[897]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_6\[831] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_5\[832] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_4\[833] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_3\[834] = MODIN12_6[835]
Removing Rhs of wire MODIN12_6[835] = \Impresora:BUART:rx_count_6\[754]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_2\[836] = MODIN12_5[837]
Removing Rhs of wire MODIN12_5[837] = \Impresora:BUART:rx_count_5\[755]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_1\[838] = MODIN12_4[839]
Removing Rhs of wire MODIN12_4[839] = \Impresora:BUART:rx_count_4\[756]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newa_0\[840] = MODIN12_3[841]
Removing Rhs of wire MODIN12_3[841] = \Impresora:BUART:rx_count_3\[757]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_6\[842] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_5\[843] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_4\[844] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_3\[845] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_2\[846] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_1\[847] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:newb_0\[848] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_6\[849] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_5\[850] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_4\[851] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_3\[852] = MODIN12_6[835]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_2\[853] = MODIN12_5[837]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_1\[854] = MODIN12_4[839]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:dataa_0\[855] = MODIN12_3[841]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_6\[856] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_5\[857] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_4\[858] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_3\[859] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_2\[860] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_1\[861] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_14:g2:a0:datab_0\[862] = zero[4]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:newa_0\[877] = \Impresora:BUART:rx_postpoll\[713]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:newb_0\[878] = \Impresora:BUART:rx_parity_bit\[829]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:dataa_0\[879] = \Impresora:BUART:rx_postpoll\[713]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:datab_0\[880] = \Impresora:BUART:rx_parity_bit\[829]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[881] = \Impresora:BUART:rx_postpoll\[713]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[882] = \Impresora:BUART:rx_parity_bit\[829]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[884] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[885] = \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[883]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[886] = \Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[883]
Removing Lhs of wire tmpOE__Tx_TW_net_0[908] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__Rx_TW_net_0[915] = tmpOE__Rx_Print_net_0[3]
Removing Rhs of wire Net_84[921] = \Surtidor:BUART:rx_interrupt_out\[940]
Removing Lhs of wire \Surtidor:Net_61\[922] = Net_1133[1]
Removing Lhs of wire \Surtidor:BUART:tx_hd_send_break\[926] = zero[4]
Removing Lhs of wire \Surtidor:BUART:HalfDuplexSend\[927] = zero[4]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_1\[928] = zero[4]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_0\[929] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_2\[930] = zero[4]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_1\[931] = zero[4]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_0\[932] = zero[4]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark\[933] = zero[4]
Removing Lhs of wire \Surtidor:BUART:reset_reg_dp\[934] = \Surtidor:BUART:reset_reg\[925]
Removing Lhs of wire \Surtidor:BUART:tx_status_6\[993] = zero[4]
Removing Lhs of wire \Surtidor:BUART:tx_status_5\[994] = zero[4]
Removing Lhs of wire \Surtidor:BUART:tx_status_4\[995] = zero[4]
Removing Lhs of wire \Surtidor:BUART:tx_status_1\[997] = \Surtidor:BUART:tx_fifo_empty\[958]
Removing Lhs of wire \Surtidor:BUART:tx_status_3\[999] = \Surtidor:BUART:tx_fifo_notfull\[957]
Removing Lhs of wire \Surtidor:BUART:rx_count7_bit8_wire\[1058] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\[1065] = \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1076]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\[1067] = \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1077]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[1068] = \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1093]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\[1069] = \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1107]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1070] = \Surtidor:BUART:sRX:s23Poll:MODIN13_1\[1071]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN13_1\[1071] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1072] = \Surtidor:BUART:sRX:s23Poll:MODIN13_0\[1073]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN13_0\[1073] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1079] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1080] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1081] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN14_1\[1082] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1083] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN14_0\[1084] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1085] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1086] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1087] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1088] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1089] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1090] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1095] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN15_1\[1096] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1097] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODIN15_0\[1098] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1099] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1100] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1101] = \Surtidor:BUART:pollcount_1\[1064]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1102] = \Surtidor:BUART:pollcount_0\[1066]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1103] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1104] = zero[4]
Removing Lhs of wire \Surtidor:BUART:rx_status_1\[1111] = zero[4]
Removing Rhs of wire \Surtidor:BUART:rx_status_2\[1112] = \Surtidor:BUART:rx_parity_error_status\[1113]
Removing Rhs of wire \Surtidor:BUART:rx_status_3\[1114] = \Surtidor:BUART:rx_stop_bit_error\[1115]
Removing Lhs of wire \Surtidor:BUART:sRX:cmp_vv_vv_MODGEN_19\[1125] = \Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_0\[1174]
Removing Lhs of wire \Surtidor:BUART:sRX:cmp_vv_vv_MODGEN_20\[1129] = \Surtidor:BUART:sRX:MODULE_20:g1:a0:xneq\[1196]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_6\[1130] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_5\[1131] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_4\[1132] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_3\[1133] = \Surtidor:BUART:sRX:MODIN16_6\[1134]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN16_6\[1134] = \Surtidor:BUART:rx_count_6\[1053]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_2\[1135] = \Surtidor:BUART:sRX:MODIN16_5\[1136]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN16_5\[1136] = \Surtidor:BUART:rx_count_5\[1054]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_1\[1137] = \Surtidor:BUART:sRX:MODIN16_4\[1138]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN16_4\[1138] = \Surtidor:BUART:rx_count_4\[1055]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newa_0\[1139] = \Surtidor:BUART:sRX:MODIN16_3\[1140]
Removing Lhs of wire \Surtidor:BUART:sRX:MODIN16_3\[1140] = \Surtidor:BUART:rx_count_3\[1056]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_6\[1141] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_5\[1142] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_4\[1143] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_3\[1144] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_2\[1145] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_1\[1146] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:newb_0\[1147] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1148] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1149] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1150] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1151] = \Surtidor:BUART:rx_count_6\[1053]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1152] = \Surtidor:BUART:rx_count_5\[1054]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1153] = \Surtidor:BUART:rx_count_4\[1055]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1154] = \Surtidor:BUART:rx_count_3\[1056]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_6\[1155] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_5\[1156] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_4\[1157] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_3\[1158] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_2\[1159] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_1\[1160] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_19:g2:a0:datab_0\[1161] = zero[4]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:newa_0\[1176] = \Surtidor:BUART:rx_postpoll\[1012]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:newb_0\[1177] = \Surtidor:BUART:rx_parity_bit\[1128]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1178] = \Surtidor:BUART:rx_postpoll\[1012]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:datab_0\[1179] = \Surtidor:BUART:rx_parity_bit\[1128]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1180] = \Surtidor:BUART:rx_postpoll\[1012]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1181] = \Surtidor:BUART:rx_parity_bit\[1128]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1183] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1184] = \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1182]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1185] = \Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1182]
Removing Lhs of wire tmpOE__IB2_net_0[1207] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__IB1_net_0[1213] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__Pin_WP_net_0[1219] = tmpOE__Rx_Print_net_0[3]
Removing Rhs of wire \I2C_1:sda_x_wire\[1224] = \I2C_1:Net_643_1\[1225]
Removing Rhs of wire \I2C_1:Net_697\[1227] = \I2C_1:Net_643_2\[1233]
Removing Rhs of wire \I2C_1:Net_1109_0\[1230] = \I2C_1:scl_yfb\[1243]
Removing Rhs of wire \I2C_1:Net_1109_1\[1231] = \I2C_1:sda_yfb\[1244]
Removing Lhs of wire \I2C_1:scl_x_wire\[1234] = \I2C_1:Net_643_0\[1232]
Removing Lhs of wire \I2C_1:Net_969\[1235] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \I2C_1:Net_968\[1236] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[1246] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[1249] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__SCL_1_net_0[1257] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire tmpOE__SDA_1_net_0[1262] = tmpOE__Rx_Print_net_0[3]
Removing Lhs of wire \LCD_1:BUART:reset_reg\\D\[1266] = zero[4]
Removing Lhs of wire \LCD_1:BUART:tx_bitclk\\D\[1271] = \LCD_1:BUART:tx_bitclk_enable_pre\[49]
Removing Lhs of wire Net_118D[1272] = zero[4]
Removing Lhs of wire \LCD_1:BUART:rx_bitclk\\D\[1281] = \LCD_1:BUART:rx_bitclk_pre\[152]
Removing Lhs of wire \LCD_1:BUART:rx_parity_error_pre\\D\[1290] = \LCD_1:BUART:rx_parity_error_pre\[228]
Removing Lhs of wire \LCD_1:BUART:rx_break_status\\D\[1291] = zero[4]
Removing Lhs of wire \LCD_2:BUART:reset_reg\\D\[1295] = zero[4]
Removing Lhs of wire \LCD_2:BUART:tx_bitclk\\D\[1300] = \LCD_2:BUART:tx_bitclk_enable_pre\[338]
Removing Lhs of wire Net_136D[1301] = zero[4]
Removing Lhs of wire \LCD_2:BUART:rx_bitclk\\D\[1310] = \LCD_2:BUART:rx_bitclk_pre\[441]
Removing Lhs of wire \LCD_2:BUART:rx_parity_error_pre\\D\[1319] = \LCD_2:BUART:rx_parity_error_pre\[518]
Removing Lhs of wire \LCD_2:BUART:rx_break_status\\D\[1320] = zero[4]
Removing Lhs of wire \Impresora:BUART:reset_reg\\D\[1324] = zero[4]
Removing Lhs of wire \Impresora:BUART:tx_bitclk\\D\[1329] = \Impresora:BUART:tx_bitclk_enable_pre\[645]
Removing Lhs of wire Net_92D[1330] = zero[4]
Removing Lhs of wire \Impresora:BUART:rx_bitclk\\D\[1339] = \Impresora:BUART:rx_bitclk_pre\[748]
Removing Lhs of wire \Impresora:BUART:rx_parity_error_pre\\D\[1348] = \Impresora:BUART:rx_parity_error_pre\[824]
Removing Lhs of wire \Impresora:BUART:rx_break_status\\D\[1349] = zero[4]
Removing Lhs of wire \Surtidor:BUART:reset_reg\\D\[1353] = zero[4]
Removing Lhs of wire \Surtidor:BUART:tx_bitclk\\D\[1358] = \Surtidor:BUART:tx_bitclk_enable_pre\[944]
Removing Lhs of wire Net_80D[1359] = zero[4]
Removing Lhs of wire \Surtidor:BUART:rx_bitclk\\D\[1368] = \Surtidor:BUART:rx_bitclk_pre\[1047]
Removing Lhs of wire \Surtidor:BUART:rx_break_status\\D\[1378] = zero[4]

------------------------------------------------------
Aliased 0 equations, 417 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Rx_Print_net_0' (cost = 0):
tmpOE__Rx_Print_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:counter_load\' (cost = 3):
\LCD_1:BUART:counter_load\ <= ((not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_bitclk\)
	OR (not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and not \LCD_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LCD_1:BUART:tx_counter_tc\' (cost = 0):
\LCD_1:BUART:tx_counter_tc\ <= (not \LCD_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_addressmatch\' (cost = 0):
\LCD_1:BUART:rx_addressmatch\ <= (\LCD_1:BUART:rx_addressmatch2\
	OR \LCD_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_bitclk_pre\' (cost = 1):
\LCD_1:BUART:rx_bitclk_pre\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD_1:BUART:rx_bitclk_pre16x\ <= ((not \LCD_1:BUART:rx_count_2\ and \LCD_1:BUART:rx_count_1\ and \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_poll_bit1\' (cost = 1):
\LCD_1:BUART:rx_poll_bit1\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_poll_bit2\' (cost = 1):
\LCD_1:BUART:rx_poll_bit2\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:pollingrange\' (cost = 4):
\LCD_1:BUART:pollingrange\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\LCD_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\LCD_2:BUART:counter_load\' (cost = 3):
\LCD_2:BUART:counter_load\ <= ((not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_bitclk\)
	OR (not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and not \LCD_2:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LCD_2:BUART:tx_counter_tc\' (cost = 0):
\LCD_2:BUART:tx_counter_tc\ <= (not \LCD_2:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_addressmatch\' (cost = 0):
\LCD_2:BUART:rx_addressmatch\ <= (\LCD_2:BUART:rx_addressmatch2\
	OR \LCD_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_bitclk_pre\' (cost = 1):
\LCD_2:BUART:rx_bitclk_pre\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD_2:BUART:rx_bitclk_pre16x\ <= ((not \LCD_2:BUART:rx_count_2\ and \LCD_2:BUART:rx_count_1\ and \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_poll_bit1\' (cost = 1):
\LCD_2:BUART:rx_poll_bit1\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_poll_bit2\' (cost = 1):
\LCD_2:BUART:rx_poll_bit2\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:pollingrange\' (cost = 4):
\LCD_2:BUART:pollingrange\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\LCD_2:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Impresora:BUART:counter_load\' (cost = 3):
\Impresora:BUART:counter_load\ <= ((not \Impresora:BUART:tx_state_1\ and not \Impresora:BUART:tx_state_0\ and \Impresora:BUART:tx_bitclk\)
	OR (not \Impresora:BUART:tx_state_1\ and not \Impresora:BUART:tx_state_0\ and not \Impresora:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Impresora:BUART:tx_counter_tc\' (cost = 0):
\Impresora:BUART:tx_counter_tc\ <= (not \Impresora:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Impresora:BUART:rx_addressmatch\' (cost = 0):
\Impresora:BUART:rx_addressmatch\ <= (\Impresora:BUART:rx_addressmatch2\
	OR \Impresora:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Impresora:BUART:rx_bitclk_pre\' (cost = 1):
\Impresora:BUART:rx_bitclk_pre\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\ and not \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_bitclk_pre16x\' (cost = 0):
\Impresora:BUART:rx_bitclk_pre16x\ <= ((not \Impresora:BUART:rx_count_2\ and \Impresora:BUART:rx_count_1\ and \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_poll_bit1\' (cost = 1):
\Impresora:BUART:rx_poll_bit1\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\ and \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_poll_bit2\' (cost = 1):
\Impresora:BUART:rx_poll_bit2\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\ and not \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:pollingrange\' (cost = 4):
\Impresora:BUART:pollingrange\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\Impresora:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\Impresora:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Surtidor:BUART:counter_load\' (cost = 3):
\Surtidor:BUART:counter_load\ <= ((not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Surtidor:BUART:tx_counter_tc\' (cost = 0):
\Surtidor:BUART:tx_counter_tc\ <= (not \Surtidor:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_addressmatch\' (cost = 0):
\Surtidor:BUART:rx_addressmatch\ <= (\Surtidor:BUART:rx_addressmatch2\
	OR \Surtidor:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre\' (cost = 1):
\Surtidor:BUART:rx_bitclk_pre\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre16x\' (cost = 0):
\Surtidor:BUART:rx_bitclk_pre16x\ <= ((not \Surtidor:BUART:rx_count_2\ and \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit1\' (cost = 1):
\Surtidor:BUART:rx_poll_bit1\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit2\' (cost = 1):
\Surtidor:BUART:rx_poll_bit2\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:pollingrange\' (cost = 4):
\Surtidor:BUART:pollingrange\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Surtidor:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ <= (not \Surtidor:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (\Surtidor:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not \Surtidor:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (\Surtidor:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (\Surtidor:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\)
	OR (not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (\Surtidor:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\)
	OR (not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\LCD_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\LCD_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\Impresora:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not \Surtidor:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\' (cost = 2):
\Surtidor:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ <= ((not \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:pollcount_1\)
	OR (not \Surtidor:BUART:pollcount_1\ and \Surtidor:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_postpoll\' (cost = 72):
\LCD_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_697 and MODIN1_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_697 and not MODIN1_1 and not \LCD_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \LCD_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (Net_697 and MODIN1_0 and \LCD_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_697 and not MODIN1_1 and not \LCD_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \LCD_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (Net_697 and MODIN1_0 and \LCD_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_postpoll\' (cost = 72):
\LCD_2:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_139 and MODIN5_0));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_139 and not MODIN5_1 and not \LCD_2:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD_2:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD_2:BUART:rx_parity_bit\)
	OR (Net_139 and MODIN5_0 and \LCD_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_139 and not MODIN5_1 and not \LCD_2:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \LCD_2:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \LCD_2:BUART:rx_parity_bit\)
	OR (Net_139 and MODIN5_0 and \LCD_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_postpoll\' (cost = 72):
\Impresora:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_95 and MODIN9_0));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_95 and not MODIN9_1 and not \Impresora:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \Impresora:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \Impresora:BUART:rx_parity_bit\)
	OR (Net_95 and MODIN9_0 and \Impresora:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Impresora:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_95 and not MODIN9_1 and not \Impresora:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \Impresora:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \Impresora:BUART:rx_parity_bit\)
	OR (Net_95 and MODIN9_0 and \Impresora:BUART:rx_parity_bit\));

Note:  Virtual signal \Surtidor:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Surtidor:BUART:rx_postpoll\ <= (\Surtidor:BUART:pollcount_1\
	OR (Net_82 and \Surtidor:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_20:g1:a0:xneq\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \Surtidor:BUART:rx_parity_bit\ and \Surtidor:BUART:rx_postpoll\)
	OR (not \Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 134 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_1:BUART:rx_status_0\ to zero
Aliasing \LCD_1:BUART:rx_status_6\ to zero
Aliasing \LCD_2:BUART:rx_status_0\ to zero
Aliasing \LCD_2:BUART:rx_status_6\ to zero
Aliasing \Impresora:BUART:rx_status_0\ to zero
Aliasing \Impresora:BUART:rx_status_6\ to zero
Aliasing \Surtidor:BUART:rx_status_0\ to zero
Aliasing \Surtidor:BUART:rx_status_6\ to zero
Aliasing \LCD_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Impresora:BUART:rx_markspace_status\\D\ to zero
Aliasing \Impresora:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Impresora:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_markspace_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \LCD_1:BUART:rx_bitclk_enable\[116] = \LCD_1:BUART:rx_bitclk\[164]
Removing Lhs of wire \LCD_1:BUART:rx_status_0\[214] = zero[4]
Removing Lhs of wire \LCD_1:BUART:rx_status_6\[223] = zero[4]
Removing Rhs of wire \LCD_2:BUART:rx_bitclk_enable\[405] = \LCD_2:BUART:rx_bitclk\[453]
Removing Lhs of wire \LCD_2:BUART:rx_status_0\[504] = zero[4]
Removing Lhs of wire \LCD_2:BUART:rx_status_6\[513] = zero[4]
Removing Rhs of wire \Impresora:BUART:rx_bitclk_enable\[712] = \Impresora:BUART:rx_bitclk\[760]
Removing Lhs of wire \Impresora:BUART:rx_status_0\[810] = zero[4]
Removing Lhs of wire \Impresora:BUART:rx_status_6\[819] = zero[4]
Removing Rhs of wire \Surtidor:BUART:rx_bitclk_enable\[1011] = \Surtidor:BUART:rx_bitclk\[1059]
Removing Lhs of wire \Surtidor:BUART:rx_status_0\[1109] = zero[4]
Removing Lhs of wire \Surtidor:BUART:rx_status_6\[1118] = zero[4]
Removing Lhs of wire \LCD_1:BUART:tx_ctrl_mark_last\\D\[1273] = \LCD_1:BUART:tx_ctrl_mark_last\[107]
Removing Lhs of wire \LCD_1:BUART:rx_markspace_status\\D\[1285] = zero[4]
Removing Lhs of wire \LCD_1:BUART:rx_parity_error_status\\D\[1286] = zero[4]
Removing Lhs of wire \LCD_1:BUART:rx_addr_match_status\\D\[1288] = zero[4]
Removing Lhs of wire \LCD_1:BUART:rx_markspace_pre\\D\[1289] = \LCD_1:BUART:rx_markspace_pre\[227]
Removing Lhs of wire \LCD_1:BUART:rx_parity_bit\\D\[1294] = \LCD_1:BUART:rx_parity_bit\[233]
Removing Lhs of wire \LCD_2:BUART:tx_ctrl_mark_last\\D\[1302] = \LCD_2:BUART:tx_ctrl_mark_last\[396]
Removing Lhs of wire \LCD_2:BUART:rx_markspace_status\\D\[1314] = zero[4]
Removing Lhs of wire \LCD_2:BUART:rx_parity_error_status\\D\[1315] = zero[4]
Removing Lhs of wire \LCD_2:BUART:rx_addr_match_status\\D\[1317] = zero[4]
Removing Lhs of wire \LCD_2:BUART:rx_markspace_pre\\D\[1318] = \LCD_2:BUART:rx_markspace_pre\[517]
Removing Lhs of wire \LCD_2:BUART:rx_parity_bit\\D\[1323] = \LCD_2:BUART:rx_parity_bit\[523]
Removing Lhs of wire \Impresora:BUART:tx_ctrl_mark_last\\D\[1331] = \Impresora:BUART:tx_ctrl_mark_last\[703]
Removing Lhs of wire \Impresora:BUART:rx_markspace_status\\D\[1343] = zero[4]
Removing Lhs of wire \Impresora:BUART:rx_parity_error_status\\D\[1344] = zero[4]
Removing Lhs of wire \Impresora:BUART:rx_addr_match_status\\D\[1346] = zero[4]
Removing Lhs of wire \Impresora:BUART:rx_markspace_pre\\D\[1347] = \Impresora:BUART:rx_markspace_pre\[823]
Removing Lhs of wire \Impresora:BUART:rx_parity_bit\\D\[1352] = \Impresora:BUART:rx_parity_bit\[829]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark_last\\D\[1360] = \Surtidor:BUART:tx_ctrl_mark_last\[1002]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_status\\D\[1372] = zero[4]
Removing Lhs of wire \Surtidor:BUART:rx_addr_match_status\\D\[1375] = zero[4]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_pre\\D\[1376] = \Surtidor:BUART:rx_markspace_pre\[1122]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LCD_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \LCD_1:BUART:rx_parity_bit\ and Net_697 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \LCD_1:BUART:rx_parity_bit\)
	OR (not Net_697 and not MODIN1_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (not \LCD_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\LCD_2:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \LCD_2:BUART:rx_parity_bit\ and Net_139 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \LCD_2:BUART:rx_parity_bit\)
	OR (not Net_139 and not MODIN5_1 and \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\Impresora:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \Impresora:BUART:rx_parity_bit\ and Net_95 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \Impresora:BUART:rx_parity_bit\)
	OR (not Net_95 and not MODIN9_1 and \Impresora:BUART:rx_parity_bit\)
	OR (not \Impresora:BUART:rx_parity_bit\ and MODIN9_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj" -dcpsoc3 PGRP700.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.696ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 17 June 2016 07:50:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\Prime GRP700\Workspace01\PGRP700.cydsn\PGRP700.cyprj -d CY8C5868AXI-LP035 PGRP700.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \LCD_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_118 from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_136 from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_92 from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_80 from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LCD_1_IntClock'. Fanout=1, Signal=\LCD_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'LCD_2_IntClock'. Fanout=1, Signal=\LCD_2:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Impresora_IntClock'. Fanout=1, Signal=\Impresora:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1133
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LCD_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LCD_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Impresora:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Impresora_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Impresora_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Surtidor:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Surtidor:BUART:rx_address_detected\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_address_detected\ (fanout=0)

    Removing \Surtidor:BUART:rx_markspace_pre\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Surtidor:BUART:rx_state_1\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_state_1\ (fanout=11)

    Removing \Surtidor:BUART:tx_mark\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_mark\ (fanout=0)

    Removing \Impresora:BUART:rx_parity_bit\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_parity_bit\ (fanout=0)

    Removing \Impresora:BUART:rx_address_detected\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_address_detected\ (fanout=0)

    Removing \Impresora:BUART:rx_parity_error_pre\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Impresora:BUART:rx_markspace_pre\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Impresora:BUART:rx_state_1\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_state_1\ (fanout=8)

    Removing \Impresora:BUART:tx_parity_bit\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_parity_bit\ (fanout=0)

    Removing \Impresora:BUART:tx_mark\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_mark\ (fanout=0)

    Removing \LCD_2:BUART:rx_parity_bit\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD_2:BUART:rx_address_detected\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD_2:BUART:rx_parity_error_pre\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD_2:BUART:rx_markspace_pre\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD_2:BUART:rx_state_1\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_state_1\ (fanout=8)

    Removing \LCD_2:BUART:tx_parity_bit\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD_2:BUART:tx_mark\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_mark\ (fanout=0)

    Removing \LCD_1:BUART:rx_parity_bit\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD_1:BUART:rx_address_detected\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD_1:BUART:rx_parity_error_pre\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD_1:BUART:rx_markspace_pre\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD_1:BUART:rx_state_1\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_state_1\ (fanout=8)

    Removing \LCD_1:BUART:tx_parity_bit\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD_1:BUART:tx_mark\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Print(0)__PA ,
            fb => Net_95 ,
            pad => Rx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD_1(0)__PA ,
            input => Net_116 ,
            pad => Tx_LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD_1(0)__PA ,
            fb => Net_697 ,
            pad => Rx_LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD_2(0)__PA ,
            fb => Net_139 ,
            pad => Rx_LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD_2(0)__PA ,
            input => Net_134 ,
            pad => Tx_LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Print(0)__PA ,
            input => Net_90 ,
            pad => Tx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_TW(0)__PA ,
            input => Net_78 ,
            pad => Tx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_TW(0)__PA ,
            fb => Net_82 ,
            pad => Rx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB2(0)__PA ,
            pad => IB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB1(0)__PA ,
            pad => IB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WP(0)__PA ,
            pad => Pin_WP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_116, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:txn\
        );
        Output = Net_116 (fanout=1)

    MacroCell: Name=\LCD_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_fifo_notfull\
        );
        Output = \LCD_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_697 * MODIN1_0
            + MODIN1_1
        );
        Output = \LCD_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_load_fifo\ * \LCD_1:BUART:rx_fifofull\
        );
        Output = \LCD_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_fifonotempty\ * 
              \LCD_1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_134, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:txn\
        );
        Output = Net_134 (fanout=1)

    MacroCell: Name=\LCD_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_fifo_notfull\
        );
        Output = \LCD_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_139 * MODIN5_0
            + MODIN5_1
        );
        Output = \LCD_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_load_fifo\ * \LCD_2:BUART:rx_fifofull\
        );
        Output = \LCD_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_fifonotempty\ * 
              \LCD_2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_90, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:txn\
        );
        Output = Net_90 (fanout=1)

    MacroCell: Name=\Impresora:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_fifo_notfull\
        );
        Output = \Impresora:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_95 * MODIN9_0
            + MODIN9_1
        );
        Output = \Impresora:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_load_fifo\ * \Impresora:BUART:rx_fifofull\
        );
        Output = \Impresora:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_fifonotempty\ * 
              \Impresora:BUART:rx_state_stop1_reg\
        );
        Output = \Impresora:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_78, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_78 (fanout=1)

    MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_82 * \Surtidor:BUART:pollcount_0\
            + \Surtidor:BUART:pollcount_1\
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_1\ * 
              !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * \LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_state_2\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_697 * !\LCD_1:BUART:tx_ctrl_mark_last\ * 
              !\LCD_1:BUART:rx_state_0\ * \LCD_1:BUART:rx_bitclk_enable\ * 
              !\LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_697 * !\LCD_1:BUART:tx_ctrl_mark_last\ * 
              !\LCD_1:BUART:rx_state_0\ * !\LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\ * \LCD_1:BUART:rx_last\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !\LCD_1:BUART:rx_count_0\
        );
        Output = \LCD_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_697 * !\LCD_1:BUART:rx_count_2\ * 
              !\LCD_1:BUART:rx_count_1\ * MODIN1_1
            + Net_697 * !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_697 * !\LCD_1:BUART:rx_count_2\ * 
              !\LCD_1:BUART:rx_count_1\ * MODIN1_0
            + Net_697 * !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\LCD_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_697 * !\LCD_1:BUART:tx_ctrl_mark_last\ * 
              !\LCD_1:BUART:rx_state_0\ * \LCD_1:BUART:rx_bitclk_enable\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\ * !MODIN1_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \LCD_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = \LCD_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_1\ * 
              !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * \LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_state_2\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !Net_139 * !MODIN5_1
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              !\LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !Net_139 * \LCD_2:BUART:rx_last\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:rx_count_0\
        );
        Output = \LCD_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_state_3\ * \LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !Net_139 * MODIN5_1
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * Net_139 * 
              !MODIN5_1 * MODIN5_0
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !Net_139 * MODIN5_0
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * Net_139 * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\LCD_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !Net_139 * !MODIN5_1
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
        );
        Output = \LCD_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_139
        );
        Output = \LCD_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_1\ * 
              !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\ * !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * \Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:txn\ (fanout=2)

    MacroCell: Name=\Impresora:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_state_2\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Impresora:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Impresora:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Impresora:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_95 * !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Impresora:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * !\Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Impresora:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_95 * !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * \Impresora:BUART:rx_last\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !\Impresora:BUART:rx_count_0\
        );
        Output = \Impresora:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Impresora:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * \Impresora:BUART:rx_state_3\ * 
              \Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * MODIN9_1
            + Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * !MODIN9_1 * MODIN9_0
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * MODIN9_0
            + Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\Impresora:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_95 * !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \Impresora:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_95
        );
        Output = \Impresora:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\ * 
              \Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_counter_dp\ * 
              !\Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * \Surtidor:BUART:tx_counter_dp\
        );
        Output = \Surtidor:BUART:txn\ (fanout=3)

    MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_82 * !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_last\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * \Surtidor:BUART:pollcount_1\
            + Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * !\Surtidor:BUART:pollcount_1\ * 
              \Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_1\ * !\Surtidor:BUART:pollcount_0\
        );
        Output = \Surtidor:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * \Surtidor:BUART:pollcount_0\
            + Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * !\Surtidor:BUART:pollcount_0\
        );
        Output = \Surtidor:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\Surtidor:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
        );
        Output = \Surtidor:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              !\Surtidor:BUART:rx_parity_bit\
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_2 => \LCD_1:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD_1:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_0 => \LCD_1:BUART:counter_load_not\ ,
            cl0_comb => \LCD_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LCD_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD_1:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\ ,
            route_si => \LCD_1:BUART:rx_postpoll\ ,
            f0_load => \LCD_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_2 => \LCD_2:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD_2:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_0 => \LCD_2:BUART:counter_load_not\ ,
            cl0_comb => \LCD_2:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LCD_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD_2:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\ ,
            route_si => \LCD_2:BUART:rx_postpoll\ ,
            f0_load => \LCD_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Impresora:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            cs_addr_2 => \Impresora:BUART:tx_state_1\ ,
            cs_addr_1 => \Impresora:BUART:tx_state_0\ ,
            cs_addr_0 => \Impresora:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Impresora:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Impresora:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Impresora:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            cs_addr_0 => \Impresora:BUART:counter_load_not\ ,
            cl0_comb => \Impresora:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Impresora:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Impresora:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            cs_addr_2 => \Impresora:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Impresora:BUART:rx_state_0\ ,
            cs_addr_0 => \Impresora:BUART:rx_bitclk_enable\ ,
            route_si => \Impresora:BUART:rx_postpoll\ ,
            f0_load => \Impresora:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Impresora:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Impresora:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1133 ,
            cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
            cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Surtidor:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1133 ,
            cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
            cl0_comb => \Surtidor:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Surtidor:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1133 ,
            cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
            route_si => \Surtidor:BUART:rx_postpoll\ ,
            f0_load => \Surtidor:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LCD_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            status_3 => \LCD_1:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD_1:BUART:tx_status_2\ ,
            status_1 => \LCD_1:BUART:tx_fifo_empty\ ,
            status_0 => \LCD_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            status_5 => \LCD_1:BUART:rx_status_5\ ,
            status_4 => \LCD_1:BUART:rx_status_4\ ,
            status_3 => \LCD_1:BUART:rx_status_3\ ,
            interrupt => Net_122 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            status_3 => \LCD_2:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD_2:BUART:tx_status_2\ ,
            status_1 => \LCD_2:BUART:tx_fifo_empty\ ,
            status_0 => \LCD_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            status_5 => \LCD_2:BUART:rx_status_5\ ,
            status_4 => \LCD_2:BUART:rx_status_4\ ,
            status_3 => \LCD_2:BUART:rx_status_3\ ,
            interrupt => Net_141 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Impresora:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            status_3 => \Impresora:BUART:tx_fifo_notfull\ ,
            status_2 => \Impresora:BUART:tx_status_2\ ,
            status_1 => \Impresora:BUART:tx_fifo_empty\ ,
            status_0 => \Impresora:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Impresora:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            status_5 => \Impresora:BUART:rx_status_5\ ,
            status_4 => \Impresora:BUART:rx_status_4\ ,
            status_3 => \Impresora:BUART:rx_status_3\ ,
            interrupt => Net_97 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Surtidor:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1133 ,
            status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
            status_2 => \Surtidor:BUART:tx_status_2\ ,
            status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
            status_0 => \Surtidor:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Surtidor:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1133 ,
            status_5 => \Surtidor:BUART:rx_status_5\ ,
            status_4 => \Surtidor:BUART:rx_status_4\ ,
            status_3 => \Surtidor:BUART:rx_status_3\ ,
            status_2 => \Surtidor:BUART:rx_status_2\ ,
            interrupt => Net_84 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LCD_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            load => \LCD_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \LCD_1:BUART:rx_count_2\ ,
            count_1 => \LCD_1:BUART:rx_count_1\ ,
            count_0 => \LCD_1:BUART:rx_count_0\ ,
            tc => \LCD_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            load => \LCD_2:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \LCD_2:BUART:rx_count_2\ ,
            count_1 => \LCD_2:BUART:rx_count_1\ ,
            count_0 => \LCD_2:BUART:rx_count_0\ ,
            tc => \LCD_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Impresora:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            load => \Impresora:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \Impresora:BUART:rx_count_2\ ,
            count_1 => \Impresora:BUART:rx_count_1\ ,
            count_0 => \Impresora:BUART:rx_count_0\ ,
            tc => \Impresora:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1133 ,
            load => \Surtidor:BUART:rx_counter_load\ ,
            count_6 => \Surtidor:BUART:rx_count_6\ ,
            count_5 => \Surtidor:BUART:rx_count_5\ ,
            count_4 => \Surtidor:BUART:rx_count_4\ ,
            count_3 => \Surtidor:BUART:rx_count_3\ ,
            count_2 => \Surtidor:BUART:rx_count_2\ ,
            count_1 => \Surtidor:BUART:rx_count_1\ ,
            count_0 => \Surtidor:BUART:rx_count_0\ ,
            tc => \Surtidor:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\LCD_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_141 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Impresora:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_97 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Surtidor:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_84 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   16 :   56 :   72 : 22.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  104 :   88 :  192 : 54.17 %
  Unique P-terms              :  176 :  208 :  384 : 45.83 %
  Total P-terms               :  211 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Count7 Cells              :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.115ms
Tech mapping phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(5)][IoId=(6)] : IB1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : IB2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Pin_WP(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_LCD_1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rx_LCD_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Rx_Print(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_TW(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_LCD_1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Tx_LCD_2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Tx_Print(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_TW(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.454ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   35 :   13 :   48 :  72.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.66
                   Pterms :            5.46
               Macrocells :            2.97
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 968, final cost is 968 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      11.50 :       5.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !Net_139 * !MODIN5_1
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              !\LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !Net_139 * \LCD_2:BUART:rx_last\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_5
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !MODIN8_6 * !MODIN8_4
        );
        Output = \LCD_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !Net_139 * !MODIN5_1
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
        );
        Output = \LCD_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_139
        );
        Output = \LCD_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\LCD_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        load => \LCD_2:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \LCD_2:BUART:rx_count_2\ ,
        count_1 => \LCD_2:BUART:rx_count_1\ ,
        count_0 => \LCD_2:BUART:rx_count_0\ ,
        tc => \LCD_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !Net_139 * MODIN5_1
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * Net_139 * 
              !MODIN5_1 * MODIN5_0
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_139 * MODIN5_0
            + MODIN5_1
        );
        Output = \LCD_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !Net_139 * MODIN5_0
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * Net_139 * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:rx_count_0\
        );
        Output = \LCD_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_state_2\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD_2:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\ ,
        route_si => \LCD_2:BUART:rx_postpoll\ ,
        f0_load => \LCD_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_1\ * 
              !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\ * !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * \Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Impresora:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        cs_addr_2 => \Impresora:BUART:tx_state_1\ ,
        cs_addr_1 => \Impresora:BUART:tx_state_0\ ,
        cs_addr_0 => \Impresora:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Impresora:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Impresora:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Impresora:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_82 * !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_last\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_90, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:txn\
        );
        Output = Net_90 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = \LCD_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_load_fifo\ * \LCD_2:BUART:rx_fifofull\
        );
        Output = \LCD_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        cs_addr_0 => \Impresora:BUART:counter_load_not\ ,
        cl0_comb => \Impresora:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Impresora:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        status_5 => \LCD_1:BUART:rx_status_5\ ,
        status_4 => \LCD_1:BUART:rx_status_4\ ,
        status_3 => \LCD_1:BUART:rx_status_3\ ,
        interrupt => Net_122 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !\Impresora:BUART:rx_count_0\
        );
        Output = \Impresora:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * \Surtidor:BUART:pollcount_1\
            + Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * !\Surtidor:BUART:pollcount_1\ * 
              \Surtidor:BUART:pollcount_0\
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              \Surtidor:BUART:pollcount_1\ * !\Surtidor:BUART:pollcount_0\
        );
        Output = \Surtidor:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * \Surtidor:BUART:pollcount_0\
            + Net_82 * !\Surtidor:BUART:rx_count_2\ * 
              !\Surtidor:BUART:rx_count_1\ * !\Surtidor:BUART:pollcount_0\
        );
        Output = \Surtidor:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_82
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

statusicell: Name =\Surtidor:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1133 ,
        status_5 => \Surtidor:BUART:rx_status_5\ ,
        status_4 => \Surtidor:BUART:rx_status_4\ ,
        status_3 => \Surtidor:BUART:rx_status_3\ ,
        status_2 => \Surtidor:BUART:rx_status_2\ ,
        interrupt => Net_84 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_82 * \Surtidor:BUART:pollcount_0\
            + \Surtidor:BUART:pollcount_1\
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_5\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !\Surtidor:BUART:rx_count_6\ * 
              !\Surtidor:BUART:rx_count_4\
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1133 ,
        cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
        route_si => \Surtidor:BUART:rx_postpoll\ ,
        f0_load => \Surtidor:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1133 ,
        load => \Surtidor:BUART:rx_counter_load\ ,
        count_6 => \Surtidor:BUART:rx_count_6\ ,
        count_5 => \Surtidor:BUART:rx_count_5\ ,
        count_4 => \Surtidor:BUART:rx_count_4\ ,
        count_3 => \Surtidor:BUART:rx_count_3\ ,
        count_2 => \Surtidor:BUART:rx_count_2\ ,
        count_1 => \Surtidor:BUART:rx_count_1\ ,
        count_0 => \Surtidor:BUART:rx_count_0\ ,
        tc => \Surtidor:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_state_3\ * \LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_load_fifo\ * \LCD_1:BUART:rx_fifofull\
        );
        Output = \LCD_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_116, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:txn\
        );
        Output = Net_116 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_697 * !\LCD_1:BUART:rx_count_2\ * 
              !\LCD_1:BUART:rx_count_1\ * MODIN1_1
            + Net_697 * !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_697 * MODIN1_0
            + MODIN1_1
        );
        Output = \LCD_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_697 * !\LCD_1:BUART:rx_count_2\ * 
              !\LCD_1:BUART:rx_count_1\ * MODIN1_0
            + Net_697 * !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !\LCD_1:BUART:rx_count_0\
        );
        Output = \LCD_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD_1:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\ ,
        route_si => \LCD_1:BUART:rx_postpoll\ ,
        f0_load => \LCD_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_95 * !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * \Impresora:BUART:rx_last\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * \Impresora:BUART:rx_state_3\ * 
              \Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_697 * !\LCD_1:BUART:tx_ctrl_mark_last\ * 
              !\LCD_1:BUART:rx_state_0\ * !\LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\ * \LCD_1:BUART:rx_last\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\LCD_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        load => \LCD_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \LCD_1:BUART:rx_count_2\ ,
        count_1 => \LCD_1:BUART:rx_count_1\ ,
        count_0 => \LCD_1:BUART:rx_count_0\ ,
        tc => \LCD_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * MODIN9_1
            + Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * !MODIN9_1 * MODIN9_0
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_95 * MODIN9_0
            + MODIN9_1
        );
        Output = \Impresora:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * MODIN9_0
            + Net_95 * !\Impresora:BUART:rx_count_2\ * 
              !\Impresora:BUART:rx_count_1\ * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_95
        );
        Output = \Impresora:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_78, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_78 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_fifonotempty\ * 
              \Impresora:BUART:rx_state_stop1_reg\
        );
        Output = \Impresora:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Impresora:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        cs_addr_2 => \Impresora:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Impresora:BUART:rx_state_0\ ,
        cs_addr_0 => \Impresora:BUART:rx_bitclk_enable\ ,
        route_si => \Impresora:BUART:rx_postpoll\ ,
        f0_load => \Impresora:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Impresora:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Impresora:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Impresora:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        load => \Impresora:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \Impresora:BUART:rx_count_2\ ,
        count_1 => \Impresora:BUART:rx_count_1\ ,
        count_0 => \Impresora:BUART:rx_count_0\ ,
        tc => \Impresora:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_state_2\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_load_fifo\ * \Impresora:BUART:rx_fifofull\
        );
        Output = \Impresora:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_95 * !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \Impresora:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_95 * !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * !\Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Impresora:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Impresora:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        status_5 => \Impresora:BUART:rx_status_5\ ,
        status_4 => \Impresora:BUART:rx_status_4\ ,
        status_3 => \Impresora:BUART:rx_status_3\ ,
        interrupt => Net_97 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              !\Surtidor:BUART:rx_parity_bit\
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
        );
        Output = \Surtidor:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_fifonotempty\ * 
              \LCD_2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_134, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:txn\
        );
        Output = Net_134 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_1\ * 
              !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * \LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_0 => \LCD_1:BUART:counter_load_not\ ,
        cl0_comb => \LCD_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LCD_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        status_3 => \LCD_2:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD_2:BUART:tx_status_2\ ,
        status_1 => \LCD_2:BUART:tx_fifo_empty\ ,
        status_0 => \LCD_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_697 * !\LCD_1:BUART:tx_ctrl_mark_last\ * 
              !\LCD_1:BUART:rx_state_0\ * \LCD_1:BUART:rx_bitclk_enable\ * 
              !\LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \LCD_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_fifo_notfull\
        );
        Output = \Impresora:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_697 * !\LCD_1:BUART:tx_ctrl_mark_last\ * 
              !\LCD_1:BUART:rx_state_0\ * \LCD_1:BUART:rx_bitclk_enable\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\ * !MODIN1_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \LCD_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_fifonotempty\ * 
              \LCD_1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_fifo_notfull\
        );
        Output = \LCD_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_2 => \LCD_2:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD_2:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Impresora:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        status_3 => \Impresora:BUART:tx_fifo_notfull\ ,
        status_2 => \Impresora:BUART:tx_status_2\ ,
        status_1 => \Impresora:BUART:tx_fifo_empty\ ,
        status_0 => \Impresora:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\ * 
              \Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_counter_dp\ * 
              !\Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * \Surtidor:BUART:tx_counter_dp\
        );
        Output = \Surtidor:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1133 ,
        cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
        cl0_comb => \Surtidor:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Surtidor:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        status_5 => \LCD_2:BUART:rx_status_5\ ,
        status_4 => \LCD_2:BUART:rx_status_4\ ,
        status_3 => \LCD_2:BUART:rx_status_3\ ,
        interrupt => Net_141 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_state_2\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_2 => \LCD_1:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD_1:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        status_3 => \LCD_1:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD_1:BUART:tx_status_2\ ,
        status_1 => \LCD_1:BUART:tx_fifo_empty\ ,
        status_0 => \LCD_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_1\ * 
              !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * \LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_fifo_notfull\
        );
        Output = \LCD_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_0 => \LCD_2:BUART:counter_load_not\ ,
        cl0_comb => \LCD_2:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LCD_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1133 ,
        cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
        cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Surtidor:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Surtidor:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1133 ,
        status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
        status_2 => \Surtidor:BUART:tx_status_2\ ,
        status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
        status_0 => \Surtidor:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Impresora:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_97 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\LCD_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_122 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\LCD_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_141 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\Surtidor:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_84 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD_1(0)__PA ,
        fb => Net_697 ,
        pad => Rx_LCD_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD_1(0)__PA ,
        input => Net_116 ,
        pad => Tx_LCD_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_TW(0)__PA ,
        input => Net_78 ,
        pad => Tx_TW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_TW(0)__PA ,
        fb => Net_82 ,
        pad => Rx_TW(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD_2(0)__PA ,
        fb => Net_139 ,
        pad => Rx_LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD_2(0)__PA ,
        input => Net_134 ,
        pad => Tx_LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB1(0)__PA ,
        pad => IB1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB2(0)__PA ,
        pad => IB2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_WP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WP(0)__PA ,
        pad => Pin_WP(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Print(0)__PA ,
        input => Net_90 ,
        pad => Tx_Print(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Print(0)__PA ,
        fb => Net_95 ,
        pad => Rx_Print(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LCD_1:Net_9\ ,
            dclk_0 => \LCD_1:Net_9_local\ ,
            dclk_glb_1 => \LCD_2:Net_9\ ,
            dclk_1 => \LCD_2:Net_9_local\ ,
            dclk_glb_2 => \Impresora:Net_9\ ,
            dclk_2 => \Impresora:Net_9_local\ ,
            dclk_glb_3 => Net_1133 ,
            dclk_3 => Net_1133_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_LCD_1(0) | FB(Net_697)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_LCD_1(0) | In(Net_116)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |    Tx_TW(0) | In(Net_78)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Rx_TW(0) | FB(Net_82)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   5 |   4 |     * |      NONE |     HI_Z_DIGITAL | Rx_LCD_2(0) | FB(Net_139)
     |   5 |     * |      NONE |         CMOS_OUT | Tx_LCD_2(0) | In(Net_134)
     |   6 |     * |      NONE |      RES_PULL_UP |      IB1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |      IB2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   6 |   4 |     * |      NONE |         CMOS_OUT |   Pin_WP(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |    SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |    SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT | Tx_Print(0) | In(Net_90)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Rx_Print(0) | FB(Net_95)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 2s.621ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PGRP700_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.670ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.978ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.009ms
API generation phase: Elapsed time ==> 1s.372ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
