#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct  5 17:29:18 2022
# Process ID: 358591
# Current directory: /home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.runs/synth_1
# Command line: vivado -log seq_fsm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seq_fsm.tcl
# Log file: /home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.runs/synth_1/seq_fsm.vds
# Journal file: /home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source seq_fsm.tcl -notrace
Command: synth_design -top seq_fsm -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 359313
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2072.664 ; gain = 0.000 ; free physical = 720 ; free virtual = 5469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seq_fsm' [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/sources_1/new/seq_fsm.vhd:35]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/sources_1/new/seq_fsm.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'seq_fsm' (1#1) [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/sources_1/new/seq_fsm.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2072.664 ; gain = 0.000 ; free physical = 683 ; free virtual = 5432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.664 ; gain = 0.000 ; free physical = 683 ; free virtual = 5433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2072.664 ; gain = 0.000 ; free physical = 683 ; free virtual = 5433
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.664 ; gain = 0.000 ; free physical = 676 ; free virtual = 5426
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.srcs/constrs_1/new/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seq_fsm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seq_fsm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.703 ; gain = 0.000 ; free physical = 554 ; free virtual = 5304
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.703 ; gain = 0.000 ; free physical = 554 ; free virtual = 5304
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 655 ; free virtual = 5401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 655 ; free virtual = 5401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 655 ; free virtual = 5401
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'seq_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                          0000001 |                              000
                      s1 |                          0000010 |                              001
                      s2 |                          0000100 |                              010
                      s4 |                          0001000 |                              100
                      s6 |                          0010000 |                              110
                      s3 |                          0100000 |                              011
                      s5 |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'seq_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 648 ; free virtual = 5394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 635 ; free virtual = 5385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 513 ; free virtual = 5263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 513 ; free virtual = 5263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 507 ; free virtual = 5257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     4|
|4     |LUT6 |     1|
|5     |FDCE |     6|
|6     |FDPE |     1|
|7     |IBUF |     3|
|8     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.703 ; gain = 30.039 ; free physical = 504 ; free virtual = 5254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2102.703 ; gain = 0.000 ; free physical = 543 ; free virtual = 5293
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2102.711 ; gain = 30.039 ; free physical = 543 ; free virtual = 5293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.711 ; gain = 0.000 ; free physical = 640 ; free virtual = 5390
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.711 ; gain = 0.000 ; free physical = 585 ; free virtual = 5334
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2102.711 ; gain = 30.047 ; free physical = 627 ; free virtual = 5376
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/Lab_2_seq_detecor/Lab_2_seq_detecor.runs/synth_1/seq_fsm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seq_fsm_utilization_synth.rpt -pb seq_fsm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  5 17:30:22 2022...
