# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do OutputBuffer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ISEL/LIC/OutputBuffer/BufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:25 on Jun 02,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/OutputBuffer/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity BufferControl
# -- Compiling architecture behavioral of BufferControl
# End time: 10:17:25 on Jun 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:26 on Jun 02,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture OutputBuffer_arq of OutputBuffer
# End time: 10:17:26 on Jun 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/OutputBuffer/Registo4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:26 on Jun 02,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/OutputBuffer/Registo4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registo4
# -- Compiling architecture logic of Registo4
# End time: 10:17:26 on Jun 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ISEL/LIC/OutputBuffer/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:26 on Jun 02,2023
# vcom -reportprogress 300 -93 -work work C:/ISEL/LIC/OutputBuffer/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 10:17:26 on Jun 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.outputbuffer
# vsim work.outputbuffer 
# Start time: 10:17:41 on Jun 02,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.outputbuffer(outputbuffer_arq)
# Loading ieee.std_logic_arith(body)
# Loading work.buffercontrol(behavioral)
# Loading work.registo4(logic)
# Loading work.ffd(logicfunction)
add wave -position insertpoint  \
sim:/outputbuffer/ACK \
sim:/outputbuffer/D \
sim:/outputbuffer/Dval \
sim:/outputbuffer/OBfree \
sim:/outputbuffer/Q \
sim:/outputbuffer/clk \
sim:/outputbuffer/load \
sim:/outputbuffer/rst \
sim:/outputbuffer/sWreg
add wave -position insertpoint  \
sim:/outputbuffer/UBufferControl/CurrentState
add wave -position insertpoint  \
sim:/outputbuffer/UBufferControl/NextState
force -freeze sim:/outputbuffer/rst 1 0
force -freeze sim:/outputbuffer/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/outputbuffer/load 0 0
force -freeze sim:/outputbuffer/Q 0001 0
force -freeze sim:/outputbuffer/ACK 0 0
run
run
noforce sim:/outputbuffer/Q
run
force -freeze sim:/outputbuffer/D 0001 0
run
force -freeze sim:/outputbuffer/rst 0 0
run
run
force -freeze sim:/outputbuffer/load 1 0
run
run
run
run
force -freeze sim:/outputbuffer/D 0010 0
force -freeze sim:/outputbuffer/load 0 0
run
run
force -freeze sim:/outputbuffer/ACK 1 0
run
run
run
force -freeze sim:/outputbuffer/ACK 0 0
run
run
run
run
run
force -freeze sim:/outputbuffer/load 1 0
run
run
run
run
force -freeze sim:/outputbuffer/D 0100 0
run
run
run
force -freeze sim:/outputbuffer/ACK 1 0
run
run
force -freeze sim:/outputbuffer/ACK 0 0
run
run
run
run
# End time: 10:24:47 on Jun 02,2023, Elapsed time: 0:07:06
# Errors: 0, Warnings: 0
