#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct  6 15:15:01 2016
# Process ID: 13200
# Current directory: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.runs/impl_1
# Command line: vivado -log lab1_template_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source lab1_template_wrapper.tcl -notrace
# Log file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.runs/impl_1/lab1_template_wrapper.vdi
# Journal file: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source lab1_template_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_0/lab1_template_microblaze_0_0.xdc] for cell 'lab1_template_i/microblaze_0/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_0/lab1_template_microblaze_0_0.xdc] for cell 'lab1_template_i/microblaze_0/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_dlmb_v10_0/lab1_template_dlmb_v10_0.xdc] for cell 'lab1_template_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_dlmb_v10_0/lab1_template_dlmb_v10_0.xdc] for cell 'lab1_template_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_ilmb_v10_0/lab1_template_ilmb_v10_0.xdc] for cell 'lab1_template_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_ilmb_v10_0/lab1_template_ilmb_v10_0.xdc] for cell 'lab1_template_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_axi_intc_0/lab1_template_microblaze_0_axi_intc_0.xdc] for cell 'lab1_template_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_axi_intc_0/lab1_template_microblaze_0_axi_intc_0.xdc] for cell 'lab1_template_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mdm_1_0/lab1_template_mdm_1_0.xdc] for cell 'lab1_template_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mdm_1_0/lab1_template_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.137 ; gain = 437.445 ; free physical = 1991 ; free virtual = 10561
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mdm_1_0/lab1_template_mdm_1_0.xdc] for cell 'lab1_template_i/mdm_1/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_clk_wiz_1_0/lab1_template_clk_wiz_1_0_board.xdc] for cell 'lab1_template_i/clk_wiz_1/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_clk_wiz_1_0/lab1_template_clk_wiz_1_0_board.xdc] for cell 'lab1_template_i/clk_wiz_1/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_clk_wiz_1_0/lab1_template_clk_wiz_1_0.xdc] for cell 'lab1_template_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_clk_wiz_1_0/lab1_template_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_clk_wiz_1_0/lab1_template_clk_wiz_1_0.xdc] for cell 'lab1_template_i/clk_wiz_1/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_clk_wiz_1_100M_0/lab1_template_rst_clk_wiz_1_100M_0_board.xdc] for cell 'lab1_template_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_clk_wiz_1_100M_0/lab1_template_rst_clk_wiz_1_100M_0_board.xdc] for cell 'lab1_template_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_clk_wiz_1_100M_0/lab1_template_rst_clk_wiz_1_100M_0.xdc] for cell 'lab1_template_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_clk_wiz_1_100M_0/lab1_template_rst_clk_wiz_1_100M_0.xdc] for cell 'lab1_template_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_timer_0_0/lab1_template_axi_timer_0_0.xdc] for cell 'lab1_template_i/axi_timer_0/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_timer_0_0/lab1_template_axi_timer_0_0.xdc] for cell 'lab1_template_i/axi_timer_0/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_0/lab1_template_axi_gpio_0_0_board.xdc] for cell 'lab1_template_i/LEDs/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_0/lab1_template_axi_gpio_0_0_board.xdc] for cell 'lab1_template_i/LEDs/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_0/lab1_template_axi_gpio_0_0.xdc] for cell 'lab1_template_i/LEDs/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_0/lab1_template_axi_gpio_0_0.xdc] for cell 'lab1_template_i/LEDs/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_1/lab1_template_axi_gpio_0_1_board.xdc] for cell 'lab1_template_i/btns/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_1/lab1_template_axi_gpio_0_1_board.xdc] for cell 'lab1_template_i/btns/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_1/lab1_template_axi_gpio_0_1.xdc] for cell 'lab1_template_i/btns/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_axi_gpio_0_1/lab1_template_axi_gpio_0_1.xdc] for cell 'lab1_template_i/btns/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/constraints/lab1_template_mig_7series_0_0.xdc] for cell 'lab1_template_i/mig_7series_0'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: lab1_template_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/constraints/lab1_template_mig_7series_0_0.xdc:35]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/constraints/lab1_template_mig_7series_0_0.xdc:259]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/constraints/lab1_template_mig_7series_0_0.xdc:260]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_mig_7series_0_0/lab1_template_mig_7series_0_0/user_design/constraints/lab1_template_mig_7series_0_0.xdc] for cell 'lab1_template_i/mig_7series_0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_mig_7series_0_81M_0/lab1_template_rst_mig_7series_0_81M_0_board.xdc] for cell 'lab1_template_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_mig_7series_0_81M_0/lab1_template_rst_mig_7series_0_81M_0_board.xdc] for cell 'lab1_template_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_mig_7series_0_81M_0/lab1_template_rst_mig_7series_0_81M_0.xdc] for cell 'lab1_template_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_rst_mig_7series_0_81M_0/lab1_template_rst_mig_7series_0_81M_0.xdc] for cell 'lab1_template_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcddriver_tri_io[0]'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcddriver_tri_io[1]'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcddriver_tri_io[2]'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcddriver_tri_io[3]'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcddriver_tri_io[4]'. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/fs/student/mgdaily/Desktop/labfiles/Nexys4_master_DDR.xdc]
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_axi_intc_0/lab1_template_microblaze_0_axi_intc_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_axi_intc_0/lab1_template_microblaze_0_axi_intc_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_0/lab1_template_auto_ds_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_0/lab1_template_auto_ds_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_1/lab1_template_auto_ds_1_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_1/lab1_template_auto_ds_1_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_2/lab1_template_auto_ds_2_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_2/lab1_template_auto_ds_2_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_3/lab1_template_auto_ds_3_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_3/lab1_template_auto_ds_3_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_4/lab1_template_auto_ds_4_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_4/lab1_template_auto_ds_4_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_5/lab1_template_auto_ds_5_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_ds_5/lab1_template_auto_ds_5_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_cc_0/lab1_template_auto_cc_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst'
INFO: [Timing 38-2] Deriving generated clocks [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_cc_0/lab1_template_auto_cc_0_clocks.xdc:16]
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_cc_0/lab1_template_auto_cc_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_us_0/lab1_template_auto_us_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_auto_us_0/lab1_template_auto_us_0_clocks.xdc] for cell 'lab1_template_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'lab1_template_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 352 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 120 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 34 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 179 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.809 ; gain = 832.414 ; free physical = 1995 ; free virtual = 10522
source /fs/student/mgdaily/Documents/ECE153/labfiles/MIGFiles/drc_err_warning.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1937.824 ; gain = 38.016 ; free physical = 1989 ; free virtual = 10522
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fs/student/mgdaily/Documents/ECE153/labfiles/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ece/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "99a0961f26eecd0c".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.1 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.1", from Vivado IP cache entry "d7fd863f31b416c0".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1937.824 ; gain = 0.000 ; free physical = 1863 ; free virtual = 10479
Phase 1 Generate And Synthesize Debug Cores | Checksum: f39656eb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1937.824 ; gain = 0.000 ; free physical = 1863 ; free virtual = 10479
Implement Debug Cores | Checksum: 13b744169
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 23 load pin(s).
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded BUFGCE cells
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 222b9f448

Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1941.820 ; gain = 3.996 ; free physical = 1856 ; free virtual = 10472

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
INFO: [Opt 31-10] Eliminated 1056 cells.
Phase 3 Constant Propagation | Checksum: 123ce7299

Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 1941.820 ; gain = 3.996 ; free physical = 1853 ; free virtual = 10469

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2487 unconnected nets.
INFO: [Opt 31-11] Eliminated 1403 unconnected cells.
Phase 4 Sweep | Checksum: 12e9951bb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1941.820 ; gain = 3.996 ; free physical = 1853 ; free virtual = 10469

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1941.820 ; gain = 0.000 ; free physical = 1853 ; free virtual = 10469
Ending Logic Optimization Task | Checksum: 12e9951bb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1941.820 ; gain = 3.996 ; free physical = 1853 ; free virtual = 10469

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 12e9951bb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1661 ; free virtual = 10280
Ending Power Optimization Task | Checksum: 12e9951bb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2241.113 ; gain = 299.293 ; free physical = 1661 ; free virtual = 10280
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 8 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2241.113 ; gain = 341.305 ; free physical = 1661 ; free virtual = 10280
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1659 ; free virtual = 10280
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.runs/impl_1/lab1_template_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIDC-14) IDELAYCTRL REFCLK should be same as ISERDES CLK - The BITSLICE cell IDELAYCTRL lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 REFCLK pin should be driven by the same clock net as the associated ISERDES lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq CLK or CLKDIV pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10275
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10275

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: fd0bf6aa

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10275

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: fd0bf6aa

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1650 ; free virtual = 10275
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: fd0bf6aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1644 ; free virtual = 10269
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: fd0bf6aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1644 ; free virtual = 10269

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: fd0bf6aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1644 ; free virtual = 10269

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 6dee1e40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1644 ; free virtual = 10269
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 6dee1e40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1644 ; free virtual = 10269
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143fbb15c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1644 ; free virtual = 10269

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1a36a4dc6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1643 ; free virtual = 10268

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1a36a4dc6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1642 ; free virtual = 10267
Phase 1.2.1 Place Init Design | Checksum: 20655dd84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1641 ; free virtual = 10266
Phase 1.2 Build Placer Netlist Model | Checksum: 20655dd84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1641 ; free virtual = 10266

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 20655dd84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1641 ; free virtual = 10266
Phase 1 Placer Initialization | Checksum: 20655dd84

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1641 ; free virtual = 10266

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 243f81bcd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10263

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 243f81bcd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10263

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c213fd66

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10263

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21a5f7a91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10263

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 21a5f7a91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10263

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 213c022bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10264

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 213c022bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1638 ; free virtual = 10264

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12503c5c2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1637 ; free virtual = 10262

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10a4c7c94

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1637 ; free virtual = 10262

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10a4c7c94

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1637 ; free virtual = 10262

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 10a4c7c94

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1637 ; free virtual = 10262
Phase 3 Detail Placement | Checksum: 10a4c7c94

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1637 ; free virtual = 10262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1e15ca432

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.317. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 18bcc127c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262
Phase 4.1 Post Commit Optimization | Checksum: 18bcc127c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18bcc127c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 18bcc127c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 18bcc127c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 18bcc127c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 11113d455

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11113d455

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262
Ending Placer Task | Checksum: a0993eab

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1636 ; free virtual = 10262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1609 ; free virtual = 10261
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1628 ; free virtual = 10260
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1628 ; free virtual = 10260
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1627 ; free virtual = 10261
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3bac96bd ConstDB: 0 ShapeSum: 64eca7ee RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf7dab6d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10224

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf7dab6d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10224

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf7dab6d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10224

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf7dab6d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1590 ; free virtual = 10224
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 115181f52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1560 ; free virtual = 10194
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=-0.303 | THS=-417.009|

Phase 2 Router Initialization | Checksum: 16a2159e0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1560 ; free virtual = 10194

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f5c1651e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1550 ; free virtual = 10184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1665
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a043274b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d570ad44

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c213ace0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d03ed867

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
Phase 4 Rip-up And Reroute | Checksum: 1d03ed867

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20fdaaf20

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 20fdaaf20

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20fdaaf20

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
Phase 5 Delay and Skew Optimization | Checksum: 20fdaaf20

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22eaf6aab

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19d45a1df

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184
Phase 6 Post Hold Fix | Checksum: 19d45a1df

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.78953 %
  Global Horizontal Routing Utilization  = 3.53787 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 227d88b7f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 227d88b7f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1549 ; free virtual = 10184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f26d4a42

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1548 ; free virtual = 10183

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.314  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f26d4a42

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1548 ; free virtual = 10183
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1548 ; free virtual = 10183

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1548 ; free virtual = 10183
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2241.113 ; gain = 0.000 ; free physical = 1511 ; free virtual = 10181
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.runs/impl_1/lab1_template_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
source /fs/student/mgdaily/Documents/ECE153/labfiles/MIGFiles/drc_err_warning.tcl
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A5))+((~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst/LUT5 (in lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst macro) is not included in the LUT equation: 'O5=(A3)+((~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[11].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[11].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[13].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[13].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[19].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[19].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[7].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[7].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[9].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[9].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5 (in lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native macro) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A5))+((~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 227 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'lab1_template_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /fs/student/mgdaily/Documents/ECE153/Lab1A/Lab1A_Project/Lab_1A_Project_Files/Lab_1A.srcs/sources_1/bd/lab1_template/ip/lab1_template_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab1_template_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2607.633 ; gain = 325.211 ; free physical = 1092 ; free virtual = 9781
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 15:18:02 2016...
