// Seed: 960071416
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4 = id_2;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  assign id_5 = |1;
  module_0(
      id_5, id_5
  );
  tri1 id_6;
  for (genvar id_7 = 1; id_1; id_7 = id_6) begin
    assign id_6 = id_7;
  end
  supply1 id_8;
  assign id_8 = 1;
  assign id_6 = 1;
endmodule
