# Computer_Architecture
Lab Codes for Computer Architecture (Verilog)

### [Lab1] ALU
- [Final Report]('lab1/Lab1_형준하_20160707_이현지_20160542.pdf')
### [Lab2] Vending Machine
- [Final Report]('lab2/Lab2_형준하_20160707_이현지_20160542.pdf')
### [Lab3] Single-Cycle CPU 
- [Final Report]('lab3/Lab3_이현지_20160542_형준하_20160707.pdf')
### [Lab4] Multi-Cycle CPU 
- [Final Report]('lab4/Lab4_이현지_20160542_형준하_20160707.pdf')
### [Lab5] Pipeline CPU 
- [Final Report]('lab5/lab5_형준하_이현지_20160707_20160542.pdf')
### [Lab6] Cache
- [Final Report]('lab6/Lab6_형준하_20160707_이현지_20160542.pdf')
