# system info address_decoder_top_mm_clock_crossing_bridge on 2023.02.16.09:33:12
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for address_decoder_top_mm_clock_crossing_bridge on 2023.02.16.09:33:12
files:
filepath,kind,attributes,module,is_top
sim/address_decoder_top_mm_clock_crossing_bridge.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_mm_clock_crossing_bridge,true
altera_avalon_mm_clock_crossing_bridge_181/sim/address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq,false
altera_avalon_mm_clock_crossing_bridge_181/sim/altera_avalon_dc_fifo.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq,false
altera_avalon_mm_clock_crossing_bridge_181/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq,false
altera_avalon_mm_clock_crossing_bridge_181/sim/altera_std_synchronizer_nocut.v,VERILOG,,address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
address_decoder_top_mm_clock_crossing_bridge.mm_clock_crossing_bridge,address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq
