{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662928456359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662928456365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 15:34:16 2022 " "Processing started: Sun Sep 11 15:34:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662928456365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928456365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928456365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662928456858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662928456858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662928463629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928463629 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 UARTClock.v(11) " "Verilog HDL Expression warning at UARTClock.v(11): truncated literal to match 8 bits" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1662928463633 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 UARTClock.v(12) " "Verilog HDL Expression warning at UARTClock.v(12): truncated literal to match 6 bits" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1662928463634 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UARTClock.v(16) " "Verilog HDL information at UARTClock.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662928463634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count count UARTClock.v(6) " "Verilog HDL Declaration information at UARTClock.v(6): object \"Count\" differs only in case from object \"count\" in the same scope" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662928463634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartclock.v 1 1 " "Found 1 design units, including 1 entities, in source file uartclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTClock " "Found entity 1: UARTClock" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662928463635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928463635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycalc.v 1 1 " "Found 1 design units, including 1 entities, in source file paritycalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParityCalc " "Found entity 1: ParityCalc" {  } { { "ParityCalc.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/ParityCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662928463640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928463640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "divClk divclk PISOSRegister.v(5) " "Verilog HDL Declaration information at PISOSRegister.v(5): object \"divClk\" differs only in case from object \"divclk\" in the same scope" {  } { { "PISOSRegister.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/PISOSRegister.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662928463644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pisosregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pisosregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISOSRegister " "Found entity 1: PISOSRegister" {  } { { "PISOSRegister.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/PISOSRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662928463645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928463645 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uUartControl.sv(40) " "Verilog HDL information at uUartControl.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662928463649 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 uUartControl.sv(83) " "Verilog HDL Expression warning at uUartControl.sv(83): truncated literal to match 4 bits" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1662928463649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uuartcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file uuartcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uUartControl " "Found entity 1: uUartControl" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662928463650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928463650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662928463680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uUartControl uUartControl:uControl " "Elaborating entity \"uUartControl\" for hierarchy \"uUartControl:uControl\"" {  } { { "UART.v" "uControl" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UART.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662928463682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "configmode uUartControl.sv(17) " "Verilog HDL or VHDL warning at uUartControl.sv(17): object \"configmode\" assigned a value but never read" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662928463683 "|UART|uUartControl:uControl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendmode uUartControl.sv(18) " "Verilog HDL or VHDL warning at uUartControl.sv(18): object \"sendmode\" assigned a value but never read" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662928463683 "|UART|uUartControl:uControl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write uUartControl.sv(23) " "Verilog HDL or VHDL warning at uUartControl.sv(23): object \"write\" assigned a value but never read" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662928463683 "|UART|uUartControl:uControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uUartControl.sv(87) " "Verilog HDL assignment warning at uUartControl.sv(87): truncated value with size 32 to match size of target (4)" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662928463684 "|UART|uUartControl:uControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uMem.data_a 0 uUartControl.sv(13) " "Net \"uMem.data_a\" at uUartControl.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662928463684 "|UART|uUartControl:uControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uMem.waddr_a 0 uUartControl.sv(13) " "Net \"uMem.waddr_a\" at uUartControl.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662928463684 "|UART|uUartControl:uControl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uMem.we_a 0 uUartControl.sv(13) " "Net \"uMem.we_a\" at uUartControl.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "uUartControl.sv" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662928463684 "|UART|uUartControl:uControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTClock UARTClock:ClockTx " "Elaborating entity \"UARTClock\" for hierarchy \"UARTClock:ClockTx\"" {  } { { "UART.v" "ClockTx" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UART.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662928463692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAXCount UARTClock.v(11) " "Verilog HDL or VHDL warning at UARTClock.v(11): object \"MAXCount\" assigned a value but never read" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662928463693 "|UART|UARTClock:ClockTx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UARTClock.v(28) " "Verilog HDL assignment warning at UARTClock.v(28): truncated value with size 32 to match size of target (9)" {  } { { "UARTClock.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UARTClock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662928463693 "|UART|UARTClock:ClockTx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityCalc ParityCalc:ParityGenerator " "Elaborating entity \"ParityCalc\" for hierarchy \"ParityCalc:ParityGenerator\"" {  } { { "UART.v" "ParityGenerator" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UART.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662928463694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOSRegister PISOSRegister:ShiftReg " "Elaborating entity \"PISOSRegister\" for hierarchy \"PISOSRegister:ShiftReg\"" {  } { { "UART.v" "ShiftReg" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UART.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662928463696 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "uUartControl:uControl\|uMem " "RAM logic \"uUartControl:uControl\|uMem\" is uninferred because MIF is not supported for the selected family" {  } { { "uUartControl.sv" "uMem" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/uUartControl.sv" 13 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1662928463860 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662928463860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662928464020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "controlLine\[6\] VCC " "Pin \"controlLine\[6\]\" is stuck at VCC" {  } { { "UART.v" "" { Text "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/UART.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662928464051 "|UART|controlLine[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662928464051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662928464109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/output_files/UART.map.smsg " "Generated suppressed messages file C:/Users/memof/OneDrive/Profe II/9n0/Interfaces de Computadora/Computer-Interfaces/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928464397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662928464477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662928464477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662928464509 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662928464509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662928464509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662928464509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662928464520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 11 15:34:24 2022 " "Processing ended: Sun Sep 11 15:34:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662928464520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662928464520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662928464520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662928464520 ""}
