sdhc@2e000 {
	compatible = "fsl,esdhc";
	reg = <0x2e000 0x1000>;
	interrupts = <72 0x2 0 0>;
	clock-frequency = <0>;
};
