#define HDMIRX_P0_DTOP_BASE 0x170700
//Page P0_HDMIRX_DTOP
#define REG_0000_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x00)//0x1707_00h
    #define REG_0000_P0_HDMIRX_DTOP_REG_POWER_SAVING_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_P0_HDMIRX_DTOP_REG_POWER_SAVING_MODE Fld(2,1,AC_MSKB0)//[2:1]
    #define REG_0000_P0_HDMIRX_DTOP_REG_OV_EQ_DONE_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0000_P0_HDMIRX_DTOP_REG_OV_EQ_DONE_VALUE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0000_P0_HDMIRX_DTOP_REG_DIS_PS_EQ_DONE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0000_P0_HDMIRX_DTOP_REG_DIS_PS_NO_INPUT_DET Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0000_P0_HDMIRX_DTOP_REG_DIS_PS_5V_RESET Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0000_P0_HDMIRX_DTOP_REG_DIS_PS_HDCP_REAUTH Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0000_P0_HDMIRX_DTOP_REG_PS_SCMB_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0000_P0_HDMIRX_DTOP_REG_PS_TMDS_RATIO_EN Fld(1,11,AC_MSKB1)//[11:11]
#define REG_0008_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x04)//0x1707_02h
    #define REG_0008_P0_HDMIRX_DTOP_REG_VDE_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_000C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x06)//0x1707_03h
    #define REG_000C_P0_HDMIRX_DTOP_REG_DE_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0010_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x08)//0x1707_04h
    #define REG_0010_P0_HDMIRX_DTOP_REG_REGEN_VTT_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0014_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x0a)//0x1707_05h
    #define REG_0014_P0_HDMIRX_DTOP_REG_REGEN_V_BP_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0018_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x0c)//0x1707_06h
    #define REG_0018_P0_HDMIRX_DTOP_REG_REGEN_HTT_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_001C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x0e)//0x1707_07h
    #define REG_001C_P0_HDMIRX_DTOP_REG_REGEN_HS_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0020_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x10)//0x1707_08h
    #define REG_0020_P0_HDMIRX_DTOP_REG_REGEN_DE_PERIOD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x12)//0x1707_09h
    #define REG_0024_P0_HDMIRX_DTOP_REG_VS_POLARITY Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0024_P0_HDMIRX_DTOP_REG_HS_POLARITY Fld(1,1,AC_MSKB0)//[1:1]
#define REG_0028_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x14)//0x1707_0ah
    #define REG_0028_P0_HDMIRX_DTOP_REG_NO_INPUT_RST_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0028_P0_HDMIRX_DTOP_REG_TX_5V_RESET_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0028_P0_HDMIRX_DTOP_REG_PS_DEP_TIMEOUT_TH Fld(4,4,AC_MSKB0)//[7:4]
#define REG_002C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x16)//0x1707_0bh
    #define REG_002C_P0_HDMIRX_DTOP_REG_DE_PS_FSM_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_002C_P0_HDMIRX_DTOP_REG_DE_STABLE_CHG_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_002C_P0_HDMIRX_DTOP_REG_VDE_PS_FSM_STATUS Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_002C_P0_HDMIRX_DTOP_REG_VDE_STABLE_CHG_STATUS Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0030_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x18)//0x1707_0ch
    #define REG_0030_P0_HDMIRX_DTOP_REG_PS_DEP_CONTINUOUS_NUM Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0030_P0_HDMIRX_DTOP_REG_PS_DEP_UNSTABLE_THD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0030_P0_HDMIRX_DTOP_REG_PS_DEP_CHANGE_TOL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0030_P0_HDMIRX_DTOP_REG_PS_DEP_FSM_PAUSE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0030_P0_HDMIRX_DTOP_REG_PS_DEP_FSM_RST Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0034_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x1a)//0x1707_0dh
    #define REG_0034_P0_HDMIRX_DTOP_REG_PS_VDEP_CONTINUOUS_NUM Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0034_P0_HDMIRX_DTOP_REG_PS_VDEP_UNSTABLE_THD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0034_P0_HDMIRX_DTOP_REG_PS_VDEP_CHANGE_TOL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0034_P0_HDMIRX_DTOP_REG_PS_VDEP_FSM_PAUSE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0034_P0_HDMIRX_DTOP_REG_PS_VDEP_FSM_RST Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0038_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x1c)//0x1707_0eh
    #define REG_0038_P0_HDMIRX_DTOP_REG_VDE_FRONT_START Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0038_P0_HDMIRX_DTOP_REG_VDE_BACK_END Fld(12,4,AC_MSKW10)//[15:4]
#define REG_0040_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x20)//0x1707_10h
    #define REG_0040_P0_HDMIRX_DTOP_REG_POWER_SAVING_EN_BUF Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0040_P0_HDMIRX_DTOP_REG_PS_FSM_STATE Fld(3,1,AC_MSKB0)//[3:1]
#define REG_0044_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x22)//0x1707_11h
    #define REG_0044_P0_HDMIRX_DTOP_REG_PS_FSM_CLK_STABLE_FORCE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0044_P0_HDMIRX_DTOP_REG_PS_FSM_LEARN_STABLE_FORCE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0044_P0_HDMIRX_DTOP_REG_PS_FSM_STAYIN_SAVING_ON Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0044_P0_HDMIRX_DTOP_REG_PS_FSM_PAUSE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0044_P0_HDMIRX_DTOP_REG_PS_FSM_RST Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0048_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x24)//0x1707_12h
    #define REG_0048_P0_HDMIRX_DTOP_REG_PS_FSM_EVENT_ERR_ENABLE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0050_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x28)//0x1707_14h
    #define REG_0050_P0_HDMIRX_DTOP_REG_V_BACK_OFF_NUM Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0050_P0_HDMIRX_DTOP_REG_V_FRONT_ON_NUM Fld(12,4,AC_MSKW10)//[15:4]
#define REG_0054_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x2a)//0x1707_15h
    #define REG_0054_P0_HDMIRX_DTOP_REG_V_DEC_DEPEND_CHX_ON_NUM Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0054_P0_HDMIRX_DTOP_REG_V_DEC_DEPEND_CHX_OFF_NUM Fld(12,4,AC_MSKW10)//[15:4]
#define REG_0058_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x2c)//0x1707_16h
    #define REG_0058_P0_HDMIRX_DTOP_REG_V_DEC_DEPEND_CHX_OV_VALUE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0058_P0_HDMIRX_DTOP_REG_V_DEC_DEPEND_CHX_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
#define REG_005C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x2e)//0x1707_17h
    #define REG_005C_P0_HDMIRX_DTOP_REG_SEL_VSYNC_LEARN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_005C_P0_HDMIRX_DTOP_REG_SEL_HSYNC_LEARN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_005C_P0_HDMIRX_DTOP_REG_SEL_DE_LEARN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_005C_P0_HDMIRX_DTOP_REG_SEL_ISLAND_LEARN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_005C_P0_HDMIRX_DTOP_REG_SEL_HDMI_LEARN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_005C_P0_HDMIRX_DTOP_REG_SEL_CTL3_LEARN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_005C_P0_HDMIRX_DTOP_REG_PS_WB_RST_DEAD_PROT Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_005C_P0_HDMIRX_DTOP_REG_PS_WB_RST_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_005C_P0_HDMIRX_DTOP_REG_PS_WB_RST_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_005C_P0_HDMIRX_DTOP_REG_PS_WB_RST_TIMER_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_005C_P0_HDMIRX_DTOP_REG_PS_WB_RST_TIMER_CNT Fld(5,11,AC_MSKB1)//[15:11]
#define REG_0060_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x30)//0x1707_18h
    #define REG_0060_P0_HDMIRX_DTOP_REG_PS_CYCLE_ALIGN_PH_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0060_P0_HDMIRX_DTOP_REG_PS_CYCLE_ALIGN_PH_LOCK_COND Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0060_P0_HDMIRX_DTOP_REG_PS_CHK_WB_NG Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0060_P0_HDMIRX_DTOP_REG_PS_ERR_CNT_FR_ALIVE_CH Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0060_P0_HDMIRX_DTOP_REG_PS_DECFSM_ALWAYS_1ERR_PROT Fld(1,4,AC_MSKB0)//[4:4]
#define REG_0064_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x32)//0x1707_19h
    #define REG_0064_P0_HDMIRX_DTOP_REG_PS_SYMBOL2PHY_FR_ALIVE_CH Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0068_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x34)//0x1707_1ah
    #define REG_0068_P0_HDMIRX_DTOP_REG_PS_CHK_STB_ST_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0068_P0_HDMIRX_DTOP_REG_PS_CHK_STB_ED_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0068_P0_HDMIRX_DTOP_REG_PS_CHK_STB_ALWAYS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0068_P0_HDMIRX_DTOP_REG_PS_CHK_STB_ST_LINE_CNT Fld(4,4,AC_MSKB0)//[7:4]
#define REG_006C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x36)//0x1707_1bh
    #define REG_006C_P0_HDMIRX_DTOP_REG_PS_CHK_STB_TIMER_UNIT_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_006C_P0_HDMIRX_DTOP_REG_PS_CHK_STB_ST_TIMER_CNT Fld(6,2,AC_MSKB0)//[7:2]
    #define REG_006C_P0_HDMIRX_DTOP_REG_PS_CHK_STB_ED_TIMER_CNT Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0070_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x38)//0x1707_1ch
    #define REG_0070_P0_HDMIRX_DTOP_REG_NO_EXP_ERRCNT_CH0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0070_P0_HDMIRX_DTOP_REG_NO_EXP_ERRCNT_CH1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0074_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x3a)//0x1707_1dh
    #define REG_0074_P0_HDMIRX_DTOP_REG_NO_EXP_ERRCNT_CH2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_P0_HDMIRX_DTOP_REG_PS_CLR_ERRCNT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0074_P0_HDMIRX_DTOP_REG_PS_CHK_ERRCNT_ALWAYS Fld(1,9,AC_MSKB1)//[9:9]
#define REG_0078_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x3c)//0x1707_1eh
    #define REG_0078_P0_HDMIRX_DTOP_REG_POWERSAVE_TESTBUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_007C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x3e)//0x1707_1fh
    #define REG_007C_P0_HDMIRX_DTOP_REG_POWERSAVE_TESTBUS_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_007C_P0_HDMIRX_DTOP_REG_POWERSAVE_TESTBUS_SEL Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0080_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x40)//0x1707_20h
    #define REG_0080_P0_HDMIRX_DTOP_REG_POWERSAVE_IRQ_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0084_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x42)//0x1707_21h
    #define REG_0084_P0_HDMIRX_DTOP_REG_POWERSAVE_IRQ_FINAL_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0088_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x44)//0x1707_22h
    #define REG_0088_P0_HDMIRX_DTOP_REG_POWERSAVE_IRQ_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_008C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x46)//0x1707_23h
    #define REG_008C_P0_HDMIRX_DTOP_REG_POWERSAVE_IRQ_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0098_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x4c)//0x1707_26h
    #define REG_0098_P0_HDMIRX_DTOP_REG_PS_READ_ONLY_RESERVED_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_009C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x4e)//0x1707_27h
    #define REG_009C_P0_HDMIRX_DTOP_REG_PS_READ_ONLY_RESERVED_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x50)//0x1707_28h
    #define REG_00A0_P0_HDMIRX_DTOP_REG_PS_READ_ONLY_RESERVED_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x52)//0x1707_29h
    #define REG_00A4_P0_HDMIRX_DTOP_REG_PS_REASEVED_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A8_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x54)//0x1707_2ah
    #define REG_00A8_P0_HDMIRX_DTOP_REG_PS_REASEVED_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x56)//0x1707_2bh
    #define REG_00AC_P0_HDMIRX_DTOP_REG_PS_REASEVED_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x80)//0x1707_40h
    #define REG_0100_P0_HDMIRX_DTOP_REG_FSM_ERR_CLEAR Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_P0_HDMIRX_DTOP_REG_SW_HDE_ON Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_P0_HDMIRX_DTOP_REG_HDMI20_MODE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0100_P0_HDMIRX_DTOP_REG_SW_PROBE_ON Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0100_P0_HDMIRX_DTOP_REG_FORCE_HDMIDET_OFF Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0100_P0_HDMIRX_DTOP_REG_CHANNEL_SWAP Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0100_P0_HDMIRX_DTOP_REG_SW_CLR_ERR_CNT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0104_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x82)//0x1707_41h
    #define REG_0104_P0_HDMIRX_DTOP_REG_SW_HDE_LENGTH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x84)//0x1707_42h
    #define REG_0108_P0_HDMIRX_DTOP_REG_LFSR_SEED_CH0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x86)//0x1707_43h
    #define REG_010C_P0_HDMIRX_DTOP_REG_LFSR_SEED_CH1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x88)//0x1707_44h
    #define REG_0110_P0_HDMIRX_DTOP_REG_LFSR_SEED_CH2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x8a)//0x1707_45h
    #define REG_0114_P0_HDMIRX_DTOP_REG_DECSTATE_CHK Fld(7,4,AC_MSKW10)//[10:4]
#define REG_0118_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x8c)//0x1707_46h
    #define REG_0118_P0_HDMIRX_DTOP_REG_RST_DEC_FSM_STATE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0118_P0_HDMIRX_DTOP_REG_I_ERROR_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0118_P0_HDMIRX_DTOP_REG_V_ERROR_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0118_P0_HDMIRX_DTOP_REG_C_ERROR_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0118_P0_HDMIRX_DTOP_REG_IGB_1ERR_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0118_P0_HDMIRX_DTOP_REG_VGB_1ERR_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0118_P0_HDMIRX_DTOP_REG_ITGB_1ERR_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0118_P0_HDMIRX_DTOP_REG_FIRST_I_ERR_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0118_P0_HDMIRX_DTOP_REG_FIRST_C_ERR_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0118_P0_HDMIRX_DTOP_REG_FIRST_V_ERR_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0118_P0_HDMIRX_DTOP_REG_MASK_D1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0118_P0_HDMIRX_DTOP_REG_MASK_D2 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0118_P0_HDMIRX_DTOP_REG_PREAMBLE_CNT_EN Fld(1,12,AC_MSKB1)//[12:12]
#define REG_011C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x8e)//0x1707_47h
    #define REG_011C_P0_HDMIRX_DTOP_REG_SCMB_FLG_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_011C_P0_HDMIRX_DTOP_REG_DIS_CH_INFO Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_011C_P0_HDMIRX_DTOP_REG_DIS_SSCP_ONLY Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_011C_P0_HDMIRX_DTOP_REG_SCMB_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_011C_P0_HDMIRX_DTOP_REG_WB_RST Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_011C_P0_HDMIRX_DTOP_REG_KW_DLY_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_011C_P0_HDMIRX_DTOP_REG_ALIGN_SRC_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_011C_P0_HDMIRX_DTOP_REG_WB_SCMB_AUTO Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_011C_P0_HDMIRX_DTOP_REG_SCMB_EN_BOTH Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_011C_P0_HDMIRX_DTOP_REG_WB_TIMER_TH Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_011C_P0_HDMIRX_DTOP_REG_SSCP_FLG_ERR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_011C_P0_HDMIRX_DTOP_REG_SCMB_FLG_ERR Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0120_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x90)//0x1707_48h
    #define REG_0120_P0_HDMIRX_DTOP_REG_SW_ALIGN_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0120_P0_HDMIRX_DTOP_REG_SW_FORCE_1SHOT_ALIGN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0120_P0_HDMIRX_DTOP_REG_SELF_TEST_CH_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0120_P0_HDMIRX_DTOP_REG_SELF_TEST_SMALL_DE_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0120_P0_HDMIRX_DTOP_REG_ALIGN_DEAD_PROT Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0120_P0_HDMIRX_DTOP_REG_DBG_RPT_BUS_SEL Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0120_P0_HDMIRX_DTOP_REG_WB_DBG_RPT_SEL Fld(2,11,AC_MSKB1)//[12:11]
#define REG_0124_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x92)//0x1707_49h
    #define REG_0124_P0_HDMIRX_DTOP_REG_FSM_ERRCNT_LSB Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x94)//0x1707_4ah
    #define REG_0128_P0_HDMIRX_DTOP_REG_FSM_ERR_FLAG_MSB Fld(1,15,AC_MSKB1)//[15:15]
#define REG_012C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x96)//0x1707_4bh
    #define REG_012C_P0_HDMIRX_DTOP_REG_FSM_ERR_FLAG_LSB Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_012C_P0_HDMIRX_DTOP_REG_EN_EQ_ISLAND_DETECT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_012C_P0_HDMIRX_DTOP_REG_EN_EQ_ISLAND_DETECT_AND Fld(1,3,AC_MSKB0)//[3:3]
#define REG_0130_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x98)//0x1707_4ch
    #define REG_0130_P0_HDMIRX_DTOP_REG_DVI_ERTH Fld(12,4,AC_MSKW10)//[15:4]
    #define REG_0130_P0_HDMIRX_DTOP_REG_DVI_PH_CH_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_0134_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x9a)//0x1707_4dh
    #define REG_0134_P0_HDMIRX_DTOP_REG_CLR_ERR_CHK Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0134_P0_HDMIRX_DTOP_REG_DVT_PH Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0134_P0_HDMIRX_DTOP_REG_DVI_ENFALLEDGE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0134_P0_HDMIRX_DTOP_REG_DVI_RBSWAP Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0134_P0_HDMIRX_DTOP_REG_VFILTER_EN Fld(1,4,AC_MSKB0)//[4:4]
#define REG_0138_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x9c)//0x1707_4eh
    #define REG_0138_P0_HDMIRX_DTOP_REG_DVT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0x9e)//0x1707_4fh
    #define REG_013C_P0_HDMIRX_DTOP_REG_DBG_RPT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0140_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xa0)//0x1707_50h
    #define REG_0140_P0_HDMIRX_DTOP_REG_ERR_CHANNEL_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0140_P0_HDMIRX_DTOP_REG_ERR_STATUS_LD Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0140_P0_HDMIRX_DTOP_REG_ERR_STATUS_CLR Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0140_P0_HDMIRX_DTOP_REG_ERR_NOT_INC_WBNG Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0140_P0_HDMIRX_DTOP_REG_DATA_SWAP Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0140_P0_HDMIRX_DTOP_REG_TMDS_CNT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0144_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xa2)//0x1707_51h
    #define REG_0144_P0_HDMIRX_DTOP_REG_TERC4_CNT Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0144_P0_HDMIRX_DTOP_REG_SCV_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0148_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xa4)//0x1707_52h
    #define REG_0148_P0_HDMIRX_DTOP_REG_DEC_ERR_CLR_CH0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DEC_ERR_CLR_CH1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DEC_ERR_CLR_CH2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DEC_ERROR_CH0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DEC_ERROR_CH1 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DEC_ERROR_CH2 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DIS_SCDC_ERRCNT_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0148_P0_HDMIRX_DTOP_REG_DIS_DC_BALANCE_COUNT Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0148_P0_HDMIRX_DTOP_REG_UNSCMB_CNT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_014C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xa6)//0x1707_53h
    #define REG_014C_P0_HDMIRX_DTOP_REG_TMDS_CNT_RANGE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_014C_P0_HDMIRX_DTOP_REG_ERRCNT_MAX_LEVEL_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
#define REG_0150_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xa8)//0x1707_54h
    #define REG_0150_P0_HDMIRX_DTOP_REG_ERRCNT_MAX_LEVEL_OV Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xb0)//0x1707_58h
    #define REG_0160_P0_HDMIRX_DTOP_REG_DEC20_TST_BUS_SEL Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0160_P0_HDMIRX_DTOP_REG_TST_BUS_RPT1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0164_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xb2)//0x1707_59h
    #define REG_0164_P0_HDMIRX_DTOP_REG_TST_BUS_RPT0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xc0)//0x1707_60h
    #define REG_0180_P0_HDMIRX_DTOP_REG_CLR_DEC_ERR_IRQ Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0184_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xc2)//0x1707_61h
    #define REG_0184_P0_HDMIRX_DTOP_REG_DEC_ERR_STATUS_IRQ Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0188_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xc4)//0x1707_62h
    #define REG_0188_P0_HDMIRX_DTOP_REG_MASK_D3_ISLAND Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0188_P0_HDMIRX_DTOP_REG_END_I_ERR_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0188_P0_HDMIRX_DTOP_REG_END_C_ERR_EN Fld(1,2,AC_MSKB0)//[2:2]
#define REG_018C_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xc6)//0x1707_63h
    #define REG_018C_P0_HDMIRX_DTOP_REG_ALN_DAT_REF_TH Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_018C_P0_HDMIRX_DTOP_REG_ALN_MISMATCH_TH Fld(4,6,AC_MSKW10)//[9:6]
    #define REG_018C_P0_HDMIRX_DTOP_REG_ALN_PH_OVE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_018C_P0_HDMIRX_DTOP_REG_ALN_PH0_OV Fld(5,11,AC_MSKB1)//[15:11]
#define REG_0190_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xc8)//0x1707_64h
    #define REG_0190_P0_HDMIRX_DTOP_REG_ALN_PH1_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0190_P0_HDMIRX_DTOP_REG_ALN_PH2_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0190_P0_HDMIRX_DTOP_REG_ALN_RE_TRG Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0190_P0_HDMIRX_DTOP_REG_ALN_EVENT_CLR Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0190_P0_HDMIRX_DTOP_REG_ITGB Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0190_P0_HDMIRX_DTOP_REG_DIS_GB_ERR_IN_CONTROL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0190_P0_HDMIRX_DTOP_REG_ERRSM_JMP_TO_OTHER Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0194_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xca)//0x1707_65h
    #define REG_0194_P0_HDMIRX_DTOP_REG_SW_WB_SEL_CH0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0194_P0_HDMIRX_DTOP_REG_SW_WB_SEL_CH1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0194_P0_HDMIRX_DTOP_REG_SW_WB_SEL_CH2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0194_P0_HDMIRX_DTOP_REG_SW_WB_SEL_ON Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0194_P0_HDMIRX_DTOP_REG_DIS_WB_CTL_COD_CHK Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0194_P0_HDMIRX_DTOP_REG_DIS_DECR_CNT Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0194_P0_HDMIRX_DTOP_REG_WBDRY_AUTOSCB_SCV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0198_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xcc)//0x1707_66h
    #define REG_0198_P0_HDMIRX_DTOP_REG_WBDRY_GLITCH Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0198_P0_HDMIRX_DTOP_REG_WB_COND_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0198_P0_HDMIRX_DTOP_REG_WB_CHK_MULTI_SCV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0198_P0_HDMIRX_DTOP_REG_WB_ALSO_CHK_SSCP_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0198_P0_HDMIRX_DTOP_REG_WB_MULTI_SCV_CMP_TIMES Fld(5,4,AC_MSKW10)//[8:4]
    #define REG_0198_P0_HDMIRX_DTOP_REG_WB_MULTI_SCV_PASS_THR Fld(5,9,AC_MSKB1)//[13:9]
#define REG_01A0_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xd0)//0x1707_68h
    #define REG_01A0_P0_HDMIRX_DTOP_REG_DEP_TIMEOUT_TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A0_P0_HDMIRX_DTOP_REG_DEP_DE_DET_VSYNC_CNT Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01A0_P0_HDMIRX_DTOP_REG_DEP_DE_DET_TIMEOUT_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01A0_P0_HDMIRX_DTOP_REG_DEP_DE_DET_VSYNC_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01A4_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xd2)//0x1707_69h
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DE_FILTER_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DEP_FSM_RST Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DEP_FSM_PAUSE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DEP_RESERVED_0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DE_FSM_STATUS Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DEP_RESERVED_1 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01A4_P0_HDMIRX_DTOP_REG_DEP_FILTER_LEN Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A8_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xd4)//0x1707_6ah
    #define REG_01A8_P0_HDMIRX_DTOP_REG_DEP_CH_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01A8_P0_HDMIRX_DTOP_REG_DEP_DE_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01A8_P0_HDMIRX_DTOP_REG_DEP_SMALL_DE_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01A8_P0_HDMIRX_DTOP_REG_DEP_CHANGE_TOL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_01A8_P0_HDMIRX_DTOP_REG_DEP_CONTINUOUS_NUM Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01AC_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xd6)//0x1707_6bh
    #define REG_01AC_P0_HDMIRX_DTOP_REG_DE_PERIOD_PT_II Fld(12,0,AC_MSKW10)//[11:0]
    #define REG_01AC_P0_HDMIRX_DTOP_REG_TIMER_V_DIV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_01B0_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xd8)//0x1707_6ch
    #define REG_01B0_P0_HDMIRX_DTOP_REG_SSCP_ERR_FLAG_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01B0_P0_HDMIRX_DTOP_REG_SSCP_ERR_FLAG_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01B0_P0_HDMIRX_DTOP_REG_FORCE_DEC_MD Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01B0_P0_HDMIRX_DTOP_REG_VS_RPT_INTERVAL Fld(7,8,AC_MSKB1)//[14:8]
    #define REG_01B0_P0_HDMIRX_DTOP_REG_VS_RPT_SEL Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01C0_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xe0)//0x1707_70h
    #define REG_01C0_P0_HDMIRX_DTOP_REG_DTOP_DECODE_RSV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xe2)//0x1707_71h
    #define REG_01C4_P0_HDMIRX_DTOP_REG_DTOP_DECODE_RSV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D0_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xe8)//0x1707_74h
    #define REG_01D0_P0_HDMIRX_DTOP_REG_DTOP_DECODE_RSV_RD_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xea)//0x1707_75h
    #define REG_01D4_P0_HDMIRX_DTOP_REG_DTOP_DECODE_RSV_RD_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D8_P0_HDMIRX_DTOP (HDMIRX_P0_DTOP_BASE +0xec)//0x1707_76h
    #define REG_01D8_P0_HDMIRX_DTOP_REG_ERRCNT_THRES Fld(12,0,AC_MSKW10)//[11:0]

