[{"commit":{"message":"refine code 2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2503e42f0750e0226e034e1e020ffb1e4d0f136e"},{"commit":{"message":"refine code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"f9f31e74163894ca30baa5b25de4ad4cd1420c0a"},{"commit":{"message":"reserve all used v register; use t0 directly"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b6456d79052d9c77089c3aed7b943537e8c148e7"},{"commit":{"message":"remove extra new line"},"files":[],"sha":"dc6dedbff06a94bbe37b2716845254bf926588f8"},{"commit":{"message":"Remove redundant check"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"3b256e2577e1fea2cd226fd151975fc92ca9f3bb"},{"commit":{"message":"Merge branch 'master' into compress-bits"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"1169dbd66cdb298031eddd550334bddf21517285"},{"commit":{"message":"Match Op_CompressBits based on UseRVV only"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b5eed0ec5197298635808edbad78700a847adaae"},{"commit":{"message":"remove the new vm option, using Matcher::match_rule_supported instead; move code to riscv_v.ad and C2_MacroAssembler"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2380d6ecb0380a1901a9e5c2491515e92ad59d51"},{"commit":{"message":"Initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4cf39adaaca74c2040e8c0872ca1b18a2e3d548a"}]