// Seed: 5122671
`define pp_1 0
module module_0 (
    output logic id_1,
    input id_2,
    output logic id_3,
    output id_4
);
  assign id_1 = id_2;
  assign id_4 = 1;
  logic id_5;
  logic id_6;
  assign id_3 = id_5;
endmodule
