
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      sb_0__3_
die area:    ( 0 0 ) ( 85160 95880 )
trackPts:    12
defvias:     4
#components: 1079
#terminals:  60
#snets:      2
#nets:       245

reading guide ...

#guides:     2036
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 34

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 9210
mcon shape region query size = 216
met1 shape region query size = 2976
via shape region query size = 280
met2 shape region query size = 178
via2 shape region query size = 280
met3 shape region query size = 160
via3 shape region query size = 280
met4 shape region query size = 85
via4 shape region query size = 10
met5 shape region query size = 16


start pin access
  complete 38 pins
  complete 28 unique inst patterns
  complete 394 groups
Expt1 runtime (pin-level access point gen): 0.184921
Expt2 runtime (design-level access pattern gen): 0.056154
#scanned instances     = 1079
#unique  instances     = 34
#stdCellGenAp          = 373
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 762
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10.15 (MB), peak = 10.26 (MB)

post process guides ...
GCELLGRID X -1 DO 13 STEP 6900 ;
GCELLGRID Y -1 DO 12 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 505
mcon guide region query size = 0
met1 guide region query size = 422
via guide region query size = 0
met2 guide region query size = 362
via2 guide region query size = 0
met3 guide region query size = 138
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 867 vertical wires in 1 frboxes and 560 horizontal wires in 1 frboxes.
Done with 153 vertical wires in 1 frboxes and 88 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.30 (MB), peak = 15.85 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__3_/runs/final//results/routing/sb_0__3_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.37 (MB), peak = 15.85 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 19.55 (MB)
    completing 20% with 110 violations
    elapsed time = 00:00:01, memory = 28.37 (MB)
    completing 30% with 74 violations
    elapsed time = 00:00:02, memory = 28.43 (MB)
    completing 40% with 77 violations
    elapsed time = 00:00:02, memory = 28.33 (MB)
  number of violations = 82
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 359.98 (MB), peak = 376.83 (MB)
total wire length = 8943 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 1430 um
total wire length on LAYER met2 = 5472 um
total wire length on LAYER met3 = 2013 um
total wire length on LAYER met4 = 23 um
total wire length on LAYER met5 = 0 um
total number of vias = 1589
up-via summary (total 1589):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     691
           met2     202
           met3       2
           met4       0
-----------------------
                   1589


start 1st optimization iteration ...
    completing 10% with 82 violations
    elapsed time = 00:00:00, memory = 360.49 (MB)
    completing 20% with 82 violations
    elapsed time = 00:00:00, memory = 360.68 (MB)
    completing 30% with 85 violations
    elapsed time = 00:00:01, memory = 360.69 (MB)
    completing 40% with 85 violations
    elapsed time = 00:00:01, memory = 365.75 (MB)
    completing 50% with 85 violations
    elapsed time = 00:00:01, memory = 371.15 (MB)
    completing 60% with 82 violations
    elapsed time = 00:00:02, memory = 361.29 (MB)
  number of violations = 52
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 364.41 (MB), peak = 378.03 (MB)
total wire length = 8889 um
total wire length on LAYER li1 = 4 um
total wire length on LAYER met1 = 1496 um
total wire length on LAYER met2 = 5418 um
total wire length on LAYER met3 = 1957 um
total wire length on LAYER met4 = 11 um
total wire length on LAYER met5 = 0 um
total number of vias = 1576
up-via summary (total 1576):

-----------------------
 FR_MASTERSLICE       0
            li1     696
           met1     694
           met2     184
           met3       2
           met4       0
-----------------------
                   1576


start 2nd optimization iteration ...
    completing 10% with 52 violations
    elapsed time = 00:00:00, memory = 365.39 (MB)
    completing 20% with 52 violations
    elapsed time = 00:00:00, memory = 366.17 (MB)
    completing 30% with 52 violations
    elapsed time = 00:00:00, memory = 367.22 (MB)
    completing 40% with 52 violations
    elapsed time = 00:00:00, memory = 367.63 (MB)
    completing 50% with 63 violations
    elapsed time = 00:00:00, memory = 365.03 (MB)
    completing 60% with 63 violations
    elapsed time = 00:00:00, memory = 365.03 (MB)
    completing 70% with 46 violations
    elapsed time = 00:00:00, memory = 371.98 (MB)
    completing 80% with 46 violations
    elapsed time = 00:00:00, memory = 375.34 (MB)
    completing 90% with 45 violations
    elapsed time = 00:00:02, memory = 384.18 (MB)
    completing 100% with 54 violations
    elapsed time = 00:00:02, memory = 363.43 (MB)
  number of violations = 54
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 363.43 (MB), peak = 387.41 (MB)
total wire length = 8836 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 1500 um
total wire length on LAYER met2 = 5382 um
total wire length on LAYER met3 = 1917 um
total wire length on LAYER met4 = 32 um
total wire length on LAYER met5 = 0 um
total number of vias = 1560
up-via summary (total 1560):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     688
           met2     176
           met3       2
           met4       0
-----------------------
                   1560


start 3rd optimization iteration ...
    completing 10% with 54 violations
    elapsed time = 00:00:04, memory = 363.43 (MB)
    completing 20% with 54 violations
    elapsed time = 00:00:06, memory = 376.07 (MB)
    completing 30% with 44 violations
    elapsed time = 00:00:07, memory = 372.56 (MB)
    completing 40% with 29 violations
    elapsed time = 00:00:07, memory = 363.43 (MB)
  number of violations = 29
cpu time = 00:00:07, elapsed time = 00:00:07, memory = 363.43 (MB), peak = 387.41 (MB)
total wire length = 8857 um
total wire length on LAYER li1 = 5 um
total wire length on LAYER met1 = 1578 um
total wire length on LAYER met2 = 5371 um
total wire length on LAYER met3 = 1864 um
total wire length on LAYER met4 = 37 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     698
           met1     707
           met2     183
           met3       4
           met4       0
-----------------------
                   1592


start 4th optimization iteration ...
    completing 10% with 29 violations
    elapsed time = 00:00:00, memory = 363.43 (MB)
    completing 20% with 29 violations
    elapsed time = 00:00:01, memory = 376.20 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:01, memory = 373.03 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 366.13 (MB)
  number of violations = 1
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 366.13 (MB), peak = 387.81 (MB)
total wire length = 8863 um
total wire length on LAYER li1 = 6 um
total wire length on LAYER met1 = 1607 um
total wire length on LAYER met2 = 5326 um
total wire length on LAYER met3 = 1847 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1596
up-via summary (total 1596):

-----------------------
 FR_MASTERSLICE       0
            li1     696
           met1     706
           met2     186
           met3       8
           met4       0
-----------------------
                   1596


start 5th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 366.13 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 366.13 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 377.12 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.39 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 369.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 370.62 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.62 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 366.62 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.93 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 364.74 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 364.74 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.16 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.16 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.62 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.62 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.62 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.62 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.62 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.18 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 366.75 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.75 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.84 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 367.68 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 368.45 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 369.21 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 370.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 370.71 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 370.71 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.55 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.81 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.17 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.17 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.96 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.84 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.05 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.12 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.50 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.77 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.77 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 364.80 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.98 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.41 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.85 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.05 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 367.19 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.89 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.63 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.63 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.73 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 366.40 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.86 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 366.36 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 367.04 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.35 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.79 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.00 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 366.79 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.56 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.56 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.95 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.27 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.55 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.77 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 366.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.81 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 366.12 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 367.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 367.83 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 367.83 (MB), peak = 387.81 (MB)
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592


complete detail routing
total wire length = 8861 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1605 um
total wire length on LAYER met2 = 5328 um
total wire length on LAYER met3 = 1848 um
total wire length on LAYER met4 = 76 um
total wire length on LAYER met5 = 0 um
total number of vias = 1592
up-via summary (total 1592):

-----------------------
 FR_MASTERSLICE       0
            li1     694
           met1     704
           met2     186
           met3       8
           met4       0
-----------------------
                   1592

cpu time = 00:00:20, elapsed time = 00:00:18, memory = 367.83 (MB), peak = 387.81 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_0__3_/runs/final//results/routing/sb_0__3_.def.ref at line 2.


Runtime taken (hrt): 20.0115
