Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May  1 18:06:19 2024
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.319ns  (logic 3.873ns (20.047%)  route 15.446ns (79.953%))
  Logic Levels:           26  (LUT2=2 LUT3=4 LUT4=1 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 18.343 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15905, routed)       1.664    -1.028    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X32Y13         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDCE (Prop_fdce_C_Q)         0.478    -0.550 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.561     0.010    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_16[1]
    SLICE_X33Y14         LUT2 (Prop_lut2_I0_O)        0.295     0.305 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___36_i_1/O
                         net (fo=169, routed)         0.592     0.898    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_11837
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.124     1.022 f  i_ariane/i_cva6/issue_stage_i/i___299/O
                         net (fo=1, routed)           0.439     1.460    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q_reg[0]_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I4_O)        0.124     1.584 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_12/O
                         net (fo=103, routed)         0.672     2.257    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][ex][valid]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.124     2.381 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5/O
                         net (fo=6, routed)           1.040     3.420    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_5_n_11635
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124     3.544 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___21_i_21/O
                         net (fo=1, routed)           0.798     4.342    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[2]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.466 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___21_i_6/O
                         net (fo=2, routed)           0.315     4.781    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X32Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.905 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___21_i_2/O
                         net (fo=68, routed)          0.611     5.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X33Y20         LUT4 (Prop_lut4_I1_O)        0.124     5.640 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.686     6.326    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_2
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.450 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_7/O
                         net (fo=3, routed)           0.594     7.044    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_7_n_11635
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.168 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_3/O
                         net (fo=5, routed)           0.685     7.853    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_3_n_11635
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_5/O
                         net (fo=5, routed)           0.607     8.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_5_n_11635
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.708 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=154, routed)         0.528     9.236    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X32Y11         LUT5 (Prop_lut5_I3_O)        0.124     9.360 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___61_i_1__0/O
                         net (fo=34, routed)          0.224     9.584    i_ariane/i_cva6/ex_stage_i/FSM_sequential_state_q_reg[0]
    SLICE_X32Y11         LUT3 (Prop_lut3_I1_O)        0.124     9.708 r  i_ariane/i_cva6/ex_stage_i/i___61/O
                         net (fo=2, routed)           0.478    10.186    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/i___19_0
    SLICE_X32Y11         LUT5 (Prop_lut5_I1_O)        0.124    10.310 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/i___19_i_2/O
                         net (fo=14, routed)          0.476    10.786    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.910 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_64/O
                         net (fo=2, routed)           0.608    11.518    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_64_n_11635
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.642 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.313    11.954    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11635
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.124    12.078 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.439    12.517    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X35Y8          LUT6 (Prop_lut6_I4_O)        0.124    12.641 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.254    12.895    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11635
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.124    13.019 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.307    13.326    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.450 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.468    13.918    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11635
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.042 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.829    14.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X37Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.995 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___18_i_1/O
                         net (fo=5, routed)           0.762    15.757    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_11809
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.881 r  i_ariane/i_cva6/issue_stage_i/i___20/O
                         net (fo=4, routed)           0.988    16.868    i_ariane/i_cva6/issue_stage_i/i___20_n_11635
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.992 f  i_ariane/i_cva6/issue_stage_i/i___13/O
                         net (fo=6, routed)           0.607    17.599    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.124    17.723 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.568    18.291    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1_n_11635
    SLICE_X41Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15905, routed)       1.488    18.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y16         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/C
                         clock pessimism              0.567    18.911    
                         clock uncertainty           -0.079    18.831    
    SLICE_X41Y16         FDCE (Setup_fdce_C_CE)      -0.205    18.626    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -18.291    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.606ns  (logic 4.080ns (72.787%)  route 1.526ns (27.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.524     7.845 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.371    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.927 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.927    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.773ns (27.432%)  route 2.045ns (72.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15905, routed)       1.882    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y48        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDPE (Prop_fdpe_C_Q)         0.478    -0.332 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.780     0.447    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y48        LUT3 (Prop_lut3_I2_O)        0.295     0.742 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.265     2.008    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X103Y46        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15905, routed)       1.625    18.480    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X103Y46        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.567    19.048    
                         clock uncertainty           -0.079    18.968    
    SLICE_X103Y46        FDCE (Recov_fdce_C_CLR)     -0.405    18.563    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 16.556    




