#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 29 18:57:17 2024
# Process ID: 3556
# Current directory: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1
# Command line: vivado.exe -log CPU_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CPU_system_wrapper.tcl -notrace
# Log file: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper.vdi
# Journal file: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1\vivado.jou
# Running On: DESKTOP-I4589KT, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 34246 MB
#-----------------------------------------------------------
source CPU_system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 472.906 ; gain = 178.496
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CelestiCall/Hardwares/Library_vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top CPU_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_processing_system7_0_3/CPU_system_processing_system7_0_3.dcp' for cell 'CPU_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2.dcp' for cell 'CPU_system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2.dcp' for cell 'CPU_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2.dcp' for cell 'CPU_system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tc_0_2/CPU_system_v_tc_0_2.dcp' for cell 'CPU_system_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1.dcp' for cell 'CPU_system_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1.dcp' for cell 'CPU_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 969.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_processing_system7_0_3/CPU_system_processing_system7_0_3.xdc] for cell 'CPU_system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_processing_system7_0_3/CPU_system_processing_system7_0_3.xdc] for cell 'CPU_system_i/processing_system7_0/inst'
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_board.xdc] for cell 'CPU_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_board.xdc] for cell 'CPU_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2.xdc] for cell 'CPU_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2.xdc] for cell 'CPU_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'CPU_system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'CPU_system_i/rgb2dvi_0/U0'
Parsing XDC File [D:/CelestiCall/Hardwares/IPModules/Proto_Star/pynq-z2.xdc]
Finished Parsing XDC File [D:/CelestiCall/Hardwares/IPModules/Proto_Star/pynq-z2.xdc]
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1.xdc] for cell 'CPU_system_i/v_tpg_0/inst'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1.xdc] for cell 'CPU_system_i/v_tpg_0/inst'
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tc_0_2/CPU_system_v_tc_0_2_clocks.xdc] for cell 'CPU_system_i/v_tc_0/U0'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tc_0_2/CPU_system_v_tc_0_2_clocks.xdc] for cell 'CPU_system_i/v_tc_0/U0'
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_clocks.xdc] for cell 'CPU_system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_clocks.xdc] for cell 'CPU_system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'CPU_system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'CPU_system_i/rgb2dvi_0/U0'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1688.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.977 ; gain = 1179.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1688.977 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1688.977 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2023.418 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2023.418 ; gain = 0.000
Phase 1 Initialization | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2023.418 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2023.418 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2023.418 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 14012e058

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2023.418 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 57 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 170292157

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.459 . Memory (MB): peak = 2023.418 ; gain = 0.000
Retarget | Checksum: 170292157
INFO: [Opt 31-389] Phase Retarget created 101 cells and removed 200 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19711f398

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 2023.418 ; gain = 0.000
Constant propagation | Checksum: 19711f398
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 291 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 100c1aa1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.839 . Memory (MB): peak = 2023.418 ; gain = 0.000
Sweep | Checksum: 100c1aa1a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 688 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CPU_system_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net CPU_system_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG CPU_system_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net CPU_system_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-194] Inserted BUFG CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 531 load(s) on clock net CPU_system_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 184aab631

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 2023.418 ; gain = 0.000
BUFG optimization | Checksum: 184aab631
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/bckgndYUV_U/U_CPU_system_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorB_val27_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorG_val26_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxColorR_val25_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/boxSize_val24_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairX_val18_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/crossHairY_val19_c_U/U_CPU_system_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/maskId_val12_c_U/U_CPU_system_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 184aab631

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.960 . Memory (MB): peak = 2023.418 ; gain = 0.000
Shift Register Optimization | Checksum: 184aab631
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19afe5807

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 2023.418 ; gain = 0.000
Post Processing Netlist | Checksum: 19afe5807
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.418 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2023.418 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.418 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.418 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             101  |             200  |                                              0  |
|  Constant propagation         |              44  |             291  |                                              0  |
|  Sweep                        |               0  |             688  |                                              0  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.418 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2023.418 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2189.109 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2189.109 ; gain = 165.691

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2189.109 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2189.109 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d54d3a8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.109 ; gain = 500.133
INFO: [runtcl-4] Executing : report_drc -file CPU_system_wrapper_drc_opted.rpt -pb CPU_system_wrapper_drc_opted.pb -rpx CPU_system_wrapper_drc_opted.rpx
Command: report_drc -file CPU_system_wrapper_drc_opted.rpt -pb CPU_system_wrapper_drc_opted.pb -rpx CPU_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.109 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2189.109 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13c0661f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2189.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b890215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a731d7f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a731d7f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a731d7f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19b8078df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d6ff4352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d6ff4352

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15a1fd719

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 167 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 72 nets or LUTs. Breaked 0 LUT, combined 72 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2189.109 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             72  |                    72  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             72  |                    72  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1613faa61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 184842697

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 2 Global Placement | Checksum: 184842697

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218f5a137

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d084449b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19eb47a3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c84fef62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1acaf8981

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25683163b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c58cbe1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c58cbe1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2894cbc31

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.233 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 26087fd1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26087fd1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2894cbc31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.233. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24933a983

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24933a983

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24933a983

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24933a983

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 24933a983

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2189.109 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18985ef34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000
Ending Placer Task | Checksum: 107936a3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.109 ; gain = 0.000
82 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file CPU_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CPU_system_wrapper_utilization_placed.rpt -pb CPU_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CPU_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.109 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2189.109 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.503 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.109 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2189.109 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2189.109 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2189.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e93ece9e ConstDB: 0 ShapeSum: 1e549b9c RouteDB: 0
Post Restoration Checksum: NetGraph: 8e8a0090 | NumContArr: f8052e88 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30be12452

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.934 ; gain = 81.824

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30be12452

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.934 ; gain = 81.824

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30be12452

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.934 ; gain = 81.824
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a7f7e613

Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2327.336 ; gain = 138.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.414  | TNS=0.000  | WHS=-2.644 | THS=-155.076|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 25eab8d7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2330.016 ; gain = 140.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.414  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 296ecb57e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2342.102 ; gain = 152.992

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6731
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6731
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2428c6a4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2428c6a4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2442e0898

Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2378.270 ; gain = 189.160
Phase 3 Initial Routing | Checksum: 2442e0898

Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 574
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.326  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1493466cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.326  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2398626b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.326  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 28233cc52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160
Phase 4 Rip-up And Reroute | Checksum: 28233cc52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 28233cc52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28233cc52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160
Phase 5 Delay and Skew Optimization | Checksum: 28233cc52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 241769aa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.270 ; gain = 189.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.340  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 240cf911e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.270 ; gain = 189.160
Phase 6 Post Hold Fix | Checksum: 240cf911e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.27011 %
  Global Horizontal Routing Utilization  = 1.464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 240cf911e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 240cf911e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25235effd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2378.270 ; gain = 189.160

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.340  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25235effd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2378.270 ; gain = 189.160
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13c60d3b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2378.270 ; gain = 189.160
Ending Routing Task | Checksum: 13c60d3b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2378.270 ; gain = 189.160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2378.270 ; gain = 189.160
INFO: [runtcl-4] Executing : report_drc -file CPU_system_wrapper_drc_routed.rpt -pb CPU_system_wrapper_drc_routed.pb -rpx CPU_system_wrapper_drc_routed.rpx
Command: report_drc -file CPU_system_wrapper_drc_routed.rpt -pb CPU_system_wrapper_drc_routed.pb -rpx CPU_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CPU_system_wrapper_methodology_drc_routed.rpt -pb CPU_system_wrapper_methodology_drc_routed.pb -rpx CPU_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CPU_system_wrapper_methodology_drc_routed.rpt -pb CPU_system_wrapper_methodology_drc_routed.pb -rpx CPU_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CPU_system_wrapper_power_routed.rpt -pb CPU_system_wrapper_power_summary_routed.pb -rpx CPU_system_wrapper_power_routed.rpx
Command: report_power -file CPU_system_wrapper_power_routed.rpt -pb CPU_system_wrapper_power_summary_routed.pb -rpx CPU_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CPU_system_wrapper_route_status.rpt -pb CPU_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_system_wrapper_timing_summary_routed.rpt -pb CPU_system_wrapper_timing_summary_routed.pb -rpx CPU_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file CPU_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CPU_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CPU_system_wrapper_bus_skew_routed.rpt -pb CPU_system_wrapper_bus_skew_routed.pb -rpx CPU_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2378.270 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2378.270 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.270 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2378.270 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2378.270 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2378.270 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2378.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Jun 29 18:59:05 2024...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 29 19:02:27 2024
# Process ID: 25904
# Current directory: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1
# Command line: vivado.exe -log CPU_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CPU_system_wrapper.tcl -notrace
# Log file: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/CPU_system_wrapper.vdi
# Journal file: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1\vivado.jou
# Running On: DESKTOP-I4589KT, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 34246 MB
#-----------------------------------------------------------
source CPU_system_wrapper.tcl -notrace
Command: open_checkpoint CPU_system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 306.914 ; gain = 7.543
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 901.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1021.629 ; gain = 2.402
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1633.766 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1633.766 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1633.766 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.766 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1633.766 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1633.766 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1633.766 ; gain = 6.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1633.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1635.547 ; gain = 1345.527
INFO: [Memdata 28-208] The XPM instance: <CPU_system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <CPU_system_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force CPU_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_16s_16s_16ns_16_4_1_U35/CPU_system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg input CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_16s_16s_16ns_16_4_1_U35/CPU_system_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_5ns_16ns_17_4_1_U42/CPU_system_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7_U/p_reg_reg input CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_5ns_16ns_17_4_1_U42/CPU_system_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_8ns_15ns_16_4_1_U40/CPU_system_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U/p_reg_reg input CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_8ns_15ns_16_4_1_U40/CPU_system_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U27/tmp_product output CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U27/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U28/tmp_product output CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U28/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U29/tmp_product output CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U29/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U27/tmp_product multiplier stage CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U27/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U28/tmp_product multiplier stage CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U28/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U29/tmp_product multiplier stage CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_11ns_13ns_23_1_1_U29/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_ln1356_reg_5237_reg multiplier stage CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_ln1356_reg_5237_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/trunc_ln1356_reg_5243_reg multiplier stage CPU_system_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_443/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/trunc_ln1356_reg_5243_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CPU_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2174.730 ; gain = 522.387
INFO: [Common 17-206] Exiting Vivado at Sat Jun 29 19:03:07 2024...
