Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 28 16:11:40 2021
| Host         : DESKTOP-ACIBK5V running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_FFT_methodology_drc_routed.rpt -pb Top_FFT_methodology_drc_routed.pb -rpx Top_FFT_methodology_drc_routed.rpx
| Design       : Top_FFT
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 312
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-13  | Warning  | combinational multiplier      | 24         |
| TIMING-16 | Warning  | Large setup violation         | 221        |
| TIMING-18 | Warning  | Missing input or output delay | 67         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage1/mult0/buf_im.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage1/mult0/buf_im0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage1/mult0/buf_re.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage1/mult0/buf_re0.
Related violations: <none>

SYNTH-13#5 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage2/mult0/buf_im.
Related violations: <none>

SYNTH-13#6 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage2/mult0/buf_im0.
Related violations: <none>

SYNTH-13#7 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage2/mult0/buf_re.
Related violations: <none>

SYNTH-13#8 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage2/mult0/buf_re0.
Related violations: <none>

SYNTH-13#9 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage3/mult0/buf_im.
Related violations: <none>

SYNTH-13#10 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage3/mult0/buf_im0.
Related violations: <none>

SYNTH-13#11 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage3/mult0/buf_re.
Related violations: <none>

SYNTH-13#12 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage3/mult0/buf_re0.
Related violations: <none>

SYNTH-13#13 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage4/mult0/buf_im.
Related violations: <none>

SYNTH-13#14 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage4/mult0/buf_im0.
Related violations: <none>

SYNTH-13#15 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage4/mult0/buf_re.
Related violations: <none>

SYNTH-13#16 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage4/mult0/buf_re0.
Related violations: <none>

SYNTH-13#17 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage5/mult0/buf_im.
Related violations: <none>

SYNTH-13#18 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage5/mult0/buf_im0.
Related violations: <none>

SYNTH-13#19 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage5/mult0/buf_re.
Related violations: <none>

SYNTH-13#20 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage5/mult0/buf_re0.
Related violations: <none>

SYNTH-13#21 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage6/mult0/buf_im.
Related violations: <none>

SYNTH-13#22 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage6/mult0/buf_im0.
Related violations: <none>

SYNTH-13#23 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage6/mult0/buf_re.
Related violations: <none>

SYNTH-13#24 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance stage6/mult0/buf_re0.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between cnt0/cnt_reg[1]/C (clocked by clk) and cnt0/cnt_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -6.353 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -6.358 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -6.367 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -6.367 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -6.368 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -6.369 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -6.394 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -6.404 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -6.407 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -6.410 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -6.414 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -6.423 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -6.437 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -6.447 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.448 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -6.449 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.449 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.450 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.450 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.454 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.456 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.460 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.463 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.464 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.464 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.465 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.465 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.466 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.467 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.469 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -6.474 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -6.475 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -6.480 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -6.485 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -6.487 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -6.489 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -6.489 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -6.503 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -6.505 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -6.506 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -6.507 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -6.511 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -6.513 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -6.514 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -6.514 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -6.517 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -6.517 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.521 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.523 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.524 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.524 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.525 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.525 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.526 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.529 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.530 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.538 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.543 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.544 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.547 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.548 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.550 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.551 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.555 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.556 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.557 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.557 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.563 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.564 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.569 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.572 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -6.572 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -6.572 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -6.572 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -6.574 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -6.575 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -6.576 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -6.579 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -6.579 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rImag_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -6.583 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -6.587 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -6.588 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -6.589 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -6.590 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -6.590 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -6.591 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -6.595 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -6.596 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -6.596 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -6.596 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -6.597 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -6.598 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -6.598 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -6.602 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -6.602 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -6.604 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -6.604 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -6.610 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -6.610 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -6.611 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -6.614 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -6.615 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -6.621 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -6.622 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -6.622 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -6.628 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -6.630 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -6.632 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -6.632 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -6.633 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -6.633 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -6.634 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -6.634 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -6.635 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -6.636 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -6.636 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -6.637 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -6.637 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -6.637 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -6.637 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -6.639 ns between en_s5_reg[3]/C (clocked by clk) and stage6/rImag_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -6.640 ns between stage6/rReal_reg[12]/C (clocked by clk) and stage7/rReal_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -6.643 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -6.646 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -6.646 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -6.648 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -6.650 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -6.650 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -6.651 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -6.651 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -6.655 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -6.670 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -6.671 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -6.673 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -6.675 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -6.676 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -6.679 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -6.679 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -6.680 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -6.681 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -6.683 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -6.686 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -6.689 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -6.690 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -6.691 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -6.693 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -6.694 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -6.695 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -6.696 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -6.702 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -6.716 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -6.717 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -6.722 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -6.722 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -6.725 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -6.726 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -6.727 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -6.728 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -6.728 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -6.728 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -6.731 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -6.733 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -6.740 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -6.740 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -6.740 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -6.741 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -6.747 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -6.748 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -6.750 ns between cnt0/cnt_reg[3]/C (clocked by clk) and stage4/rImag_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -6.751 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -6.753 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -6.754 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -6.754 ns between en_s2_reg/C (clocked by clk) and stage3/rImag_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -6.759 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -6.759 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -6.760 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -6.760 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -6.760 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -6.762 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -6.764 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -6.765 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -6.771 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -6.771 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -6.774 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -6.774 ns between stage5/rReal_reg[13]/C (clocked by clk) and stage6/rReal_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -6.775 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -6.776 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rReal_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -6.779 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -6.786 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -6.788 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -6.795 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -6.796 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -6.798 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -6.801 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -6.804 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage5/rImag_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -6.805 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -6.836 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -6.837 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -6.838 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -6.840 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -6.841 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -6.843 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -6.858 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -6.865 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage3/rReal_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -6.867 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -6.868 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -6.874 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -6.874 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -6.875 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -6.876 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -6.877 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -6.877 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -6.881 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -6.884 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -6.888 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage2/rReal_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -6.888 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -6.889 ns between cnt0/cnt_reg[2]/C (clocked by clk) and stage2/rImag_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -6.904 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -6.906 ns between cnt0/cnt_reg[0]/C (clocked by clk) and stage4/rReal_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on inImag[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on inImag[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on inImag[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on inImag[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on inImag[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on inImag[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on inImag[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on inImag[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on inImag[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on inImag[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on inImag[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on inImag[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on inImag[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on inImag[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on inImag[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on inImag[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on inReal[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on inReal[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on inReal[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on inReal[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on inReal[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on inReal[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on inReal[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on inReal[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on inReal[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on inReal[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on inReal[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on inReal[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on inReal[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on inReal[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on inReal[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on inReal[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on nrst relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on valid relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on outImag[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on outImag[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on outImag[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on outImag[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on outImag[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on outImag[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on outImag[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on outImag[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on outImag[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on outImag[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on outImag[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on outImag[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on outImag[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on outImag[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on outImag[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on outImag[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on outReal[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on outReal[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on outReal[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on outReal[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on outReal[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on outReal[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on outReal[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on outReal[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on outReal[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on outReal[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on outReal[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on outReal[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on outReal[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on outReal[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on outReal[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on outReal[9] relative to clock(s) clk
Related violations: <none>


