// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_37 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_338_p2;
reg   [0:0] icmp_ln86_reg_1323;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1323_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1323_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1323_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1044_fu_344_p2;
reg   [0:0] icmp_ln86_1044_reg_1332;
reg   [0:0] icmp_ln86_1044_reg_1332_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1045_fu_350_p2;
reg   [0:0] icmp_ln86_1045_reg_1338;
wire   [0:0] icmp_ln86_1046_fu_356_p2;
reg   [0:0] icmp_ln86_1046_reg_1344;
reg   [0:0] icmp_ln86_1046_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1047_fu_362_p2;
reg   [0:0] icmp_ln86_1047_reg_1350;
reg   [0:0] icmp_ln86_1047_reg_1350_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1048_fu_368_p2;
reg   [0:0] icmp_ln86_1048_reg_1356;
reg   [0:0] icmp_ln86_1048_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1048_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1048_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1049_fu_374_p2;
reg   [0:0] icmp_ln86_1049_reg_1362;
reg   [0:0] icmp_ln86_1049_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1049_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1049_reg_1362_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1049_reg_1362_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1050_fu_380_p2;
reg   [0:0] icmp_ln86_1050_reg_1368;
reg   [0:0] icmp_ln86_1050_reg_1368_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1051_fu_386_p2;
reg   [0:0] icmp_ln86_1051_reg_1374;
reg   [0:0] icmp_ln86_1051_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1051_reg_1374_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1052_fu_392_p2;
reg   [0:0] icmp_ln86_1052_reg_1380;
reg   [0:0] icmp_ln86_1052_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1052_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1052_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1053_fu_398_p2;
reg   [0:0] icmp_ln86_1053_reg_1386;
reg   [0:0] icmp_ln86_1053_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1053_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1053_reg_1386_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1054_fu_404_p2;
reg   [0:0] icmp_ln86_1054_reg_1392;
reg   [0:0] icmp_ln86_1054_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1054_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1054_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1054_reg_1392_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1055_fu_410_p2;
reg   [0:0] icmp_ln86_1055_reg_1399;
reg   [0:0] icmp_ln86_1055_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1055_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1055_reg_1399_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1055_reg_1399_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1056_fu_416_p2;
reg   [0:0] icmp_ln86_1056_reg_1405;
reg   [0:0] icmp_ln86_1056_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1056_reg_1405_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1056_reg_1405_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1056_reg_1405_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1056_reg_1405_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1057_fu_422_p2;
reg   [0:0] icmp_ln86_1057_reg_1411;
reg   [0:0] icmp_ln86_1057_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1057_reg_1411_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1057_reg_1411_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1057_reg_1411_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1057_reg_1411_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1057_reg_1411_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1058_fu_428_p2;
reg   [0:0] icmp_ln86_1058_reg_1417;
reg   [0:0] icmp_ln86_1058_reg_1417_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1059_fu_434_p2;
reg   [0:0] icmp_ln86_1059_reg_1422;
reg   [0:0] icmp_ln86_1059_reg_1422_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1060_fu_440_p2;
reg   [0:0] icmp_ln86_1060_reg_1427;
reg   [0:0] icmp_ln86_1060_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1060_reg_1427_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1061_fu_446_p2;
reg   [0:0] icmp_ln86_1061_reg_1432;
reg   [0:0] icmp_ln86_1061_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1061_reg_1432_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1062_fu_452_p2;
reg   [0:0] icmp_ln86_1062_reg_1437;
reg   [0:0] icmp_ln86_1062_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1062_reg_1437_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1063_fu_458_p2;
reg   [0:0] icmp_ln86_1063_reg_1442;
reg   [0:0] icmp_ln86_1063_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1063_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1063_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1064_fu_464_p2;
reg   [0:0] icmp_ln86_1064_reg_1447;
reg   [0:0] icmp_ln86_1064_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1064_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1064_reg_1447_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1065_fu_470_p2;
reg   [0:0] icmp_ln86_1065_reg_1452;
reg   [0:0] icmp_ln86_1065_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1065_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1065_reg_1452_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1066_fu_476_p2;
reg   [0:0] icmp_ln86_1066_reg_1457;
reg   [0:0] icmp_ln86_1066_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1066_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1066_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1066_reg_1457_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1067_fu_482_p2;
reg   [0:0] icmp_ln86_1067_reg_1462;
reg   [0:0] icmp_ln86_1067_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1067_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1067_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1067_reg_1462_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1068_fu_488_p2;
reg   [0:0] icmp_ln86_1068_reg_1467;
reg   [0:0] icmp_ln86_1068_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1068_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1068_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1068_reg_1467_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1069_fu_494_p2;
reg   [0:0] icmp_ln86_1069_reg_1472;
reg   [0:0] icmp_ln86_1069_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1069_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1069_reg_1472_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1069_reg_1472_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1069_reg_1472_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1070_fu_500_p2;
reg   [0:0] icmp_ln86_1070_reg_1477;
reg   [0:0] icmp_ln86_1070_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1070_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1070_reg_1477_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1070_reg_1477_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1070_reg_1477_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1071_fu_506_p2;
reg   [0:0] icmp_ln86_1071_reg_1482;
reg   [0:0] icmp_ln86_1071_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1071_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1071_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1071_reg_1482_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1071_reg_1482_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1072_fu_512_p2;
reg   [0:0] icmp_ln86_1072_reg_1487;
reg   [0:0] icmp_ln86_1072_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1072_reg_1487_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1072_reg_1487_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1072_reg_1487_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1072_reg_1487_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1072_reg_1487_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_518_p2;
reg   [0:0] xor_ln104_reg_1492;
wire   [0:0] and_ln102_fu_524_p2;
reg   [0:0] and_ln102_reg_1498;
reg   [0:0] and_ln102_reg_1498_pp0_iter2_reg;
wire   [0:0] and_ln102_1009_fu_528_p2;
reg   [0:0] and_ln102_1009_reg_1504;
reg   [0:0] and_ln102_1009_reg_1504_pp0_iter2_reg;
reg   [0:0] and_ln102_1009_reg_1504_pp0_iter3_reg;
wire   [0:0] and_ln104_203_fu_537_p2;
reg   [0:0] and_ln104_203_reg_1510;
reg   [0:0] and_ln104_203_reg_1510_pp0_iter2_reg;
reg   [0:0] and_ln104_203_reg_1510_pp0_iter3_reg;
reg   [0:0] and_ln104_203_reg_1510_pp0_iter4_reg;
wire   [0:0] and_ln102_1010_fu_542_p2;
reg   [0:0] and_ln102_1010_reg_1516;
wire   [0:0] and_ln102_1012_fu_547_p2;
reg   [0:0] and_ln102_1012_reg_1522;
reg   [0:0] and_ln102_1012_reg_1522_pp0_iter2_reg;
reg   [0:0] and_ln102_1012_reg_1522_pp0_iter3_reg;
reg   [0:0] and_ln102_1012_reg_1522_pp0_iter4_reg;
wire   [0:0] and_ln102_1014_fu_552_p2;
reg   [0:0] and_ln102_1014_reg_1529;
wire   [0:0] and_ln104_208_fu_562_p2;
reg   [0:0] and_ln104_208_reg_1535;
reg   [0:0] and_ln104_208_reg_1535_pp0_iter2_reg;
reg   [0:0] and_ln104_208_reg_1535_pp0_iter3_reg;
wire   [0:0] and_ln104_204_fu_583_p2;
reg   [0:0] and_ln104_204_reg_1544;
wire   [0:0] and_ln102_1011_fu_588_p2;
reg   [0:0] and_ln102_1011_reg_1549;
reg   [0:0] and_ln102_1011_reg_1549_pp0_iter3_reg;
wire   [0:0] and_ln104_205_fu_598_p2;
reg   [0:0] and_ln104_205_reg_1556;
reg   [0:0] and_ln104_205_reg_1556_pp0_iter3_reg;
wire   [0:0] and_ln102_1015_fu_609_p2;
reg   [0:0] and_ln102_1015_reg_1562;
wire   [0:0] or_ln117_951_fu_677_p2;
reg   [0:0] or_ln117_951_reg_1567;
wire   [2:0] select_ln117_1015_fu_689_p3;
reg   [2:0] select_ln117_1015_reg_1572;
wire   [0:0] or_ln117_953_fu_697_p2;
reg   [0:0] or_ln117_953_reg_1577;
wire   [0:0] and_ln102_1017_fu_712_p2;
reg   [0:0] and_ln102_1017_reg_1583;
wire   [0:0] or_ln117_957_fu_789_p2;
reg   [0:0] or_ln117_957_reg_1589;
wire   [3:0] select_ln117_1021_fu_803_p3;
reg   [3:0] select_ln117_1021_reg_1594;
wire   [0:0] or_ln117_959_fu_811_p2;
reg   [0:0] or_ln117_959_reg_1599;
wire   [0:0] and_ln104_206_fu_821_p2;
reg   [0:0] and_ln104_206_reg_1606;
wire   [0:0] and_ln102_1018_fu_836_p2;
reg   [0:0] and_ln102_1018_reg_1611;
wire   [0:0] or_ln117_963_fu_919_p2;
reg   [0:0] or_ln117_963_reg_1617;
wire   [4:0] select_ln117_1027_fu_931_p3;
reg   [4:0] select_ln117_1027_reg_1622;
wire   [0:0] or_ln117_965_fu_939_p2;
reg   [0:0] or_ln117_965_reg_1627;
wire   [0:0] or_ln117_969_fu_943_p2;
reg   [0:0] or_ln117_969_reg_1634;
reg   [0:0] or_ln117_969_reg_1634_pp0_iter5_reg;
wire   [0:0] and_ln102_1013_fu_947_p2;
reg   [0:0] and_ln102_1013_reg_1642;
wire   [0:0] and_ln104_207_fu_956_p2;
reg   [0:0] and_ln104_207_reg_1648;
reg   [0:0] and_ln104_207_reg_1648_pp0_iter6_reg;
wire   [0:0] and_ln102_1019_fu_966_p2;
reg   [0:0] and_ln102_1019_reg_1654;
wire   [4:0] select_ln117_1033_fu_1052_p3;
reg   [4:0] select_ln117_1033_reg_1659;
wire   [0:0] or_ln117_971_fu_1059_p2;
reg   [0:0] or_ln117_971_reg_1664;
wire   [0:0] or_ln117_975_fu_1142_p2;
reg   [0:0] or_ln117_975_reg_1670;
wire   [4:0] select_ln117_1039_fu_1156_p3;
reg   [4:0] select_ln117_1039_reg_1675;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_504_fu_532_p2;
wire   [0:0] xor_ln104_513_fu_557_p2;
wire   [0:0] xor_ln104_503_fu_568_p2;
wire   [0:0] xor_ln104_505_fu_578_p2;
wire   [0:0] and_ln104_fu_573_p2;
wire   [0:0] xor_ln104_506_fu_593_p2;
wire   [0:0] xor_ln104_509_fu_604_p2;
wire   [0:0] and_ln102_1022_fu_618_p2;
wire   [0:0] and_ln102_1021_fu_614_p2;
wire   [0:0] xor_ln117_fu_633_p2;
wire   [0:0] or_ln117_977_fu_638_p2;
wire   [0:0] or_ln117_fu_628_p2;
wire   [1:0] zext_ln117_fu_643_p1;
wire   [0:0] or_ln117_949_fu_647_p2;
wire   [0:0] and_ln102_1023_fu_623_p2;
wire   [1:0] select_ln117_fu_651_p3;
wire   [1:0] select_ln117_1013_fu_665_p3;
wire   [0:0] or_ln117_950_fu_659_p2;
wire   [2:0] zext_ln117_112_fu_673_p1;
wire   [2:0] select_ln117_1014_fu_681_p3;
wire   [0:0] xor_ln104_510_fu_703_p2;
wire   [0:0] and_ln102_1037_fu_720_p2;
wire   [0:0] and_ln102_1016_fu_708_p2;
wire   [0:0] and_ln102_1024_fu_716_p2;
wire   [0:0] or_ln117_952_fu_735_p2;
wire   [0:0] and_ln102_1025_fu_725_p2;
wire   [2:0] select_ln117_1016_fu_740_p3;
wire   [2:0] select_ln117_1017_fu_752_p3;
wire   [0:0] or_ln117_954_fu_747_p2;
wire   [3:0] zext_ln117_113_fu_759_p1;
wire   [0:0] or_ln117_955_fu_763_p2;
wire   [0:0] and_ln102_1026_fu_730_p2;
wire   [3:0] select_ln117_1018_fu_767_p3;
wire   [0:0] or_ln117_956_fu_775_p2;
wire   [3:0] select_ln117_1019_fu_781_p3;
wire   [3:0] select_ln117_1020_fu_795_p3;
wire   [0:0] xor_ln104_507_fu_816_p2;
wire   [0:0] xor_ln104_511_fu_826_p2;
wire   [0:0] and_ln102_1038_fu_841_p2;
wire   [0:0] xor_ln104_512_fu_831_p2;
wire   [0:0] and_ln102_1039_fu_855_p2;
wire   [0:0] and_ln102_1027_fu_846_p2;
wire   [0:0] or_ln117_958_fu_865_p2;
wire   [0:0] and_ln102_1028_fu_851_p2;
wire   [3:0] select_ln117_1022_fu_870_p3;
wire   [0:0] or_ln117_960_fu_877_p2;
wire   [3:0] select_ln117_1023_fu_882_p3;
wire   [0:0] or_ln117_961_fu_889_p2;
wire   [0:0] and_ln102_1029_fu_860_p2;
wire   [3:0] select_ln117_1024_fu_893_p3;
wire   [3:0] select_ln117_1025_fu_907_p3;
wire   [0:0] or_ln117_962_fu_901_p2;
wire   [4:0] zext_ln117_114_fu_915_p1;
wire   [4:0] select_ln117_1026_fu_923_p3;
wire   [0:0] xor_ln104_508_fu_951_p2;
wire   [0:0] and_ln102_1040_fu_971_p2;
wire   [0:0] xor_ln104_514_fu_961_p2;
wire   [0:0] and_ln102_1041_fu_984_p2;
wire   [0:0] and_ln102_1030_fu_975_p2;
wire   [0:0] or_ln117_964_fu_994_p2;
wire   [0:0] and_ln102_1031_fu_980_p2;
wire   [4:0] select_ln117_1028_fu_999_p3;
wire   [0:0] or_ln117_966_fu_1006_p2;
wire   [4:0] select_ln117_1029_fu_1011_p3;
wire   [0:0] or_ln117_967_fu_1018_p2;
wire   [0:0] and_ln102_1032_fu_989_p2;
wire   [4:0] select_ln117_1030_fu_1022_p3;
wire   [0:0] or_ln117_968_fu_1030_p2;
wire   [4:0] select_ln117_1031_fu_1036_p3;
wire   [4:0] select_ln117_1032_fu_1044_p3;
wire   [0:0] xor_ln104_515_fu_1064_p2;
wire   [0:0] and_ln102_1042_fu_1077_p2;
wire   [0:0] and_ln102_1020_fu_1069_p2;
wire   [0:0] and_ln102_1033_fu_1073_p2;
wire   [0:0] or_ln117_970_fu_1092_p2;
wire   [0:0] and_ln102_1034_fu_1082_p2;
wire   [4:0] select_ln117_1034_fu_1097_p3;
wire   [0:0] or_ln117_972_fu_1104_p2;
wire   [4:0] select_ln117_1035_fu_1109_p3;
wire   [0:0] or_ln117_973_fu_1116_p2;
wire   [0:0] and_ln102_1035_fu_1087_p2;
wire   [4:0] select_ln117_1036_fu_1120_p3;
wire   [0:0] or_ln117_974_fu_1128_p2;
wire   [4:0] select_ln117_1037_fu_1134_p3;
wire   [4:0] select_ln117_1038_fu_1148_p3;
wire   [0:0] xor_ln104_516_fu_1164_p2;
wire   [0:0] and_ln102_1043_fu_1169_p2;
wire   [0:0] and_ln102_1036_fu_1174_p2;
wire   [0:0] or_ln117_976_fu_1179_p2;
wire   [11:0] agg_result_fu_1191_p63;
wire   [4:0] agg_result_fu_1191_p64;
wire   [11:0] agg_result_fu_1191_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
wire   [4:0] agg_result_fu_1191_p1;
wire   [4:0] agg_result_fu_1191_p3;
wire   [4:0] agg_result_fu_1191_p5;
wire   [4:0] agg_result_fu_1191_p7;
wire   [4:0] agg_result_fu_1191_p9;
wire   [4:0] agg_result_fu_1191_p11;
wire   [4:0] agg_result_fu_1191_p13;
wire   [4:0] agg_result_fu_1191_p15;
wire   [4:0] agg_result_fu_1191_p17;
wire   [4:0] agg_result_fu_1191_p19;
wire   [4:0] agg_result_fu_1191_p21;
wire   [4:0] agg_result_fu_1191_p23;
wire   [4:0] agg_result_fu_1191_p25;
wire   [4:0] agg_result_fu_1191_p27;
wire   [4:0] agg_result_fu_1191_p29;
wire   [4:0] agg_result_fu_1191_p31;
wire  signed [4:0] agg_result_fu_1191_p33;
wire  signed [4:0] agg_result_fu_1191_p35;
wire  signed [4:0] agg_result_fu_1191_p37;
wire  signed [4:0] agg_result_fu_1191_p39;
wire  signed [4:0] agg_result_fu_1191_p41;
wire  signed [4:0] agg_result_fu_1191_p43;
wire  signed [4:0] agg_result_fu_1191_p45;
wire  signed [4:0] agg_result_fu_1191_p47;
wire  signed [4:0] agg_result_fu_1191_p49;
wire  signed [4:0] agg_result_fu_1191_p51;
wire  signed [4:0] agg_result_fu_1191_p53;
wire  signed [4:0] agg_result_fu_1191_p55;
wire  signed [4:0] agg_result_fu_1191_p57;
wire  signed [4:0] agg_result_fu_1191_p59;
wire  signed [4:0] agg_result_fu_1191_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x0_U849(
    .din0(12'd3919),
    .din1(12'd3947),
    .din2(12'd4053),
    .din3(12'd4064),
    .din4(12'd129),
    .din5(12'd3952),
    .din6(12'd3676),
    .din7(12'd28),
    .din8(12'd3662),
    .din9(12'd143),
    .din10(12'd473),
    .din11(12'd3948),
    .din12(12'd211),
    .din13(12'd3904),
    .din14(12'd568),
    .din15(12'd237),
    .din16(12'd4053),
    .din17(12'd31),
    .din18(12'd631),
    .din19(12'd2859),
    .din20(12'd4013),
    .din21(12'd170),
    .din22(12'd461),
    .din23(12'd4038),
    .din24(12'd352),
    .din25(12'd656),
    .din26(12'd101),
    .din27(12'd4093),
    .din28(12'd4025),
    .din29(12'd41),
    .din30(12'd1),
    .def(agg_result_fu_1191_p63),
    .sel(agg_result_fu_1191_p64),
    .dout(agg_result_fu_1191_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1009_reg_1504 <= and_ln102_1009_fu_528_p2;
        and_ln102_1009_reg_1504_pp0_iter2_reg <= and_ln102_1009_reg_1504;
        and_ln102_1009_reg_1504_pp0_iter3_reg <= and_ln102_1009_reg_1504_pp0_iter2_reg;
        and_ln102_1010_reg_1516 <= and_ln102_1010_fu_542_p2;
        and_ln102_1011_reg_1549 <= and_ln102_1011_fu_588_p2;
        and_ln102_1011_reg_1549_pp0_iter3_reg <= and_ln102_1011_reg_1549;
        and_ln102_1012_reg_1522 <= and_ln102_1012_fu_547_p2;
        and_ln102_1012_reg_1522_pp0_iter2_reg <= and_ln102_1012_reg_1522;
        and_ln102_1012_reg_1522_pp0_iter3_reg <= and_ln102_1012_reg_1522_pp0_iter2_reg;
        and_ln102_1012_reg_1522_pp0_iter4_reg <= and_ln102_1012_reg_1522_pp0_iter3_reg;
        and_ln102_1013_reg_1642 <= and_ln102_1013_fu_947_p2;
        and_ln102_1014_reg_1529 <= and_ln102_1014_fu_552_p2;
        and_ln102_1015_reg_1562 <= and_ln102_1015_fu_609_p2;
        and_ln102_1017_reg_1583 <= and_ln102_1017_fu_712_p2;
        and_ln102_1018_reg_1611 <= and_ln102_1018_fu_836_p2;
        and_ln102_1019_reg_1654 <= and_ln102_1019_fu_966_p2;
        and_ln102_reg_1498 <= and_ln102_fu_524_p2;
        and_ln102_reg_1498_pp0_iter2_reg <= and_ln102_reg_1498;
        and_ln104_203_reg_1510 <= and_ln104_203_fu_537_p2;
        and_ln104_203_reg_1510_pp0_iter2_reg <= and_ln104_203_reg_1510;
        and_ln104_203_reg_1510_pp0_iter3_reg <= and_ln104_203_reg_1510_pp0_iter2_reg;
        and_ln104_203_reg_1510_pp0_iter4_reg <= and_ln104_203_reg_1510_pp0_iter3_reg;
        and_ln104_204_reg_1544 <= and_ln104_204_fu_583_p2;
        and_ln104_205_reg_1556 <= and_ln104_205_fu_598_p2;
        and_ln104_205_reg_1556_pp0_iter3_reg <= and_ln104_205_reg_1556;
        and_ln104_206_reg_1606 <= and_ln104_206_fu_821_p2;
        and_ln104_207_reg_1648 <= and_ln104_207_fu_956_p2;
        and_ln104_207_reg_1648_pp0_iter6_reg <= and_ln104_207_reg_1648;
        and_ln104_208_reg_1535 <= and_ln104_208_fu_562_p2;
        and_ln104_208_reg_1535_pp0_iter2_reg <= and_ln104_208_reg_1535;
        and_ln104_208_reg_1535_pp0_iter3_reg <= and_ln104_208_reg_1535_pp0_iter2_reg;
        icmp_ln86_1044_reg_1332 <= icmp_ln86_1044_fu_344_p2;
        icmp_ln86_1044_reg_1332_pp0_iter1_reg <= icmp_ln86_1044_reg_1332;
        icmp_ln86_1045_reg_1338 <= icmp_ln86_1045_fu_350_p2;
        icmp_ln86_1046_reg_1344 <= icmp_ln86_1046_fu_356_p2;
        icmp_ln86_1046_reg_1344_pp0_iter1_reg <= icmp_ln86_1046_reg_1344;
        icmp_ln86_1047_reg_1350 <= icmp_ln86_1047_fu_362_p2;
        icmp_ln86_1047_reg_1350_pp0_iter1_reg <= icmp_ln86_1047_reg_1350;
        icmp_ln86_1048_reg_1356 <= icmp_ln86_1048_fu_368_p2;
        icmp_ln86_1048_reg_1356_pp0_iter1_reg <= icmp_ln86_1048_reg_1356;
        icmp_ln86_1048_reg_1356_pp0_iter2_reg <= icmp_ln86_1048_reg_1356_pp0_iter1_reg;
        icmp_ln86_1048_reg_1356_pp0_iter3_reg <= icmp_ln86_1048_reg_1356_pp0_iter2_reg;
        icmp_ln86_1049_reg_1362 <= icmp_ln86_1049_fu_374_p2;
        icmp_ln86_1049_reg_1362_pp0_iter1_reg <= icmp_ln86_1049_reg_1362;
        icmp_ln86_1049_reg_1362_pp0_iter2_reg <= icmp_ln86_1049_reg_1362_pp0_iter1_reg;
        icmp_ln86_1049_reg_1362_pp0_iter3_reg <= icmp_ln86_1049_reg_1362_pp0_iter2_reg;
        icmp_ln86_1049_reg_1362_pp0_iter4_reg <= icmp_ln86_1049_reg_1362_pp0_iter3_reg;
        icmp_ln86_1050_reg_1368 <= icmp_ln86_1050_fu_380_p2;
        icmp_ln86_1050_reg_1368_pp0_iter1_reg <= icmp_ln86_1050_reg_1368;
        icmp_ln86_1051_reg_1374 <= icmp_ln86_1051_fu_386_p2;
        icmp_ln86_1051_reg_1374_pp0_iter1_reg <= icmp_ln86_1051_reg_1374;
        icmp_ln86_1051_reg_1374_pp0_iter2_reg <= icmp_ln86_1051_reg_1374_pp0_iter1_reg;
        icmp_ln86_1052_reg_1380 <= icmp_ln86_1052_fu_392_p2;
        icmp_ln86_1052_reg_1380_pp0_iter1_reg <= icmp_ln86_1052_reg_1380;
        icmp_ln86_1052_reg_1380_pp0_iter2_reg <= icmp_ln86_1052_reg_1380_pp0_iter1_reg;
        icmp_ln86_1052_reg_1380_pp0_iter3_reg <= icmp_ln86_1052_reg_1380_pp0_iter2_reg;
        icmp_ln86_1053_reg_1386 <= icmp_ln86_1053_fu_398_p2;
        icmp_ln86_1053_reg_1386_pp0_iter1_reg <= icmp_ln86_1053_reg_1386;
        icmp_ln86_1053_reg_1386_pp0_iter2_reg <= icmp_ln86_1053_reg_1386_pp0_iter1_reg;
        icmp_ln86_1053_reg_1386_pp0_iter3_reg <= icmp_ln86_1053_reg_1386_pp0_iter2_reg;
        icmp_ln86_1054_reg_1392 <= icmp_ln86_1054_fu_404_p2;
        icmp_ln86_1054_reg_1392_pp0_iter1_reg <= icmp_ln86_1054_reg_1392;
        icmp_ln86_1054_reg_1392_pp0_iter2_reg <= icmp_ln86_1054_reg_1392_pp0_iter1_reg;
        icmp_ln86_1054_reg_1392_pp0_iter3_reg <= icmp_ln86_1054_reg_1392_pp0_iter2_reg;
        icmp_ln86_1054_reg_1392_pp0_iter4_reg <= icmp_ln86_1054_reg_1392_pp0_iter3_reg;
        icmp_ln86_1055_reg_1399 <= icmp_ln86_1055_fu_410_p2;
        icmp_ln86_1055_reg_1399_pp0_iter1_reg <= icmp_ln86_1055_reg_1399;
        icmp_ln86_1055_reg_1399_pp0_iter2_reg <= icmp_ln86_1055_reg_1399_pp0_iter1_reg;
        icmp_ln86_1055_reg_1399_pp0_iter3_reg <= icmp_ln86_1055_reg_1399_pp0_iter2_reg;
        icmp_ln86_1055_reg_1399_pp0_iter4_reg <= icmp_ln86_1055_reg_1399_pp0_iter3_reg;
        icmp_ln86_1056_reg_1405 <= icmp_ln86_1056_fu_416_p2;
        icmp_ln86_1056_reg_1405_pp0_iter1_reg <= icmp_ln86_1056_reg_1405;
        icmp_ln86_1056_reg_1405_pp0_iter2_reg <= icmp_ln86_1056_reg_1405_pp0_iter1_reg;
        icmp_ln86_1056_reg_1405_pp0_iter3_reg <= icmp_ln86_1056_reg_1405_pp0_iter2_reg;
        icmp_ln86_1056_reg_1405_pp0_iter4_reg <= icmp_ln86_1056_reg_1405_pp0_iter3_reg;
        icmp_ln86_1056_reg_1405_pp0_iter5_reg <= icmp_ln86_1056_reg_1405_pp0_iter4_reg;
        icmp_ln86_1057_reg_1411 <= icmp_ln86_1057_fu_422_p2;
        icmp_ln86_1057_reg_1411_pp0_iter1_reg <= icmp_ln86_1057_reg_1411;
        icmp_ln86_1057_reg_1411_pp0_iter2_reg <= icmp_ln86_1057_reg_1411_pp0_iter1_reg;
        icmp_ln86_1057_reg_1411_pp0_iter3_reg <= icmp_ln86_1057_reg_1411_pp0_iter2_reg;
        icmp_ln86_1057_reg_1411_pp0_iter4_reg <= icmp_ln86_1057_reg_1411_pp0_iter3_reg;
        icmp_ln86_1057_reg_1411_pp0_iter5_reg <= icmp_ln86_1057_reg_1411_pp0_iter4_reg;
        icmp_ln86_1057_reg_1411_pp0_iter6_reg <= icmp_ln86_1057_reg_1411_pp0_iter5_reg;
        icmp_ln86_1058_reg_1417 <= icmp_ln86_1058_fu_428_p2;
        icmp_ln86_1058_reg_1417_pp0_iter1_reg <= icmp_ln86_1058_reg_1417;
        icmp_ln86_1059_reg_1422 <= icmp_ln86_1059_fu_434_p2;
        icmp_ln86_1059_reg_1422_pp0_iter1_reg <= icmp_ln86_1059_reg_1422;
        icmp_ln86_1060_reg_1427 <= icmp_ln86_1060_fu_440_p2;
        icmp_ln86_1060_reg_1427_pp0_iter1_reg <= icmp_ln86_1060_reg_1427;
        icmp_ln86_1060_reg_1427_pp0_iter2_reg <= icmp_ln86_1060_reg_1427_pp0_iter1_reg;
        icmp_ln86_1061_reg_1432 <= icmp_ln86_1061_fu_446_p2;
        icmp_ln86_1061_reg_1432_pp0_iter1_reg <= icmp_ln86_1061_reg_1432;
        icmp_ln86_1061_reg_1432_pp0_iter2_reg <= icmp_ln86_1061_reg_1432_pp0_iter1_reg;
        icmp_ln86_1062_reg_1437 <= icmp_ln86_1062_fu_452_p2;
        icmp_ln86_1062_reg_1437_pp0_iter1_reg <= icmp_ln86_1062_reg_1437;
        icmp_ln86_1062_reg_1437_pp0_iter2_reg <= icmp_ln86_1062_reg_1437_pp0_iter1_reg;
        icmp_ln86_1063_reg_1442 <= icmp_ln86_1063_fu_458_p2;
        icmp_ln86_1063_reg_1442_pp0_iter1_reg <= icmp_ln86_1063_reg_1442;
        icmp_ln86_1063_reg_1442_pp0_iter2_reg <= icmp_ln86_1063_reg_1442_pp0_iter1_reg;
        icmp_ln86_1063_reg_1442_pp0_iter3_reg <= icmp_ln86_1063_reg_1442_pp0_iter2_reg;
        icmp_ln86_1064_reg_1447 <= icmp_ln86_1064_fu_464_p2;
        icmp_ln86_1064_reg_1447_pp0_iter1_reg <= icmp_ln86_1064_reg_1447;
        icmp_ln86_1064_reg_1447_pp0_iter2_reg <= icmp_ln86_1064_reg_1447_pp0_iter1_reg;
        icmp_ln86_1064_reg_1447_pp0_iter3_reg <= icmp_ln86_1064_reg_1447_pp0_iter2_reg;
        icmp_ln86_1065_reg_1452 <= icmp_ln86_1065_fu_470_p2;
        icmp_ln86_1065_reg_1452_pp0_iter1_reg <= icmp_ln86_1065_reg_1452;
        icmp_ln86_1065_reg_1452_pp0_iter2_reg <= icmp_ln86_1065_reg_1452_pp0_iter1_reg;
        icmp_ln86_1065_reg_1452_pp0_iter3_reg <= icmp_ln86_1065_reg_1452_pp0_iter2_reg;
        icmp_ln86_1066_reg_1457 <= icmp_ln86_1066_fu_476_p2;
        icmp_ln86_1066_reg_1457_pp0_iter1_reg <= icmp_ln86_1066_reg_1457;
        icmp_ln86_1066_reg_1457_pp0_iter2_reg <= icmp_ln86_1066_reg_1457_pp0_iter1_reg;
        icmp_ln86_1066_reg_1457_pp0_iter3_reg <= icmp_ln86_1066_reg_1457_pp0_iter2_reg;
        icmp_ln86_1066_reg_1457_pp0_iter4_reg <= icmp_ln86_1066_reg_1457_pp0_iter3_reg;
        icmp_ln86_1067_reg_1462 <= icmp_ln86_1067_fu_482_p2;
        icmp_ln86_1067_reg_1462_pp0_iter1_reg <= icmp_ln86_1067_reg_1462;
        icmp_ln86_1067_reg_1462_pp0_iter2_reg <= icmp_ln86_1067_reg_1462_pp0_iter1_reg;
        icmp_ln86_1067_reg_1462_pp0_iter3_reg <= icmp_ln86_1067_reg_1462_pp0_iter2_reg;
        icmp_ln86_1067_reg_1462_pp0_iter4_reg <= icmp_ln86_1067_reg_1462_pp0_iter3_reg;
        icmp_ln86_1068_reg_1467 <= icmp_ln86_1068_fu_488_p2;
        icmp_ln86_1068_reg_1467_pp0_iter1_reg <= icmp_ln86_1068_reg_1467;
        icmp_ln86_1068_reg_1467_pp0_iter2_reg <= icmp_ln86_1068_reg_1467_pp0_iter1_reg;
        icmp_ln86_1068_reg_1467_pp0_iter3_reg <= icmp_ln86_1068_reg_1467_pp0_iter2_reg;
        icmp_ln86_1068_reg_1467_pp0_iter4_reg <= icmp_ln86_1068_reg_1467_pp0_iter3_reg;
        icmp_ln86_1069_reg_1472 <= icmp_ln86_1069_fu_494_p2;
        icmp_ln86_1069_reg_1472_pp0_iter1_reg <= icmp_ln86_1069_reg_1472;
        icmp_ln86_1069_reg_1472_pp0_iter2_reg <= icmp_ln86_1069_reg_1472_pp0_iter1_reg;
        icmp_ln86_1069_reg_1472_pp0_iter3_reg <= icmp_ln86_1069_reg_1472_pp0_iter2_reg;
        icmp_ln86_1069_reg_1472_pp0_iter4_reg <= icmp_ln86_1069_reg_1472_pp0_iter3_reg;
        icmp_ln86_1069_reg_1472_pp0_iter5_reg <= icmp_ln86_1069_reg_1472_pp0_iter4_reg;
        icmp_ln86_1070_reg_1477 <= icmp_ln86_1070_fu_500_p2;
        icmp_ln86_1070_reg_1477_pp0_iter1_reg <= icmp_ln86_1070_reg_1477;
        icmp_ln86_1070_reg_1477_pp0_iter2_reg <= icmp_ln86_1070_reg_1477_pp0_iter1_reg;
        icmp_ln86_1070_reg_1477_pp0_iter3_reg <= icmp_ln86_1070_reg_1477_pp0_iter2_reg;
        icmp_ln86_1070_reg_1477_pp0_iter4_reg <= icmp_ln86_1070_reg_1477_pp0_iter3_reg;
        icmp_ln86_1070_reg_1477_pp0_iter5_reg <= icmp_ln86_1070_reg_1477_pp0_iter4_reg;
        icmp_ln86_1071_reg_1482 <= icmp_ln86_1071_fu_506_p2;
        icmp_ln86_1071_reg_1482_pp0_iter1_reg <= icmp_ln86_1071_reg_1482;
        icmp_ln86_1071_reg_1482_pp0_iter2_reg <= icmp_ln86_1071_reg_1482_pp0_iter1_reg;
        icmp_ln86_1071_reg_1482_pp0_iter3_reg <= icmp_ln86_1071_reg_1482_pp0_iter2_reg;
        icmp_ln86_1071_reg_1482_pp0_iter4_reg <= icmp_ln86_1071_reg_1482_pp0_iter3_reg;
        icmp_ln86_1071_reg_1482_pp0_iter5_reg <= icmp_ln86_1071_reg_1482_pp0_iter4_reg;
        icmp_ln86_1072_reg_1487 <= icmp_ln86_1072_fu_512_p2;
        icmp_ln86_1072_reg_1487_pp0_iter1_reg <= icmp_ln86_1072_reg_1487;
        icmp_ln86_1072_reg_1487_pp0_iter2_reg <= icmp_ln86_1072_reg_1487_pp0_iter1_reg;
        icmp_ln86_1072_reg_1487_pp0_iter3_reg <= icmp_ln86_1072_reg_1487_pp0_iter2_reg;
        icmp_ln86_1072_reg_1487_pp0_iter4_reg <= icmp_ln86_1072_reg_1487_pp0_iter3_reg;
        icmp_ln86_1072_reg_1487_pp0_iter5_reg <= icmp_ln86_1072_reg_1487_pp0_iter4_reg;
        icmp_ln86_1072_reg_1487_pp0_iter6_reg <= icmp_ln86_1072_reg_1487_pp0_iter5_reg;
        icmp_ln86_reg_1323 <= icmp_ln86_fu_338_p2;
        icmp_ln86_reg_1323_pp0_iter1_reg <= icmp_ln86_reg_1323;
        icmp_ln86_reg_1323_pp0_iter2_reg <= icmp_ln86_reg_1323_pp0_iter1_reg;
        icmp_ln86_reg_1323_pp0_iter3_reg <= icmp_ln86_reg_1323_pp0_iter2_reg;
        or_ln117_951_reg_1567 <= or_ln117_951_fu_677_p2;
        or_ln117_953_reg_1577 <= or_ln117_953_fu_697_p2;
        or_ln117_957_reg_1589 <= or_ln117_957_fu_789_p2;
        or_ln117_959_reg_1599 <= or_ln117_959_fu_811_p2;
        or_ln117_963_reg_1617 <= or_ln117_963_fu_919_p2;
        or_ln117_965_reg_1627 <= or_ln117_965_fu_939_p2;
        or_ln117_969_reg_1634 <= or_ln117_969_fu_943_p2;
        or_ln117_969_reg_1634_pp0_iter5_reg <= or_ln117_969_reg_1634;
        or_ln117_971_reg_1664 <= or_ln117_971_fu_1059_p2;
        or_ln117_975_reg_1670 <= or_ln117_975_fu_1142_p2;
        select_ln117_1015_reg_1572 <= select_ln117_1015_fu_689_p3;
        select_ln117_1021_reg_1594 <= select_ln117_1021_fu_803_p3;
        select_ln117_1027_reg_1622 <= select_ln117_1027_fu_931_p3;
        select_ln117_1033_reg_1659 <= select_ln117_1033_fu_1052_p3;
        select_ln117_1039_reg_1675 <= select_ln117_1039_fu_1156_p3;
        xor_ln104_reg_1492 <= xor_ln104_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1191_p63 = 'bx;

assign agg_result_fu_1191_p64 = ((or_ln117_976_fu_1179_p2[0:0] == 1'b1) ? select_ln117_1039_reg_1675 : 5'd30);

assign and_ln102_1009_fu_528_p2 = (xor_ln104_reg_1492 & icmp_ln86_1045_reg_1338);

assign and_ln102_1010_fu_542_p2 = (icmp_ln86_1046_reg_1344 & and_ln102_fu_524_p2);

assign and_ln102_1011_fu_588_p2 = (icmp_ln86_1047_reg_1350_pp0_iter1_reg & and_ln104_fu_573_p2);

assign and_ln102_1012_fu_547_p2 = (icmp_ln86_1048_reg_1356 & and_ln102_1009_fu_528_p2);

assign and_ln102_1013_fu_947_p2 = (icmp_ln86_1049_reg_1362_pp0_iter4_reg & and_ln104_203_reg_1510_pp0_iter4_reg);

assign and_ln102_1014_fu_552_p2 = (icmp_ln86_1050_reg_1368 & and_ln102_1010_fu_542_p2);

assign and_ln102_1015_fu_609_p2 = (icmp_ln86_1051_reg_1374_pp0_iter1_reg & and_ln104_204_fu_583_p2);

assign and_ln102_1016_fu_708_p2 = (icmp_ln86_1052_reg_1380_pp0_iter2_reg & and_ln102_1011_reg_1549);

assign and_ln102_1017_fu_712_p2 = (icmp_ln86_1053_reg_1386_pp0_iter2_reg & and_ln104_205_reg_1556);

assign and_ln102_1018_fu_836_p2 = (icmp_ln86_1055_reg_1399_pp0_iter3_reg & and_ln104_206_fu_821_p2);

assign and_ln102_1019_fu_966_p2 = (icmp_ln86_1056_reg_1405_pp0_iter4_reg & and_ln102_1013_fu_947_p2);

assign and_ln102_1020_fu_1069_p2 = (icmp_ln86_1057_reg_1411_pp0_iter5_reg & and_ln104_207_reg_1648);

assign and_ln102_1021_fu_614_p2 = (icmp_ln86_1058_reg_1417_pp0_iter1_reg & and_ln102_1014_reg_1529);

assign and_ln102_1022_fu_618_p2 = (xor_ln104_509_fu_604_p2 & icmp_ln86_1059_reg_1422_pp0_iter1_reg);

assign and_ln102_1023_fu_623_p2 = (and_ln102_1022_fu_618_p2 & and_ln102_1010_reg_1516);

assign and_ln102_1024_fu_716_p2 = (icmp_ln86_1060_reg_1427_pp0_iter2_reg & and_ln102_1015_reg_1562);

assign and_ln102_1025_fu_725_p2 = (and_ln104_204_reg_1544 & and_ln102_1037_fu_720_p2);

assign and_ln102_1026_fu_730_p2 = (icmp_ln86_1062_reg_1437_pp0_iter2_reg & and_ln102_1016_fu_708_p2);

assign and_ln102_1027_fu_846_p2 = (and_ln102_1038_fu_841_p2 & and_ln102_1011_reg_1549_pp0_iter3_reg);

assign and_ln102_1028_fu_851_p2 = (icmp_ln86_1064_reg_1447_pp0_iter3_reg & and_ln102_1017_reg_1583);

assign and_ln102_1029_fu_860_p2 = (and_ln104_205_reg_1556_pp0_iter3_reg & and_ln102_1039_fu_855_p2);

assign and_ln102_1030_fu_975_p2 = (icmp_ln86_1054_reg_1392_pp0_iter4_reg & and_ln102_1040_fu_971_p2);

assign and_ln102_1031_fu_980_p2 = (icmp_ln86_1067_reg_1462_pp0_iter4_reg & and_ln102_1018_reg_1611);

assign and_ln102_1032_fu_989_p2 = (and_ln104_206_reg_1606 & and_ln102_1041_fu_984_p2);

assign and_ln102_1033_fu_1073_p2 = (icmp_ln86_1069_reg_1472_pp0_iter5_reg & and_ln102_1019_reg_1654);

assign and_ln102_1034_fu_1082_p2 = (and_ln102_1042_fu_1077_p2 & and_ln102_1013_reg_1642);

assign and_ln102_1035_fu_1087_p2 = (icmp_ln86_1071_reg_1482_pp0_iter5_reg & and_ln102_1020_fu_1069_p2);

assign and_ln102_1036_fu_1174_p2 = (and_ln104_207_reg_1648_pp0_iter6_reg & and_ln102_1043_fu_1169_p2);

assign and_ln102_1037_fu_720_p2 = (xor_ln104_510_fu_703_p2 & icmp_ln86_1061_reg_1432_pp0_iter2_reg);

assign and_ln102_1038_fu_841_p2 = (xor_ln104_511_fu_826_p2 & icmp_ln86_1063_reg_1442_pp0_iter3_reg);

assign and_ln102_1039_fu_855_p2 = (xor_ln104_512_fu_831_p2 & icmp_ln86_1065_reg_1452_pp0_iter3_reg);

assign and_ln102_1040_fu_971_p2 = (icmp_ln86_1066_reg_1457_pp0_iter4_reg & and_ln102_1012_reg_1522_pp0_iter4_reg);

assign and_ln102_1041_fu_984_p2 = (xor_ln104_514_fu_961_p2 & icmp_ln86_1068_reg_1467_pp0_iter4_reg);

assign and_ln102_1042_fu_1077_p2 = (xor_ln104_515_fu_1064_p2 & icmp_ln86_1070_reg_1477_pp0_iter5_reg);

assign and_ln102_1043_fu_1169_p2 = (xor_ln104_516_fu_1164_p2 & icmp_ln86_1072_reg_1487_pp0_iter6_reg);

assign and_ln102_fu_524_p2 = (icmp_ln86_reg_1323 & icmp_ln86_1044_reg_1332);

assign and_ln104_203_fu_537_p2 = (xor_ln104_reg_1492 & xor_ln104_504_fu_532_p2);

assign and_ln104_204_fu_583_p2 = (xor_ln104_505_fu_578_p2 & and_ln102_reg_1498);

assign and_ln104_205_fu_598_p2 = (xor_ln104_506_fu_593_p2 & and_ln104_fu_573_p2);

assign and_ln104_206_fu_821_p2 = (xor_ln104_507_fu_816_p2 & and_ln102_1009_reg_1504_pp0_iter3_reg);

assign and_ln104_207_fu_956_p2 = (xor_ln104_508_fu_951_p2 & and_ln104_203_reg_1510_pp0_iter4_reg);

assign and_ln104_208_fu_562_p2 = (xor_ln104_513_fu_557_p2 & and_ln102_1012_fu_547_p2);

assign and_ln104_fu_573_p2 = (xor_ln104_503_fu_568_p2 & icmp_ln86_reg_1323_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1191_p65;

assign icmp_ln86_1044_fu_344_p2 = (($signed(p_read13_int_reg) < $signed(18'd1175)) ? 1'b1 : 1'b0);

assign icmp_ln86_1045_fu_350_p2 = (($signed(p_read1_int_reg) < $signed(18'd259618)) ? 1'b1 : 1'b0);

assign icmp_ln86_1046_fu_356_p2 = (($signed(p_read7_int_reg) < $signed(18'd298)) ? 1'b1 : 1'b0);

assign icmp_ln86_1047_fu_362_p2 = (($signed(p_read4_int_reg) < $signed(18'd1202)) ? 1'b1 : 1'b0);

assign icmp_ln86_1048_fu_368_p2 = (($signed(p_read5_int_reg) < $signed(18'd1925)) ? 1'b1 : 1'b0);

assign icmp_ln86_1049_fu_374_p2 = (($signed(p_read11_int_reg) < $signed(18'd261066)) ? 1'b1 : 1'b0);

assign icmp_ln86_1050_fu_380_p2 = (($signed(p_read1_int_reg) < $signed(18'd181)) ? 1'b1 : 1'b0);

assign icmp_ln86_1051_fu_386_p2 = (($signed(p_read4_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_1052_fu_392_p2 = (($signed(p_read14_int_reg) < $signed(18'd595)) ? 1'b1 : 1'b0);

assign icmp_ln86_1053_fu_398_p2 = (($signed(p_read13_int_reg) < $signed(18'd1482)) ? 1'b1 : 1'b0);

assign icmp_ln86_1054_fu_404_p2 = (($signed(p_read12_int_reg) < $signed(18'd2018)) ? 1'b1 : 1'b0);

assign icmp_ln86_1055_fu_410_p2 = (($signed(p_read12_int_reg) < $signed(18'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_1056_fu_416_p2 = (($signed(p_read13_int_reg) < $signed(18'd261929)) ? 1'b1 : 1'b0);

assign icmp_ln86_1057_fu_422_p2 = (($signed(p_read10_int_reg) < $signed(18'd262066)) ? 1'b1 : 1'b0);

assign icmp_ln86_1058_fu_428_p2 = (($signed(p_read14_int_reg) < $signed(18'd262125)) ? 1'b1 : 1'b0);

assign icmp_ln86_1059_fu_434_p2 = (($signed(p_read2_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_1060_fu_440_p2 = (($signed(p_read5_int_reg) < $signed(18'd262099)) ? 1'b1 : 1'b0);

assign icmp_ln86_1061_fu_446_p2 = (($signed(p_read1_int_reg) < $signed(18'd703)) ? 1'b1 : 1'b0);

assign icmp_ln86_1062_fu_452_p2 = (($signed(p_read3_int_reg) < $signed(18'd745)) ? 1'b1 : 1'b0);

assign icmp_ln86_1063_fu_458_p2 = (($signed(p_read5_int_reg) < $signed(18'd153)) ? 1'b1 : 1'b0);

assign icmp_ln86_1064_fu_464_p2 = (($signed(p_read4_int_reg) < $signed(18'd2154)) ? 1'b1 : 1'b0);

assign icmp_ln86_1065_fu_470_p2 = (($signed(p_read4_int_reg) < $signed(18'd1766)) ? 1'b1 : 1'b0);

assign icmp_ln86_1066_fu_476_p2 = (($signed(p_read6_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_1067_fu_482_p2 = (($signed(p_read2_int_reg) < $signed(18'd1055)) ? 1'b1 : 1'b0);

assign icmp_ln86_1068_fu_488_p2 = (($signed(p_read14_int_reg) < $signed(18'd4658)) ? 1'b1 : 1'b0);

assign icmp_ln86_1069_fu_494_p2 = (($signed(p_read9_int_reg) < $signed(18'd261463)) ? 1'b1 : 1'b0);

assign icmp_ln86_1070_fu_500_p2 = (($signed(p_read4_int_reg) < $signed(18'd261790)) ? 1'b1 : 1'b0);

assign icmp_ln86_1071_fu_506_p2 = (($signed(p_read11_int_reg) < $signed(18'd261868)) ? 1'b1 : 1'b0);

assign icmp_ln86_1072_fu_512_p2 = (($signed(p_read11_int_reg) < $signed(18'd266)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_338_p2 = (($signed(p_read8_int_reg) < $signed(18'd261675)) ? 1'b1 : 1'b0);

assign or_ln117_949_fu_647_p2 = (and_ln104_208_reg_1535 | and_ln102_1014_reg_1529);

assign or_ln117_950_fu_659_p2 = (or_ln117_949_fu_647_p2 | and_ln102_1023_fu_623_p2);

assign or_ln117_951_fu_677_p2 = (and_ln104_208_reg_1535 | and_ln102_1010_reg_1516);

assign or_ln117_952_fu_735_p2 = (or_ln117_951_reg_1567 | and_ln102_1024_fu_716_p2);

assign or_ln117_953_fu_697_p2 = (or_ln117_951_fu_677_p2 | and_ln102_1015_fu_609_p2);

assign or_ln117_954_fu_747_p2 = (or_ln117_953_reg_1577 | and_ln102_1025_fu_725_p2);

assign or_ln117_955_fu_763_p2 = (and_ln104_208_reg_1535_pp0_iter2_reg | and_ln102_reg_1498_pp0_iter2_reg);

assign or_ln117_956_fu_775_p2 = (or_ln117_955_fu_763_p2 | and_ln102_1026_fu_730_p2);

assign or_ln117_957_fu_789_p2 = (or_ln117_955_fu_763_p2 | and_ln102_1016_fu_708_p2);

assign or_ln117_958_fu_865_p2 = (or_ln117_957_reg_1589 | and_ln102_1027_fu_846_p2);

assign or_ln117_959_fu_811_p2 = (or_ln117_955_fu_763_p2 | and_ln102_1011_reg_1549);

assign or_ln117_960_fu_877_p2 = (or_ln117_959_reg_1599 | and_ln102_1028_fu_851_p2);

assign or_ln117_961_fu_889_p2 = (or_ln117_959_reg_1599 | and_ln102_1017_reg_1583);

assign or_ln117_962_fu_901_p2 = (or_ln117_961_fu_889_p2 | and_ln102_1029_fu_860_p2);

assign or_ln117_963_fu_919_p2 = (icmp_ln86_reg_1323_pp0_iter3_reg | and_ln104_208_reg_1535_pp0_iter3_reg);

assign or_ln117_964_fu_994_p2 = (or_ln117_963_reg_1617 | and_ln102_1030_fu_975_p2);

assign or_ln117_965_fu_939_p2 = (icmp_ln86_reg_1323_pp0_iter3_reg | and_ln102_1012_reg_1522_pp0_iter3_reg);

assign or_ln117_966_fu_1006_p2 = (or_ln117_965_reg_1627 | and_ln102_1031_fu_980_p2);

assign or_ln117_967_fu_1018_p2 = (or_ln117_965_reg_1627 | and_ln102_1018_reg_1611);

assign or_ln117_968_fu_1030_p2 = (or_ln117_967_fu_1018_p2 | and_ln102_1032_fu_989_p2);

assign or_ln117_969_fu_943_p2 = (icmp_ln86_reg_1323_pp0_iter3_reg | and_ln102_1009_reg_1504_pp0_iter3_reg);

assign or_ln117_970_fu_1092_p2 = (or_ln117_969_reg_1634_pp0_iter5_reg | and_ln102_1033_fu_1073_p2);

assign or_ln117_971_fu_1059_p2 = (or_ln117_969_reg_1634 | and_ln102_1019_fu_966_p2);

assign or_ln117_972_fu_1104_p2 = (or_ln117_971_reg_1664 | and_ln102_1034_fu_1082_p2);

assign or_ln117_973_fu_1116_p2 = (or_ln117_969_reg_1634_pp0_iter5_reg | and_ln102_1013_reg_1642);

assign or_ln117_974_fu_1128_p2 = (or_ln117_973_fu_1116_p2 | and_ln102_1035_fu_1087_p2);

assign or_ln117_975_fu_1142_p2 = (or_ln117_973_fu_1116_p2 | and_ln102_1020_fu_1069_p2);

assign or_ln117_976_fu_1179_p2 = (or_ln117_975_reg_1670 | and_ln102_1036_fu_1174_p2);

assign or_ln117_977_fu_638_p2 = (xor_ln117_fu_633_p2 | icmp_ln86_1054_reg_1392_pp0_iter1_reg);

assign or_ln117_fu_628_p2 = (and_ln104_208_reg_1535 | and_ln102_1021_fu_614_p2);

assign select_ln117_1013_fu_665_p3 = ((or_ln117_949_fu_647_p2[0:0] == 1'b1) ? select_ln117_fu_651_p3 : 2'd3);

assign select_ln117_1014_fu_681_p3 = ((or_ln117_950_fu_659_p2[0:0] == 1'b1) ? zext_ln117_112_fu_673_p1 : 3'd4);

assign select_ln117_1015_fu_689_p3 = ((or_ln117_951_fu_677_p2[0:0] == 1'b1) ? select_ln117_1014_fu_681_p3 : 3'd5);

assign select_ln117_1016_fu_740_p3 = ((or_ln117_952_fu_735_p2[0:0] == 1'b1) ? select_ln117_1015_reg_1572 : 3'd6);

assign select_ln117_1017_fu_752_p3 = ((or_ln117_953_reg_1577[0:0] == 1'b1) ? select_ln117_1016_fu_740_p3 : 3'd7);

assign select_ln117_1018_fu_767_p3 = ((or_ln117_954_fu_747_p2[0:0] == 1'b1) ? zext_ln117_113_fu_759_p1 : 4'd8);

assign select_ln117_1019_fu_781_p3 = ((or_ln117_955_fu_763_p2[0:0] == 1'b1) ? select_ln117_1018_fu_767_p3 : 4'd9);

assign select_ln117_1020_fu_795_p3 = ((or_ln117_956_fu_775_p2[0:0] == 1'b1) ? select_ln117_1019_fu_781_p3 : 4'd10);

assign select_ln117_1021_fu_803_p3 = ((or_ln117_957_fu_789_p2[0:0] == 1'b1) ? select_ln117_1020_fu_795_p3 : 4'd11);

assign select_ln117_1022_fu_870_p3 = ((or_ln117_958_fu_865_p2[0:0] == 1'b1) ? select_ln117_1021_reg_1594 : 4'd12);

assign select_ln117_1023_fu_882_p3 = ((or_ln117_959_reg_1599[0:0] == 1'b1) ? select_ln117_1022_fu_870_p3 : 4'd13);

assign select_ln117_1024_fu_893_p3 = ((or_ln117_960_fu_877_p2[0:0] == 1'b1) ? select_ln117_1023_fu_882_p3 : 4'd14);

assign select_ln117_1025_fu_907_p3 = ((or_ln117_961_fu_889_p2[0:0] == 1'b1) ? select_ln117_1024_fu_893_p3 : 4'd15);

assign select_ln117_1026_fu_923_p3 = ((or_ln117_962_fu_901_p2[0:0] == 1'b1) ? zext_ln117_114_fu_915_p1 : 5'd16);

assign select_ln117_1027_fu_931_p3 = ((or_ln117_963_fu_919_p2[0:0] == 1'b1) ? select_ln117_1026_fu_923_p3 : 5'd17);

assign select_ln117_1028_fu_999_p3 = ((or_ln117_964_fu_994_p2[0:0] == 1'b1) ? select_ln117_1027_reg_1622 : 5'd18);

assign select_ln117_1029_fu_1011_p3 = ((or_ln117_965_reg_1627[0:0] == 1'b1) ? select_ln117_1028_fu_999_p3 : 5'd19);

assign select_ln117_1030_fu_1022_p3 = ((or_ln117_966_fu_1006_p2[0:0] == 1'b1) ? select_ln117_1029_fu_1011_p3 : 5'd20);

assign select_ln117_1031_fu_1036_p3 = ((or_ln117_967_fu_1018_p2[0:0] == 1'b1) ? select_ln117_1030_fu_1022_p3 : 5'd21);

assign select_ln117_1032_fu_1044_p3 = ((or_ln117_968_fu_1030_p2[0:0] == 1'b1) ? select_ln117_1031_fu_1036_p3 : 5'd22);

assign select_ln117_1033_fu_1052_p3 = ((or_ln117_969_reg_1634[0:0] == 1'b1) ? select_ln117_1032_fu_1044_p3 : 5'd23);

assign select_ln117_1034_fu_1097_p3 = ((or_ln117_970_fu_1092_p2[0:0] == 1'b1) ? select_ln117_1033_reg_1659 : 5'd24);

assign select_ln117_1035_fu_1109_p3 = ((or_ln117_971_reg_1664[0:0] == 1'b1) ? select_ln117_1034_fu_1097_p3 : 5'd25);

assign select_ln117_1036_fu_1120_p3 = ((or_ln117_972_fu_1104_p2[0:0] == 1'b1) ? select_ln117_1035_fu_1109_p3 : 5'd26);

assign select_ln117_1037_fu_1134_p3 = ((or_ln117_973_fu_1116_p2[0:0] == 1'b1) ? select_ln117_1036_fu_1120_p3 : 5'd27);

assign select_ln117_1038_fu_1148_p3 = ((or_ln117_974_fu_1128_p2[0:0] == 1'b1) ? select_ln117_1037_fu_1134_p3 : 5'd28);

assign select_ln117_1039_fu_1156_p3 = ((or_ln117_975_fu_1142_p2[0:0] == 1'b1) ? select_ln117_1038_fu_1148_p3 : 5'd29);

assign select_ln117_fu_651_p3 = ((or_ln117_fu_628_p2[0:0] == 1'b1) ? zext_ln117_fu_643_p1 : 2'd2);

assign xor_ln104_503_fu_568_p2 = (icmp_ln86_1044_reg_1332_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_504_fu_532_p2 = (icmp_ln86_1045_reg_1338 ^ 1'd1);

assign xor_ln104_505_fu_578_p2 = (icmp_ln86_1046_reg_1344_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_506_fu_593_p2 = (icmp_ln86_1047_reg_1350_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_507_fu_816_p2 = (icmp_ln86_1048_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_508_fu_951_p2 = (icmp_ln86_1049_reg_1362_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_509_fu_604_p2 = (icmp_ln86_1050_reg_1368_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_510_fu_703_p2 = (icmp_ln86_1051_reg_1374_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_511_fu_826_p2 = (icmp_ln86_1052_reg_1380_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_512_fu_831_p2 = (icmp_ln86_1053_reg_1386_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_513_fu_557_p2 = (icmp_ln86_1054_reg_1392 ^ 1'd1);

assign xor_ln104_514_fu_961_p2 = (icmp_ln86_1055_reg_1399_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_515_fu_1064_p2 = (icmp_ln86_1056_reg_1405_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_516_fu_1164_p2 = (icmp_ln86_1057_reg_1411_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_518_p2 = (icmp_ln86_fu_338_p2 ^ 1'd1);

assign xor_ln117_fu_633_p2 = (1'd1 ^ and_ln102_1012_reg_1522);

assign zext_ln117_112_fu_673_p1 = select_ln117_1013_fu_665_p3;

assign zext_ln117_113_fu_759_p1 = select_ln117_1017_fu_752_p3;

assign zext_ln117_114_fu_915_p1 = select_ln117_1025_fu_907_p3;

assign zext_ln117_fu_643_p1 = or_ln117_977_fu_638_p2;

endmodule //conifer_jettag_accelerator_decision_function_37
