/// Auto-generated bit field definitions for SCB_ACTRL
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::scb_actrl {

using namespace alloy::hal::bitfields;

// ============================================================================
// SCB_ACTRL Bit Field Definitions
// ============================================================================

/// ACTRL - Auxiliary control register
namespace actrl {
    /// DISFOLD
    /// Position: 2, Width: 1
    using DISFOLD = BitField<2, 1>;
    constexpr uint32_t DISFOLD_Pos = 2;
    constexpr uint32_t DISFOLD_Msk = DISFOLD::mask;

    /// FPEXCODIS
    /// Position: 10, Width: 1
    using FPEXCODIS = BitField<10, 1>;
    constexpr uint32_t FPEXCODIS_Pos = 10;
    constexpr uint32_t FPEXCODIS_Msk = FPEXCODIS::mask;

    /// DISRAMODE
    /// Position: 11, Width: 1
    using DISRAMODE = BitField<11, 1>;
    constexpr uint32_t DISRAMODE_Pos = 11;
    constexpr uint32_t DISRAMODE_Msk = DISRAMODE::mask;

    /// DISITMATBFLUSH
    /// Position: 12, Width: 1
    using DISITMATBFLUSH = BitField<12, 1>;
    constexpr uint32_t DISITMATBFLUSH_Pos = 12;
    constexpr uint32_t DISITMATBFLUSH_Msk = DISITMATBFLUSH::mask;

}  // namespace actrl

}  // namespace alloy::hal::st::stm32f7::scb_actrl
