

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Fri Dec 22 18:02:53 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.449 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5177197|  5177197|  51.772 ms|  51.772 ms|  5177197|  5177197|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_1_VITIS_LOOP_80_2                    |  5177196|  5177196|      1539|          -|          -|  3364|        no|
        | + VITIS_LOOP_87_3                                   |       33|       33|         2|          1|          1|    32|       yes|
        | + VITIS_LOOP_92_4_VITIS_LOOP_98_6_VITIS_LOOP_107_7  |     1445|     1445|        10|          5|          1|   288|       yes|
        | + VITIS_LOOP_115_8                                  |       51|       51|        21|          1|          1|    32|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 5, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 5, D = 10, States = { 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-2 : II = 1, D = 21, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 19 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 9 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 41 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 20 
41 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%br_ln77 = br void" [../src/hls/cnn.cpp:77]   --->   Operation 42 'br' 'br_ln77' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten283 = phi i12 0, void %.lr.ph28, i12 %add_ln77, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 43 'phi' 'indvar_flatten283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %.lr.ph28, i6 %select_ln77_1, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_sum_31_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_31_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 45 'phi' 'output_sum_31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%output_sum_30_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_30_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 46 'phi' 'output_sum_30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%output_sum_29_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_29_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 47 'phi' 'output_sum_29_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%output_sum_28_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_28_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 48 'phi' 'output_sum_28_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%output_sum_27_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_27_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 49 'phi' 'output_sum_27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%output_sum_26_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_26_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 50 'phi' 'output_sum_26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%output_sum_25_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_25_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 51 'phi' 'output_sum_25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%output_sum_24_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_24_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 52 'phi' 'output_sum_24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%output_sum_23_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_23_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 53 'phi' 'output_sum_23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%output_sum_22_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_22_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 54 'phi' 'output_sum_22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%output_sum_21_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_21_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 55 'phi' 'output_sum_21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%output_sum_20_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_20_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 56 'phi' 'output_sum_20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%output_sum_19_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_19_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 57 'phi' 'output_sum_19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%output_sum_18_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_18_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 58 'phi' 'output_sum_18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%output_sum_17_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_17_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 59 'phi' 'output_sum_17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%output_sum_16_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_16_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 60 'phi' 'output_sum_16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_sum_15_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_15_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 61 'phi' 'output_sum_15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%output_sum_14_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_14_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 62 'phi' 'output_sum_14_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_sum_13_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_13_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 63 'phi' 'output_sum_13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%output_sum_12_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_12_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 64 'phi' 'output_sum_12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%output_sum_11_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_11_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 65 'phi' 'output_sum_11_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%output_sum_10_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_10_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 66 'phi' 'output_sum_10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%output_sum_9_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_9_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 67 'phi' 'output_sum_9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%output_sum_8_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_8_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 68 'phi' 'output_sum_8_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%output_sum_7_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_7_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 69 'phi' 'output_sum_7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%output_sum_6_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_6_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 70 'phi' 'output_sum_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%output_sum_5_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_5_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 71 'phi' 'output_sum_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%output_sum_4_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_4_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 72 'phi' 'output_sum_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%output_sum_3_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_3_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 73 'phi' 'output_sum_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%output_sum_2_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_2_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 74 'phi' 'output_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%output_sum_1_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_1_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 75 'phi' 'output_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%output_sum_0_1 = phi i32 <undef>, void %.lr.ph28, i32 %output_sum_0_9, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:109]   --->   Operation 76 'phi' 'output_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ii = phi i6 1, void %.lr.ph28, i6 %add_ln80, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 77 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.96ns)   --->   "%add_ln77 = add i12 %indvar_flatten283, i12 1" [../src/hls/cnn.cpp:77]   --->   Operation 78 'add' 'add_ln77' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.86ns)   --->   "%icmp_ln77 = icmp_eq  i12 %indvar_flatten283, i12 3364" [../src/hls/cnn.cpp:77]   --->   Operation 79 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %._crit_edge24.loopexit, void %._crit_edge29.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 80 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.87ns)   --->   "%icmp_ln80 = icmp_eq  i6 %ii, i6 59" [../src/hls/cnn.cpp:80]   --->   Operation 81 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln77)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.44ns)   --->   "%select_ln77 = select i1 %icmp_ln80, i6 1, i6 %ii" [../src/hls/cnn.cpp:77]   --->   Operation 82 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.88ns)   --->   "%add_ln77_1 = add i6 %i, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 83 'add' 'add_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.44ns)   --->   "%select_ln77_1 = select i1 %icmp_ln80, i6 %add_ln77_1, i6 %i" [../src/hls/cnn.cpp:77]   --->   Operation 84 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %select_ln77_1" [../src/hls/cnn.cpp:77]   --->   Operation 85 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 86 [3/3] (1.08ns) (grouped into DSP with root node add_ln83_1)   --->   "%mul_ln77 = mul i12 %zext_ln77, i12 58" [../src/hls/cnn.cpp:77]   --->   Operation 86 'mul' 'mul_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln122 = ret" [../src/hls/cnn.cpp:122]   --->   Operation 87 'ret' 'ret_ln122' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 88 [2/3] (1.08ns) (grouped into DSP with root node add_ln83_1)   --->   "%mul_ln77 = mul i12 %zext_ln77, i12 58" [../src/hls/cnn.cpp:77]   --->   Operation 88 'mul' 'mul_ln77' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln83_1)   --->   "%mul_ln77 = mul i12 %zext_ln77, i12 58" [../src/hls/cnn.cpp:77]   --->   Operation 89 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln77" [../src/hls/cnn.cpp:83]   --->   Operation 90 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.89ns)   --->   "%add_ln83 = add i7 %zext_ln83, i7 69" [../src/hls/cnn.cpp:83]   --->   Operation 91 'add' 'add_ln83' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i7 %add_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 92 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln83_1 = add i12 %sext_ln83, i12 %mul_ln77" [../src/hls/cnn.cpp:83]   --->   Operation 93 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_80_2_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3364, i64 3364, i64 3364"   --->   Operation 95 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln83_cast8 = zext i6 %select_ln77" [../src/hls/cnn.cpp:77]   --->   Operation 96 'zext' 'trunc_ln83_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:80]   --->   Operation 97 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln83_1 = add i12 %sext_ln83, i12 %mul_ln77" [../src/hls/cnn.cpp:83]   --->   Operation 98 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln83_1, i5 0" [../src/hls/cnn.cpp:83]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.48ns)   --->   "%br_ln87 = br void" [../src/hls/cnn.cpp:87]   --->   Operation 100 'br' 'br_ln87' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %._crit_edge24.loopexit, i6 %add_ln87, void %.split97" [../src/hls/cnn.cpp:87]   --->   Operation 101 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.88ns)   --->   "%add_ln87 = add i6 %iii, i6 1" [../src/hls/cnn.cpp:87]   --->   Operation 102 'add' 'add_ln87' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.87ns)   --->   "%icmp_ln87 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:87]   --->   Operation 103 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:87]   --->   Operation 104 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %iii" [../src/hls/cnn.cpp:87]   --->   Operation 105 'zext' 'iii_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %iii_cast" [../src/hls/cnn.cpp:89]   --->   Operation 106 'getelementptr' 'layer_2_bias_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (1.35ns)   --->   "%output_sum_0 = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:89]   --->   Operation 107 'load' 'output_sum_0' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i6 %iii" [../src/hls/cnn.cpp:89]   --->   Operation 108 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.21>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%output_sum_31_2 = phi i32 %output_sum_31_1, void %._crit_edge24.loopexit, i32 %output_sum_31_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 109 'phi' 'output_sum_31_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%output_sum_30_2 = phi i32 %output_sum_30_1, void %._crit_edge24.loopexit, i32 %output_sum_30_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 110 'phi' 'output_sum_30_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%output_sum_29_2 = phi i32 %output_sum_29_1, void %._crit_edge24.loopexit, i32 %output_sum_29_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 111 'phi' 'output_sum_29_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%output_sum_28_2 = phi i32 %output_sum_28_1, void %._crit_edge24.loopexit, i32 %output_sum_28_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 112 'phi' 'output_sum_28_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%output_sum_27_2 = phi i32 %output_sum_27_1, void %._crit_edge24.loopexit, i32 %output_sum_27_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 113 'phi' 'output_sum_27_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%output_sum_26_2 = phi i32 %output_sum_26_1, void %._crit_edge24.loopexit, i32 %output_sum_26_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 114 'phi' 'output_sum_26_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%output_sum_25_2 = phi i32 %output_sum_25_1, void %._crit_edge24.loopexit, i32 %output_sum_25_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 115 'phi' 'output_sum_25_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%output_sum_24_2 = phi i32 %output_sum_24_1, void %._crit_edge24.loopexit, i32 %output_sum_24_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 116 'phi' 'output_sum_24_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%output_sum_23_2 = phi i32 %output_sum_23_1, void %._crit_edge24.loopexit, i32 %output_sum_23_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 117 'phi' 'output_sum_23_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%output_sum_22_2 = phi i32 %output_sum_22_1, void %._crit_edge24.loopexit, i32 %output_sum_22_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 118 'phi' 'output_sum_22_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%output_sum_21_2 = phi i32 %output_sum_21_1, void %._crit_edge24.loopexit, i32 %output_sum_21_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 119 'phi' 'output_sum_21_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%output_sum_20_2 = phi i32 %output_sum_20_1, void %._crit_edge24.loopexit, i32 %output_sum_20_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 120 'phi' 'output_sum_20_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%output_sum_19_2 = phi i32 %output_sum_19_1, void %._crit_edge24.loopexit, i32 %output_sum_19_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 121 'phi' 'output_sum_19_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%output_sum_18_2 = phi i32 %output_sum_18_1, void %._crit_edge24.loopexit, i32 %output_sum_18_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 122 'phi' 'output_sum_18_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%output_sum_17_2 = phi i32 %output_sum_17_1, void %._crit_edge24.loopexit, i32 %output_sum_17_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 123 'phi' 'output_sum_17_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%output_sum_16_2 = phi i32 %output_sum_16_1, void %._crit_edge24.loopexit, i32 %output_sum_16_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 124 'phi' 'output_sum_16_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%output_sum_15_2 = phi i32 %output_sum_15_1, void %._crit_edge24.loopexit, i32 %output_sum_15_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 125 'phi' 'output_sum_15_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%output_sum_14_2 = phi i32 %output_sum_14_1, void %._crit_edge24.loopexit, i32 %output_sum_14_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 126 'phi' 'output_sum_14_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%output_sum_13_2 = phi i32 %output_sum_13_1, void %._crit_edge24.loopexit, i32 %output_sum_13_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 127 'phi' 'output_sum_13_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%output_sum_12_2 = phi i32 %output_sum_12_1, void %._crit_edge24.loopexit, i32 %output_sum_12_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 128 'phi' 'output_sum_12_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%output_sum_11_2 = phi i32 %output_sum_11_1, void %._crit_edge24.loopexit, i32 %output_sum_11_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 129 'phi' 'output_sum_11_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%output_sum_10_2 = phi i32 %output_sum_10_1, void %._crit_edge24.loopexit, i32 %output_sum_10_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 130 'phi' 'output_sum_10_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%output_sum_9_2 = phi i32 %output_sum_9_1, void %._crit_edge24.loopexit, i32 %output_sum_9_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 131 'phi' 'output_sum_9_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%output_sum_8_2 = phi i32 %output_sum_8_1, void %._crit_edge24.loopexit, i32 %output_sum_8_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 132 'phi' 'output_sum_8_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%output_sum_7_2 = phi i32 %output_sum_7_1, void %._crit_edge24.loopexit, i32 %output_sum_7_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 133 'phi' 'output_sum_7_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%output_sum_6_2 = phi i32 %output_sum_6_1, void %._crit_edge24.loopexit, i32 %output_sum_6_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 134 'phi' 'output_sum_6_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%output_sum_5_2 = phi i32 %output_sum_5_1, void %._crit_edge24.loopexit, i32 %output_sum_5_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 135 'phi' 'output_sum_5_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%output_sum_4_2 = phi i32 %output_sum_4_1, void %._crit_edge24.loopexit, i32 %output_sum_4_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 136 'phi' 'output_sum_4_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%output_sum_3_2 = phi i32 %output_sum_3_1, void %._crit_edge24.loopexit, i32 %output_sum_3_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 137 'phi' 'output_sum_3_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%output_sum_2_2 = phi i32 %output_sum_2_1, void %._crit_edge24.loopexit, i32 %output_sum_2_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 138 'phi' 'output_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%output_sum_1_2 = phi i32 %output_sum_1_1, void %._crit_edge24.loopexit, i32 %output_sum_1_3, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 139 'phi' 'output_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%output_sum_0_2 = phi i32 %output_sum_0_1, void %._crit_edge24.loopexit, i32 %output_sum_0_31, void %.split97" [../src/hls/cnn.cpp:109]   --->   Operation 140 'phi' 'output_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 142 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../src/hls/cnn.cpp:87]   --->   Operation 143 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 144 [1/2] (1.35ns)   --->   "%output_sum_0 = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:89]   --->   Operation 144 'load' 'output_sum_0' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 145 [1/1] (0.86ns)   --->   "%switch_ln89 = switch i5 %trunc_ln89, void %branch95, i5 0, void %.split97, i5 1, void %branch65, i5 2, void %branch66, i5 3, void %branch67, i5 4, void %branch68, i5 5, void %branch69, i5 6, void %branch70, i5 7, void %branch71, i5 8, void %branch72, i5 9, void %branch73, i5 10, void %branch74, i5 11, void %branch75, i5 12, void %branch76, i5 13, void %branch77, i5 14, void %branch78, i5 15, void %branch79, i5 16, void %branch80, i5 17, void %branch81, i5 18, void %branch82, i5 19, void %branch83, i5 20, void %branch84, i5 21, void %branch85, i5 22, void %branch86, i5 23, void %branch87, i5 24, void %branch88, i5 25, void %branch89, i5 26, void %branch90, i5 27, void %branch91, i5 28, void %branch92, i5 29, void %branch93, i5 30, void %branch94" [../src/hls/cnn.cpp:89]   --->   Operation 145 'switch' 'switch_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.86>
ST_7 : Operation 146 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 146 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 30)> <Delay = 0.48>
ST_7 : Operation 147 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 147 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 29)> <Delay = 0.48>
ST_7 : Operation 148 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 148 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 28)> <Delay = 0.48>
ST_7 : Operation 149 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 149 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 27)> <Delay = 0.48>
ST_7 : Operation 150 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 150 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 26)> <Delay = 0.48>
ST_7 : Operation 151 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 151 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 25)> <Delay = 0.48>
ST_7 : Operation 152 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 152 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 24)> <Delay = 0.48>
ST_7 : Operation 153 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 153 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 23)> <Delay = 0.48>
ST_7 : Operation 154 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 154 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 22)> <Delay = 0.48>
ST_7 : Operation 155 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 155 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 21)> <Delay = 0.48>
ST_7 : Operation 156 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 156 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 20)> <Delay = 0.48>
ST_7 : Operation 157 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 157 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 19)> <Delay = 0.48>
ST_7 : Operation 158 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 158 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 18)> <Delay = 0.48>
ST_7 : Operation 159 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 159 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 17)> <Delay = 0.48>
ST_7 : Operation 160 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 160 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 16)> <Delay = 0.48>
ST_7 : Operation 161 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 161 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 15)> <Delay = 0.48>
ST_7 : Operation 162 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 162 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 14)> <Delay = 0.48>
ST_7 : Operation 163 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 163 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 13)> <Delay = 0.48>
ST_7 : Operation 164 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 164 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 12)> <Delay = 0.48>
ST_7 : Operation 165 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 165 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 11)> <Delay = 0.48>
ST_7 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 166 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 10)> <Delay = 0.48>
ST_7 : Operation 167 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 167 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 9)> <Delay = 0.48>
ST_7 : Operation 168 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 168 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 8)> <Delay = 0.48>
ST_7 : Operation 169 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 169 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 7)> <Delay = 0.48>
ST_7 : Operation 170 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 170 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 6)> <Delay = 0.48>
ST_7 : Operation 171 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 171 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 5)> <Delay = 0.48>
ST_7 : Operation 172 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 172 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 4)> <Delay = 0.48>
ST_7 : Operation 173 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 173 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 3)> <Delay = 0.48>
ST_7 : Operation 174 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 174 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 2)> <Delay = 0.48>
ST_7 : Operation 175 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 175 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 1)> <Delay = 0.48>
ST_7 : Operation 176 [1/1] (0.48ns)   --->   "%br_ln89 = br void %.split97" [../src/hls/cnn.cpp:89]   --->   Operation 176 'br' 'br_ln89' <Predicate = (!icmp_ln87 & trunc_ln89 == 31)> <Delay = 0.48>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%output_sum_31_3 = phi i32 %output_sum_0, void %branch95, i32 %output_sum_31_2, void %branch94, i32 %output_sum_31_2, void %branch93, i32 %output_sum_31_2, void %branch92, i32 %output_sum_31_2, void %branch91, i32 %output_sum_31_2, void %branch90, i32 %output_sum_31_2, void %branch89, i32 %output_sum_31_2, void %branch88, i32 %output_sum_31_2, void %branch87, i32 %output_sum_31_2, void %branch86, i32 %output_sum_31_2, void %branch85, i32 %output_sum_31_2, void %branch84, i32 %output_sum_31_2, void %branch83, i32 %output_sum_31_2, void %branch82, i32 %output_sum_31_2, void %branch81, i32 %output_sum_31_2, void %branch80, i32 %output_sum_31_2, void %branch79, i32 %output_sum_31_2, void %branch78, i32 %output_sum_31_2, void %branch77, i32 %output_sum_31_2, void %branch76, i32 %output_sum_31_2, void %branch75, i32 %output_sum_31_2, void %branch74, i32 %output_sum_31_2, void %branch73, i32 %output_sum_31_2, void %branch72, i32 %output_sum_31_2, void %branch71, i32 %output_sum_31_2, void %branch70, i32 %output_sum_31_2, void %branch69, i32 %output_sum_31_2, void %branch68, i32 %output_sum_31_2, void %branch67, i32 %output_sum_31_2, void %branch66, i32 %output_sum_31_2, void %branch65, i32 %output_sum_31_2, void %.split"   --->   Operation 177 'phi' 'output_sum_31_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%output_sum_30_3 = phi i32 %output_sum_30_2, void %branch95, i32 %output_sum_0, void %branch94, i32 %output_sum_30_2, void %branch93, i32 %output_sum_30_2, void %branch92, i32 %output_sum_30_2, void %branch91, i32 %output_sum_30_2, void %branch90, i32 %output_sum_30_2, void %branch89, i32 %output_sum_30_2, void %branch88, i32 %output_sum_30_2, void %branch87, i32 %output_sum_30_2, void %branch86, i32 %output_sum_30_2, void %branch85, i32 %output_sum_30_2, void %branch84, i32 %output_sum_30_2, void %branch83, i32 %output_sum_30_2, void %branch82, i32 %output_sum_30_2, void %branch81, i32 %output_sum_30_2, void %branch80, i32 %output_sum_30_2, void %branch79, i32 %output_sum_30_2, void %branch78, i32 %output_sum_30_2, void %branch77, i32 %output_sum_30_2, void %branch76, i32 %output_sum_30_2, void %branch75, i32 %output_sum_30_2, void %branch74, i32 %output_sum_30_2, void %branch73, i32 %output_sum_30_2, void %branch72, i32 %output_sum_30_2, void %branch71, i32 %output_sum_30_2, void %branch70, i32 %output_sum_30_2, void %branch69, i32 %output_sum_30_2, void %branch68, i32 %output_sum_30_2, void %branch67, i32 %output_sum_30_2, void %branch66, i32 %output_sum_30_2, void %branch65, i32 %output_sum_30_2, void %.split"   --->   Operation 178 'phi' 'output_sum_30_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%output_sum_29_3 = phi i32 %output_sum_29_2, void %branch95, i32 %output_sum_29_2, void %branch94, i32 %output_sum_0, void %branch93, i32 %output_sum_29_2, void %branch92, i32 %output_sum_29_2, void %branch91, i32 %output_sum_29_2, void %branch90, i32 %output_sum_29_2, void %branch89, i32 %output_sum_29_2, void %branch88, i32 %output_sum_29_2, void %branch87, i32 %output_sum_29_2, void %branch86, i32 %output_sum_29_2, void %branch85, i32 %output_sum_29_2, void %branch84, i32 %output_sum_29_2, void %branch83, i32 %output_sum_29_2, void %branch82, i32 %output_sum_29_2, void %branch81, i32 %output_sum_29_2, void %branch80, i32 %output_sum_29_2, void %branch79, i32 %output_sum_29_2, void %branch78, i32 %output_sum_29_2, void %branch77, i32 %output_sum_29_2, void %branch76, i32 %output_sum_29_2, void %branch75, i32 %output_sum_29_2, void %branch74, i32 %output_sum_29_2, void %branch73, i32 %output_sum_29_2, void %branch72, i32 %output_sum_29_2, void %branch71, i32 %output_sum_29_2, void %branch70, i32 %output_sum_29_2, void %branch69, i32 %output_sum_29_2, void %branch68, i32 %output_sum_29_2, void %branch67, i32 %output_sum_29_2, void %branch66, i32 %output_sum_29_2, void %branch65, i32 %output_sum_29_2, void %.split"   --->   Operation 179 'phi' 'output_sum_29_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%output_sum_28_3 = phi i32 %output_sum_28_2, void %branch95, i32 %output_sum_28_2, void %branch94, i32 %output_sum_28_2, void %branch93, i32 %output_sum_0, void %branch92, i32 %output_sum_28_2, void %branch91, i32 %output_sum_28_2, void %branch90, i32 %output_sum_28_2, void %branch89, i32 %output_sum_28_2, void %branch88, i32 %output_sum_28_2, void %branch87, i32 %output_sum_28_2, void %branch86, i32 %output_sum_28_2, void %branch85, i32 %output_sum_28_2, void %branch84, i32 %output_sum_28_2, void %branch83, i32 %output_sum_28_2, void %branch82, i32 %output_sum_28_2, void %branch81, i32 %output_sum_28_2, void %branch80, i32 %output_sum_28_2, void %branch79, i32 %output_sum_28_2, void %branch78, i32 %output_sum_28_2, void %branch77, i32 %output_sum_28_2, void %branch76, i32 %output_sum_28_2, void %branch75, i32 %output_sum_28_2, void %branch74, i32 %output_sum_28_2, void %branch73, i32 %output_sum_28_2, void %branch72, i32 %output_sum_28_2, void %branch71, i32 %output_sum_28_2, void %branch70, i32 %output_sum_28_2, void %branch69, i32 %output_sum_28_2, void %branch68, i32 %output_sum_28_2, void %branch67, i32 %output_sum_28_2, void %branch66, i32 %output_sum_28_2, void %branch65, i32 %output_sum_28_2, void %.split"   --->   Operation 180 'phi' 'output_sum_28_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%output_sum_27_3 = phi i32 %output_sum_27_2, void %branch95, i32 %output_sum_27_2, void %branch94, i32 %output_sum_27_2, void %branch93, i32 %output_sum_27_2, void %branch92, i32 %output_sum_0, void %branch91, i32 %output_sum_27_2, void %branch90, i32 %output_sum_27_2, void %branch89, i32 %output_sum_27_2, void %branch88, i32 %output_sum_27_2, void %branch87, i32 %output_sum_27_2, void %branch86, i32 %output_sum_27_2, void %branch85, i32 %output_sum_27_2, void %branch84, i32 %output_sum_27_2, void %branch83, i32 %output_sum_27_2, void %branch82, i32 %output_sum_27_2, void %branch81, i32 %output_sum_27_2, void %branch80, i32 %output_sum_27_2, void %branch79, i32 %output_sum_27_2, void %branch78, i32 %output_sum_27_2, void %branch77, i32 %output_sum_27_2, void %branch76, i32 %output_sum_27_2, void %branch75, i32 %output_sum_27_2, void %branch74, i32 %output_sum_27_2, void %branch73, i32 %output_sum_27_2, void %branch72, i32 %output_sum_27_2, void %branch71, i32 %output_sum_27_2, void %branch70, i32 %output_sum_27_2, void %branch69, i32 %output_sum_27_2, void %branch68, i32 %output_sum_27_2, void %branch67, i32 %output_sum_27_2, void %branch66, i32 %output_sum_27_2, void %branch65, i32 %output_sum_27_2, void %.split"   --->   Operation 181 'phi' 'output_sum_27_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%output_sum_26_3 = phi i32 %output_sum_26_2, void %branch95, i32 %output_sum_26_2, void %branch94, i32 %output_sum_26_2, void %branch93, i32 %output_sum_26_2, void %branch92, i32 %output_sum_26_2, void %branch91, i32 %output_sum_0, void %branch90, i32 %output_sum_26_2, void %branch89, i32 %output_sum_26_2, void %branch88, i32 %output_sum_26_2, void %branch87, i32 %output_sum_26_2, void %branch86, i32 %output_sum_26_2, void %branch85, i32 %output_sum_26_2, void %branch84, i32 %output_sum_26_2, void %branch83, i32 %output_sum_26_2, void %branch82, i32 %output_sum_26_2, void %branch81, i32 %output_sum_26_2, void %branch80, i32 %output_sum_26_2, void %branch79, i32 %output_sum_26_2, void %branch78, i32 %output_sum_26_2, void %branch77, i32 %output_sum_26_2, void %branch76, i32 %output_sum_26_2, void %branch75, i32 %output_sum_26_2, void %branch74, i32 %output_sum_26_2, void %branch73, i32 %output_sum_26_2, void %branch72, i32 %output_sum_26_2, void %branch71, i32 %output_sum_26_2, void %branch70, i32 %output_sum_26_2, void %branch69, i32 %output_sum_26_2, void %branch68, i32 %output_sum_26_2, void %branch67, i32 %output_sum_26_2, void %branch66, i32 %output_sum_26_2, void %branch65, i32 %output_sum_26_2, void %.split"   --->   Operation 182 'phi' 'output_sum_26_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%output_sum_25_3 = phi i32 %output_sum_25_2, void %branch95, i32 %output_sum_25_2, void %branch94, i32 %output_sum_25_2, void %branch93, i32 %output_sum_25_2, void %branch92, i32 %output_sum_25_2, void %branch91, i32 %output_sum_25_2, void %branch90, i32 %output_sum_0, void %branch89, i32 %output_sum_25_2, void %branch88, i32 %output_sum_25_2, void %branch87, i32 %output_sum_25_2, void %branch86, i32 %output_sum_25_2, void %branch85, i32 %output_sum_25_2, void %branch84, i32 %output_sum_25_2, void %branch83, i32 %output_sum_25_2, void %branch82, i32 %output_sum_25_2, void %branch81, i32 %output_sum_25_2, void %branch80, i32 %output_sum_25_2, void %branch79, i32 %output_sum_25_2, void %branch78, i32 %output_sum_25_2, void %branch77, i32 %output_sum_25_2, void %branch76, i32 %output_sum_25_2, void %branch75, i32 %output_sum_25_2, void %branch74, i32 %output_sum_25_2, void %branch73, i32 %output_sum_25_2, void %branch72, i32 %output_sum_25_2, void %branch71, i32 %output_sum_25_2, void %branch70, i32 %output_sum_25_2, void %branch69, i32 %output_sum_25_2, void %branch68, i32 %output_sum_25_2, void %branch67, i32 %output_sum_25_2, void %branch66, i32 %output_sum_25_2, void %branch65, i32 %output_sum_25_2, void %.split"   --->   Operation 183 'phi' 'output_sum_25_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%output_sum_24_3 = phi i32 %output_sum_24_2, void %branch95, i32 %output_sum_24_2, void %branch94, i32 %output_sum_24_2, void %branch93, i32 %output_sum_24_2, void %branch92, i32 %output_sum_24_2, void %branch91, i32 %output_sum_24_2, void %branch90, i32 %output_sum_24_2, void %branch89, i32 %output_sum_0, void %branch88, i32 %output_sum_24_2, void %branch87, i32 %output_sum_24_2, void %branch86, i32 %output_sum_24_2, void %branch85, i32 %output_sum_24_2, void %branch84, i32 %output_sum_24_2, void %branch83, i32 %output_sum_24_2, void %branch82, i32 %output_sum_24_2, void %branch81, i32 %output_sum_24_2, void %branch80, i32 %output_sum_24_2, void %branch79, i32 %output_sum_24_2, void %branch78, i32 %output_sum_24_2, void %branch77, i32 %output_sum_24_2, void %branch76, i32 %output_sum_24_2, void %branch75, i32 %output_sum_24_2, void %branch74, i32 %output_sum_24_2, void %branch73, i32 %output_sum_24_2, void %branch72, i32 %output_sum_24_2, void %branch71, i32 %output_sum_24_2, void %branch70, i32 %output_sum_24_2, void %branch69, i32 %output_sum_24_2, void %branch68, i32 %output_sum_24_2, void %branch67, i32 %output_sum_24_2, void %branch66, i32 %output_sum_24_2, void %branch65, i32 %output_sum_24_2, void %.split"   --->   Operation 184 'phi' 'output_sum_24_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%output_sum_23_3 = phi i32 %output_sum_23_2, void %branch95, i32 %output_sum_23_2, void %branch94, i32 %output_sum_23_2, void %branch93, i32 %output_sum_23_2, void %branch92, i32 %output_sum_23_2, void %branch91, i32 %output_sum_23_2, void %branch90, i32 %output_sum_23_2, void %branch89, i32 %output_sum_23_2, void %branch88, i32 %output_sum_0, void %branch87, i32 %output_sum_23_2, void %branch86, i32 %output_sum_23_2, void %branch85, i32 %output_sum_23_2, void %branch84, i32 %output_sum_23_2, void %branch83, i32 %output_sum_23_2, void %branch82, i32 %output_sum_23_2, void %branch81, i32 %output_sum_23_2, void %branch80, i32 %output_sum_23_2, void %branch79, i32 %output_sum_23_2, void %branch78, i32 %output_sum_23_2, void %branch77, i32 %output_sum_23_2, void %branch76, i32 %output_sum_23_2, void %branch75, i32 %output_sum_23_2, void %branch74, i32 %output_sum_23_2, void %branch73, i32 %output_sum_23_2, void %branch72, i32 %output_sum_23_2, void %branch71, i32 %output_sum_23_2, void %branch70, i32 %output_sum_23_2, void %branch69, i32 %output_sum_23_2, void %branch68, i32 %output_sum_23_2, void %branch67, i32 %output_sum_23_2, void %branch66, i32 %output_sum_23_2, void %branch65, i32 %output_sum_23_2, void %.split"   --->   Operation 185 'phi' 'output_sum_23_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%output_sum_22_3 = phi i32 %output_sum_22_2, void %branch95, i32 %output_sum_22_2, void %branch94, i32 %output_sum_22_2, void %branch93, i32 %output_sum_22_2, void %branch92, i32 %output_sum_22_2, void %branch91, i32 %output_sum_22_2, void %branch90, i32 %output_sum_22_2, void %branch89, i32 %output_sum_22_2, void %branch88, i32 %output_sum_22_2, void %branch87, i32 %output_sum_0, void %branch86, i32 %output_sum_22_2, void %branch85, i32 %output_sum_22_2, void %branch84, i32 %output_sum_22_2, void %branch83, i32 %output_sum_22_2, void %branch82, i32 %output_sum_22_2, void %branch81, i32 %output_sum_22_2, void %branch80, i32 %output_sum_22_2, void %branch79, i32 %output_sum_22_2, void %branch78, i32 %output_sum_22_2, void %branch77, i32 %output_sum_22_2, void %branch76, i32 %output_sum_22_2, void %branch75, i32 %output_sum_22_2, void %branch74, i32 %output_sum_22_2, void %branch73, i32 %output_sum_22_2, void %branch72, i32 %output_sum_22_2, void %branch71, i32 %output_sum_22_2, void %branch70, i32 %output_sum_22_2, void %branch69, i32 %output_sum_22_2, void %branch68, i32 %output_sum_22_2, void %branch67, i32 %output_sum_22_2, void %branch66, i32 %output_sum_22_2, void %branch65, i32 %output_sum_22_2, void %.split"   --->   Operation 186 'phi' 'output_sum_22_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%output_sum_21_3 = phi i32 %output_sum_21_2, void %branch95, i32 %output_sum_21_2, void %branch94, i32 %output_sum_21_2, void %branch93, i32 %output_sum_21_2, void %branch92, i32 %output_sum_21_2, void %branch91, i32 %output_sum_21_2, void %branch90, i32 %output_sum_21_2, void %branch89, i32 %output_sum_21_2, void %branch88, i32 %output_sum_21_2, void %branch87, i32 %output_sum_21_2, void %branch86, i32 %output_sum_0, void %branch85, i32 %output_sum_21_2, void %branch84, i32 %output_sum_21_2, void %branch83, i32 %output_sum_21_2, void %branch82, i32 %output_sum_21_2, void %branch81, i32 %output_sum_21_2, void %branch80, i32 %output_sum_21_2, void %branch79, i32 %output_sum_21_2, void %branch78, i32 %output_sum_21_2, void %branch77, i32 %output_sum_21_2, void %branch76, i32 %output_sum_21_2, void %branch75, i32 %output_sum_21_2, void %branch74, i32 %output_sum_21_2, void %branch73, i32 %output_sum_21_2, void %branch72, i32 %output_sum_21_2, void %branch71, i32 %output_sum_21_2, void %branch70, i32 %output_sum_21_2, void %branch69, i32 %output_sum_21_2, void %branch68, i32 %output_sum_21_2, void %branch67, i32 %output_sum_21_2, void %branch66, i32 %output_sum_21_2, void %branch65, i32 %output_sum_21_2, void %.split"   --->   Operation 187 'phi' 'output_sum_21_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%output_sum_20_3 = phi i32 %output_sum_20_2, void %branch95, i32 %output_sum_20_2, void %branch94, i32 %output_sum_20_2, void %branch93, i32 %output_sum_20_2, void %branch92, i32 %output_sum_20_2, void %branch91, i32 %output_sum_20_2, void %branch90, i32 %output_sum_20_2, void %branch89, i32 %output_sum_20_2, void %branch88, i32 %output_sum_20_2, void %branch87, i32 %output_sum_20_2, void %branch86, i32 %output_sum_20_2, void %branch85, i32 %output_sum_0, void %branch84, i32 %output_sum_20_2, void %branch83, i32 %output_sum_20_2, void %branch82, i32 %output_sum_20_2, void %branch81, i32 %output_sum_20_2, void %branch80, i32 %output_sum_20_2, void %branch79, i32 %output_sum_20_2, void %branch78, i32 %output_sum_20_2, void %branch77, i32 %output_sum_20_2, void %branch76, i32 %output_sum_20_2, void %branch75, i32 %output_sum_20_2, void %branch74, i32 %output_sum_20_2, void %branch73, i32 %output_sum_20_2, void %branch72, i32 %output_sum_20_2, void %branch71, i32 %output_sum_20_2, void %branch70, i32 %output_sum_20_2, void %branch69, i32 %output_sum_20_2, void %branch68, i32 %output_sum_20_2, void %branch67, i32 %output_sum_20_2, void %branch66, i32 %output_sum_20_2, void %branch65, i32 %output_sum_20_2, void %.split"   --->   Operation 188 'phi' 'output_sum_20_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%output_sum_19_3 = phi i32 %output_sum_19_2, void %branch95, i32 %output_sum_19_2, void %branch94, i32 %output_sum_19_2, void %branch93, i32 %output_sum_19_2, void %branch92, i32 %output_sum_19_2, void %branch91, i32 %output_sum_19_2, void %branch90, i32 %output_sum_19_2, void %branch89, i32 %output_sum_19_2, void %branch88, i32 %output_sum_19_2, void %branch87, i32 %output_sum_19_2, void %branch86, i32 %output_sum_19_2, void %branch85, i32 %output_sum_19_2, void %branch84, i32 %output_sum_0, void %branch83, i32 %output_sum_19_2, void %branch82, i32 %output_sum_19_2, void %branch81, i32 %output_sum_19_2, void %branch80, i32 %output_sum_19_2, void %branch79, i32 %output_sum_19_2, void %branch78, i32 %output_sum_19_2, void %branch77, i32 %output_sum_19_2, void %branch76, i32 %output_sum_19_2, void %branch75, i32 %output_sum_19_2, void %branch74, i32 %output_sum_19_2, void %branch73, i32 %output_sum_19_2, void %branch72, i32 %output_sum_19_2, void %branch71, i32 %output_sum_19_2, void %branch70, i32 %output_sum_19_2, void %branch69, i32 %output_sum_19_2, void %branch68, i32 %output_sum_19_2, void %branch67, i32 %output_sum_19_2, void %branch66, i32 %output_sum_19_2, void %branch65, i32 %output_sum_19_2, void %.split"   --->   Operation 189 'phi' 'output_sum_19_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%output_sum_18_3 = phi i32 %output_sum_18_2, void %branch95, i32 %output_sum_18_2, void %branch94, i32 %output_sum_18_2, void %branch93, i32 %output_sum_18_2, void %branch92, i32 %output_sum_18_2, void %branch91, i32 %output_sum_18_2, void %branch90, i32 %output_sum_18_2, void %branch89, i32 %output_sum_18_2, void %branch88, i32 %output_sum_18_2, void %branch87, i32 %output_sum_18_2, void %branch86, i32 %output_sum_18_2, void %branch85, i32 %output_sum_18_2, void %branch84, i32 %output_sum_18_2, void %branch83, i32 %output_sum_0, void %branch82, i32 %output_sum_18_2, void %branch81, i32 %output_sum_18_2, void %branch80, i32 %output_sum_18_2, void %branch79, i32 %output_sum_18_2, void %branch78, i32 %output_sum_18_2, void %branch77, i32 %output_sum_18_2, void %branch76, i32 %output_sum_18_2, void %branch75, i32 %output_sum_18_2, void %branch74, i32 %output_sum_18_2, void %branch73, i32 %output_sum_18_2, void %branch72, i32 %output_sum_18_2, void %branch71, i32 %output_sum_18_2, void %branch70, i32 %output_sum_18_2, void %branch69, i32 %output_sum_18_2, void %branch68, i32 %output_sum_18_2, void %branch67, i32 %output_sum_18_2, void %branch66, i32 %output_sum_18_2, void %branch65, i32 %output_sum_18_2, void %.split"   --->   Operation 190 'phi' 'output_sum_18_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%output_sum_17_3 = phi i32 %output_sum_17_2, void %branch95, i32 %output_sum_17_2, void %branch94, i32 %output_sum_17_2, void %branch93, i32 %output_sum_17_2, void %branch92, i32 %output_sum_17_2, void %branch91, i32 %output_sum_17_2, void %branch90, i32 %output_sum_17_2, void %branch89, i32 %output_sum_17_2, void %branch88, i32 %output_sum_17_2, void %branch87, i32 %output_sum_17_2, void %branch86, i32 %output_sum_17_2, void %branch85, i32 %output_sum_17_2, void %branch84, i32 %output_sum_17_2, void %branch83, i32 %output_sum_17_2, void %branch82, i32 %output_sum_0, void %branch81, i32 %output_sum_17_2, void %branch80, i32 %output_sum_17_2, void %branch79, i32 %output_sum_17_2, void %branch78, i32 %output_sum_17_2, void %branch77, i32 %output_sum_17_2, void %branch76, i32 %output_sum_17_2, void %branch75, i32 %output_sum_17_2, void %branch74, i32 %output_sum_17_2, void %branch73, i32 %output_sum_17_2, void %branch72, i32 %output_sum_17_2, void %branch71, i32 %output_sum_17_2, void %branch70, i32 %output_sum_17_2, void %branch69, i32 %output_sum_17_2, void %branch68, i32 %output_sum_17_2, void %branch67, i32 %output_sum_17_2, void %branch66, i32 %output_sum_17_2, void %branch65, i32 %output_sum_17_2, void %.split"   --->   Operation 191 'phi' 'output_sum_17_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%output_sum_16_3 = phi i32 %output_sum_16_2, void %branch95, i32 %output_sum_16_2, void %branch94, i32 %output_sum_16_2, void %branch93, i32 %output_sum_16_2, void %branch92, i32 %output_sum_16_2, void %branch91, i32 %output_sum_16_2, void %branch90, i32 %output_sum_16_2, void %branch89, i32 %output_sum_16_2, void %branch88, i32 %output_sum_16_2, void %branch87, i32 %output_sum_16_2, void %branch86, i32 %output_sum_16_2, void %branch85, i32 %output_sum_16_2, void %branch84, i32 %output_sum_16_2, void %branch83, i32 %output_sum_16_2, void %branch82, i32 %output_sum_16_2, void %branch81, i32 %output_sum_0, void %branch80, i32 %output_sum_16_2, void %branch79, i32 %output_sum_16_2, void %branch78, i32 %output_sum_16_2, void %branch77, i32 %output_sum_16_2, void %branch76, i32 %output_sum_16_2, void %branch75, i32 %output_sum_16_2, void %branch74, i32 %output_sum_16_2, void %branch73, i32 %output_sum_16_2, void %branch72, i32 %output_sum_16_2, void %branch71, i32 %output_sum_16_2, void %branch70, i32 %output_sum_16_2, void %branch69, i32 %output_sum_16_2, void %branch68, i32 %output_sum_16_2, void %branch67, i32 %output_sum_16_2, void %branch66, i32 %output_sum_16_2, void %branch65, i32 %output_sum_16_2, void %.split"   --->   Operation 192 'phi' 'output_sum_16_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%output_sum_15_3 = phi i32 %output_sum_15_2, void %branch95, i32 %output_sum_15_2, void %branch94, i32 %output_sum_15_2, void %branch93, i32 %output_sum_15_2, void %branch92, i32 %output_sum_15_2, void %branch91, i32 %output_sum_15_2, void %branch90, i32 %output_sum_15_2, void %branch89, i32 %output_sum_15_2, void %branch88, i32 %output_sum_15_2, void %branch87, i32 %output_sum_15_2, void %branch86, i32 %output_sum_15_2, void %branch85, i32 %output_sum_15_2, void %branch84, i32 %output_sum_15_2, void %branch83, i32 %output_sum_15_2, void %branch82, i32 %output_sum_15_2, void %branch81, i32 %output_sum_15_2, void %branch80, i32 %output_sum_0, void %branch79, i32 %output_sum_15_2, void %branch78, i32 %output_sum_15_2, void %branch77, i32 %output_sum_15_2, void %branch76, i32 %output_sum_15_2, void %branch75, i32 %output_sum_15_2, void %branch74, i32 %output_sum_15_2, void %branch73, i32 %output_sum_15_2, void %branch72, i32 %output_sum_15_2, void %branch71, i32 %output_sum_15_2, void %branch70, i32 %output_sum_15_2, void %branch69, i32 %output_sum_15_2, void %branch68, i32 %output_sum_15_2, void %branch67, i32 %output_sum_15_2, void %branch66, i32 %output_sum_15_2, void %branch65, i32 %output_sum_15_2, void %.split"   --->   Operation 193 'phi' 'output_sum_15_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%output_sum_14_3 = phi i32 %output_sum_14_2, void %branch95, i32 %output_sum_14_2, void %branch94, i32 %output_sum_14_2, void %branch93, i32 %output_sum_14_2, void %branch92, i32 %output_sum_14_2, void %branch91, i32 %output_sum_14_2, void %branch90, i32 %output_sum_14_2, void %branch89, i32 %output_sum_14_2, void %branch88, i32 %output_sum_14_2, void %branch87, i32 %output_sum_14_2, void %branch86, i32 %output_sum_14_2, void %branch85, i32 %output_sum_14_2, void %branch84, i32 %output_sum_14_2, void %branch83, i32 %output_sum_14_2, void %branch82, i32 %output_sum_14_2, void %branch81, i32 %output_sum_14_2, void %branch80, i32 %output_sum_14_2, void %branch79, i32 %output_sum_0, void %branch78, i32 %output_sum_14_2, void %branch77, i32 %output_sum_14_2, void %branch76, i32 %output_sum_14_2, void %branch75, i32 %output_sum_14_2, void %branch74, i32 %output_sum_14_2, void %branch73, i32 %output_sum_14_2, void %branch72, i32 %output_sum_14_2, void %branch71, i32 %output_sum_14_2, void %branch70, i32 %output_sum_14_2, void %branch69, i32 %output_sum_14_2, void %branch68, i32 %output_sum_14_2, void %branch67, i32 %output_sum_14_2, void %branch66, i32 %output_sum_14_2, void %branch65, i32 %output_sum_14_2, void %.split"   --->   Operation 194 'phi' 'output_sum_14_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%output_sum_13_3 = phi i32 %output_sum_13_2, void %branch95, i32 %output_sum_13_2, void %branch94, i32 %output_sum_13_2, void %branch93, i32 %output_sum_13_2, void %branch92, i32 %output_sum_13_2, void %branch91, i32 %output_sum_13_2, void %branch90, i32 %output_sum_13_2, void %branch89, i32 %output_sum_13_2, void %branch88, i32 %output_sum_13_2, void %branch87, i32 %output_sum_13_2, void %branch86, i32 %output_sum_13_2, void %branch85, i32 %output_sum_13_2, void %branch84, i32 %output_sum_13_2, void %branch83, i32 %output_sum_13_2, void %branch82, i32 %output_sum_13_2, void %branch81, i32 %output_sum_13_2, void %branch80, i32 %output_sum_13_2, void %branch79, i32 %output_sum_13_2, void %branch78, i32 %output_sum_0, void %branch77, i32 %output_sum_13_2, void %branch76, i32 %output_sum_13_2, void %branch75, i32 %output_sum_13_2, void %branch74, i32 %output_sum_13_2, void %branch73, i32 %output_sum_13_2, void %branch72, i32 %output_sum_13_2, void %branch71, i32 %output_sum_13_2, void %branch70, i32 %output_sum_13_2, void %branch69, i32 %output_sum_13_2, void %branch68, i32 %output_sum_13_2, void %branch67, i32 %output_sum_13_2, void %branch66, i32 %output_sum_13_2, void %branch65, i32 %output_sum_13_2, void %.split"   --->   Operation 195 'phi' 'output_sum_13_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%output_sum_12_3 = phi i32 %output_sum_12_2, void %branch95, i32 %output_sum_12_2, void %branch94, i32 %output_sum_12_2, void %branch93, i32 %output_sum_12_2, void %branch92, i32 %output_sum_12_2, void %branch91, i32 %output_sum_12_2, void %branch90, i32 %output_sum_12_2, void %branch89, i32 %output_sum_12_2, void %branch88, i32 %output_sum_12_2, void %branch87, i32 %output_sum_12_2, void %branch86, i32 %output_sum_12_2, void %branch85, i32 %output_sum_12_2, void %branch84, i32 %output_sum_12_2, void %branch83, i32 %output_sum_12_2, void %branch82, i32 %output_sum_12_2, void %branch81, i32 %output_sum_12_2, void %branch80, i32 %output_sum_12_2, void %branch79, i32 %output_sum_12_2, void %branch78, i32 %output_sum_12_2, void %branch77, i32 %output_sum_0, void %branch76, i32 %output_sum_12_2, void %branch75, i32 %output_sum_12_2, void %branch74, i32 %output_sum_12_2, void %branch73, i32 %output_sum_12_2, void %branch72, i32 %output_sum_12_2, void %branch71, i32 %output_sum_12_2, void %branch70, i32 %output_sum_12_2, void %branch69, i32 %output_sum_12_2, void %branch68, i32 %output_sum_12_2, void %branch67, i32 %output_sum_12_2, void %branch66, i32 %output_sum_12_2, void %branch65, i32 %output_sum_12_2, void %.split"   --->   Operation 196 'phi' 'output_sum_12_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%output_sum_11_3 = phi i32 %output_sum_11_2, void %branch95, i32 %output_sum_11_2, void %branch94, i32 %output_sum_11_2, void %branch93, i32 %output_sum_11_2, void %branch92, i32 %output_sum_11_2, void %branch91, i32 %output_sum_11_2, void %branch90, i32 %output_sum_11_2, void %branch89, i32 %output_sum_11_2, void %branch88, i32 %output_sum_11_2, void %branch87, i32 %output_sum_11_2, void %branch86, i32 %output_sum_11_2, void %branch85, i32 %output_sum_11_2, void %branch84, i32 %output_sum_11_2, void %branch83, i32 %output_sum_11_2, void %branch82, i32 %output_sum_11_2, void %branch81, i32 %output_sum_11_2, void %branch80, i32 %output_sum_11_2, void %branch79, i32 %output_sum_11_2, void %branch78, i32 %output_sum_11_2, void %branch77, i32 %output_sum_11_2, void %branch76, i32 %output_sum_0, void %branch75, i32 %output_sum_11_2, void %branch74, i32 %output_sum_11_2, void %branch73, i32 %output_sum_11_2, void %branch72, i32 %output_sum_11_2, void %branch71, i32 %output_sum_11_2, void %branch70, i32 %output_sum_11_2, void %branch69, i32 %output_sum_11_2, void %branch68, i32 %output_sum_11_2, void %branch67, i32 %output_sum_11_2, void %branch66, i32 %output_sum_11_2, void %branch65, i32 %output_sum_11_2, void %.split"   --->   Operation 197 'phi' 'output_sum_11_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%output_sum_10_3 = phi i32 %output_sum_10_2, void %branch95, i32 %output_sum_10_2, void %branch94, i32 %output_sum_10_2, void %branch93, i32 %output_sum_10_2, void %branch92, i32 %output_sum_10_2, void %branch91, i32 %output_sum_10_2, void %branch90, i32 %output_sum_10_2, void %branch89, i32 %output_sum_10_2, void %branch88, i32 %output_sum_10_2, void %branch87, i32 %output_sum_10_2, void %branch86, i32 %output_sum_10_2, void %branch85, i32 %output_sum_10_2, void %branch84, i32 %output_sum_10_2, void %branch83, i32 %output_sum_10_2, void %branch82, i32 %output_sum_10_2, void %branch81, i32 %output_sum_10_2, void %branch80, i32 %output_sum_10_2, void %branch79, i32 %output_sum_10_2, void %branch78, i32 %output_sum_10_2, void %branch77, i32 %output_sum_10_2, void %branch76, i32 %output_sum_10_2, void %branch75, i32 %output_sum_0, void %branch74, i32 %output_sum_10_2, void %branch73, i32 %output_sum_10_2, void %branch72, i32 %output_sum_10_2, void %branch71, i32 %output_sum_10_2, void %branch70, i32 %output_sum_10_2, void %branch69, i32 %output_sum_10_2, void %branch68, i32 %output_sum_10_2, void %branch67, i32 %output_sum_10_2, void %branch66, i32 %output_sum_10_2, void %branch65, i32 %output_sum_10_2, void %.split"   --->   Operation 198 'phi' 'output_sum_10_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%output_sum_9_3 = phi i32 %output_sum_9_2, void %branch95, i32 %output_sum_9_2, void %branch94, i32 %output_sum_9_2, void %branch93, i32 %output_sum_9_2, void %branch92, i32 %output_sum_9_2, void %branch91, i32 %output_sum_9_2, void %branch90, i32 %output_sum_9_2, void %branch89, i32 %output_sum_9_2, void %branch88, i32 %output_sum_9_2, void %branch87, i32 %output_sum_9_2, void %branch86, i32 %output_sum_9_2, void %branch85, i32 %output_sum_9_2, void %branch84, i32 %output_sum_9_2, void %branch83, i32 %output_sum_9_2, void %branch82, i32 %output_sum_9_2, void %branch81, i32 %output_sum_9_2, void %branch80, i32 %output_sum_9_2, void %branch79, i32 %output_sum_9_2, void %branch78, i32 %output_sum_9_2, void %branch77, i32 %output_sum_9_2, void %branch76, i32 %output_sum_9_2, void %branch75, i32 %output_sum_9_2, void %branch74, i32 %output_sum_0, void %branch73, i32 %output_sum_9_2, void %branch72, i32 %output_sum_9_2, void %branch71, i32 %output_sum_9_2, void %branch70, i32 %output_sum_9_2, void %branch69, i32 %output_sum_9_2, void %branch68, i32 %output_sum_9_2, void %branch67, i32 %output_sum_9_2, void %branch66, i32 %output_sum_9_2, void %branch65, i32 %output_sum_9_2, void %.split"   --->   Operation 199 'phi' 'output_sum_9_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%output_sum_8_3 = phi i32 %output_sum_8_2, void %branch95, i32 %output_sum_8_2, void %branch94, i32 %output_sum_8_2, void %branch93, i32 %output_sum_8_2, void %branch92, i32 %output_sum_8_2, void %branch91, i32 %output_sum_8_2, void %branch90, i32 %output_sum_8_2, void %branch89, i32 %output_sum_8_2, void %branch88, i32 %output_sum_8_2, void %branch87, i32 %output_sum_8_2, void %branch86, i32 %output_sum_8_2, void %branch85, i32 %output_sum_8_2, void %branch84, i32 %output_sum_8_2, void %branch83, i32 %output_sum_8_2, void %branch82, i32 %output_sum_8_2, void %branch81, i32 %output_sum_8_2, void %branch80, i32 %output_sum_8_2, void %branch79, i32 %output_sum_8_2, void %branch78, i32 %output_sum_8_2, void %branch77, i32 %output_sum_8_2, void %branch76, i32 %output_sum_8_2, void %branch75, i32 %output_sum_8_2, void %branch74, i32 %output_sum_8_2, void %branch73, i32 %output_sum_0, void %branch72, i32 %output_sum_8_2, void %branch71, i32 %output_sum_8_2, void %branch70, i32 %output_sum_8_2, void %branch69, i32 %output_sum_8_2, void %branch68, i32 %output_sum_8_2, void %branch67, i32 %output_sum_8_2, void %branch66, i32 %output_sum_8_2, void %branch65, i32 %output_sum_8_2, void %.split"   --->   Operation 200 'phi' 'output_sum_8_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%output_sum_7_3 = phi i32 %output_sum_7_2, void %branch95, i32 %output_sum_7_2, void %branch94, i32 %output_sum_7_2, void %branch93, i32 %output_sum_7_2, void %branch92, i32 %output_sum_7_2, void %branch91, i32 %output_sum_7_2, void %branch90, i32 %output_sum_7_2, void %branch89, i32 %output_sum_7_2, void %branch88, i32 %output_sum_7_2, void %branch87, i32 %output_sum_7_2, void %branch86, i32 %output_sum_7_2, void %branch85, i32 %output_sum_7_2, void %branch84, i32 %output_sum_7_2, void %branch83, i32 %output_sum_7_2, void %branch82, i32 %output_sum_7_2, void %branch81, i32 %output_sum_7_2, void %branch80, i32 %output_sum_7_2, void %branch79, i32 %output_sum_7_2, void %branch78, i32 %output_sum_7_2, void %branch77, i32 %output_sum_7_2, void %branch76, i32 %output_sum_7_2, void %branch75, i32 %output_sum_7_2, void %branch74, i32 %output_sum_7_2, void %branch73, i32 %output_sum_7_2, void %branch72, i32 %output_sum_0, void %branch71, i32 %output_sum_7_2, void %branch70, i32 %output_sum_7_2, void %branch69, i32 %output_sum_7_2, void %branch68, i32 %output_sum_7_2, void %branch67, i32 %output_sum_7_2, void %branch66, i32 %output_sum_7_2, void %branch65, i32 %output_sum_7_2, void %.split"   --->   Operation 201 'phi' 'output_sum_7_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%output_sum_6_3 = phi i32 %output_sum_6_2, void %branch95, i32 %output_sum_6_2, void %branch94, i32 %output_sum_6_2, void %branch93, i32 %output_sum_6_2, void %branch92, i32 %output_sum_6_2, void %branch91, i32 %output_sum_6_2, void %branch90, i32 %output_sum_6_2, void %branch89, i32 %output_sum_6_2, void %branch88, i32 %output_sum_6_2, void %branch87, i32 %output_sum_6_2, void %branch86, i32 %output_sum_6_2, void %branch85, i32 %output_sum_6_2, void %branch84, i32 %output_sum_6_2, void %branch83, i32 %output_sum_6_2, void %branch82, i32 %output_sum_6_2, void %branch81, i32 %output_sum_6_2, void %branch80, i32 %output_sum_6_2, void %branch79, i32 %output_sum_6_2, void %branch78, i32 %output_sum_6_2, void %branch77, i32 %output_sum_6_2, void %branch76, i32 %output_sum_6_2, void %branch75, i32 %output_sum_6_2, void %branch74, i32 %output_sum_6_2, void %branch73, i32 %output_sum_6_2, void %branch72, i32 %output_sum_6_2, void %branch71, i32 %output_sum_0, void %branch70, i32 %output_sum_6_2, void %branch69, i32 %output_sum_6_2, void %branch68, i32 %output_sum_6_2, void %branch67, i32 %output_sum_6_2, void %branch66, i32 %output_sum_6_2, void %branch65, i32 %output_sum_6_2, void %.split"   --->   Operation 202 'phi' 'output_sum_6_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%output_sum_5_3 = phi i32 %output_sum_5_2, void %branch95, i32 %output_sum_5_2, void %branch94, i32 %output_sum_5_2, void %branch93, i32 %output_sum_5_2, void %branch92, i32 %output_sum_5_2, void %branch91, i32 %output_sum_5_2, void %branch90, i32 %output_sum_5_2, void %branch89, i32 %output_sum_5_2, void %branch88, i32 %output_sum_5_2, void %branch87, i32 %output_sum_5_2, void %branch86, i32 %output_sum_5_2, void %branch85, i32 %output_sum_5_2, void %branch84, i32 %output_sum_5_2, void %branch83, i32 %output_sum_5_2, void %branch82, i32 %output_sum_5_2, void %branch81, i32 %output_sum_5_2, void %branch80, i32 %output_sum_5_2, void %branch79, i32 %output_sum_5_2, void %branch78, i32 %output_sum_5_2, void %branch77, i32 %output_sum_5_2, void %branch76, i32 %output_sum_5_2, void %branch75, i32 %output_sum_5_2, void %branch74, i32 %output_sum_5_2, void %branch73, i32 %output_sum_5_2, void %branch72, i32 %output_sum_5_2, void %branch71, i32 %output_sum_5_2, void %branch70, i32 %output_sum_0, void %branch69, i32 %output_sum_5_2, void %branch68, i32 %output_sum_5_2, void %branch67, i32 %output_sum_5_2, void %branch66, i32 %output_sum_5_2, void %branch65, i32 %output_sum_5_2, void %.split"   --->   Operation 203 'phi' 'output_sum_5_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%output_sum_4_3 = phi i32 %output_sum_4_2, void %branch95, i32 %output_sum_4_2, void %branch94, i32 %output_sum_4_2, void %branch93, i32 %output_sum_4_2, void %branch92, i32 %output_sum_4_2, void %branch91, i32 %output_sum_4_2, void %branch90, i32 %output_sum_4_2, void %branch89, i32 %output_sum_4_2, void %branch88, i32 %output_sum_4_2, void %branch87, i32 %output_sum_4_2, void %branch86, i32 %output_sum_4_2, void %branch85, i32 %output_sum_4_2, void %branch84, i32 %output_sum_4_2, void %branch83, i32 %output_sum_4_2, void %branch82, i32 %output_sum_4_2, void %branch81, i32 %output_sum_4_2, void %branch80, i32 %output_sum_4_2, void %branch79, i32 %output_sum_4_2, void %branch78, i32 %output_sum_4_2, void %branch77, i32 %output_sum_4_2, void %branch76, i32 %output_sum_4_2, void %branch75, i32 %output_sum_4_2, void %branch74, i32 %output_sum_4_2, void %branch73, i32 %output_sum_4_2, void %branch72, i32 %output_sum_4_2, void %branch71, i32 %output_sum_4_2, void %branch70, i32 %output_sum_4_2, void %branch69, i32 %output_sum_0, void %branch68, i32 %output_sum_4_2, void %branch67, i32 %output_sum_4_2, void %branch66, i32 %output_sum_4_2, void %branch65, i32 %output_sum_4_2, void %.split"   --->   Operation 204 'phi' 'output_sum_4_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%output_sum_3_3 = phi i32 %output_sum_3_2, void %branch95, i32 %output_sum_3_2, void %branch94, i32 %output_sum_3_2, void %branch93, i32 %output_sum_3_2, void %branch92, i32 %output_sum_3_2, void %branch91, i32 %output_sum_3_2, void %branch90, i32 %output_sum_3_2, void %branch89, i32 %output_sum_3_2, void %branch88, i32 %output_sum_3_2, void %branch87, i32 %output_sum_3_2, void %branch86, i32 %output_sum_3_2, void %branch85, i32 %output_sum_3_2, void %branch84, i32 %output_sum_3_2, void %branch83, i32 %output_sum_3_2, void %branch82, i32 %output_sum_3_2, void %branch81, i32 %output_sum_3_2, void %branch80, i32 %output_sum_3_2, void %branch79, i32 %output_sum_3_2, void %branch78, i32 %output_sum_3_2, void %branch77, i32 %output_sum_3_2, void %branch76, i32 %output_sum_3_2, void %branch75, i32 %output_sum_3_2, void %branch74, i32 %output_sum_3_2, void %branch73, i32 %output_sum_3_2, void %branch72, i32 %output_sum_3_2, void %branch71, i32 %output_sum_3_2, void %branch70, i32 %output_sum_3_2, void %branch69, i32 %output_sum_3_2, void %branch68, i32 %output_sum_0, void %branch67, i32 %output_sum_3_2, void %branch66, i32 %output_sum_3_2, void %branch65, i32 %output_sum_3_2, void %.split"   --->   Operation 205 'phi' 'output_sum_3_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%output_sum_2_3 = phi i32 %output_sum_2_2, void %branch95, i32 %output_sum_2_2, void %branch94, i32 %output_sum_2_2, void %branch93, i32 %output_sum_2_2, void %branch92, i32 %output_sum_2_2, void %branch91, i32 %output_sum_2_2, void %branch90, i32 %output_sum_2_2, void %branch89, i32 %output_sum_2_2, void %branch88, i32 %output_sum_2_2, void %branch87, i32 %output_sum_2_2, void %branch86, i32 %output_sum_2_2, void %branch85, i32 %output_sum_2_2, void %branch84, i32 %output_sum_2_2, void %branch83, i32 %output_sum_2_2, void %branch82, i32 %output_sum_2_2, void %branch81, i32 %output_sum_2_2, void %branch80, i32 %output_sum_2_2, void %branch79, i32 %output_sum_2_2, void %branch78, i32 %output_sum_2_2, void %branch77, i32 %output_sum_2_2, void %branch76, i32 %output_sum_2_2, void %branch75, i32 %output_sum_2_2, void %branch74, i32 %output_sum_2_2, void %branch73, i32 %output_sum_2_2, void %branch72, i32 %output_sum_2_2, void %branch71, i32 %output_sum_2_2, void %branch70, i32 %output_sum_2_2, void %branch69, i32 %output_sum_2_2, void %branch68, i32 %output_sum_2_2, void %branch67, i32 %output_sum_0, void %branch66, i32 %output_sum_2_2, void %branch65, i32 %output_sum_2_2, void %.split"   --->   Operation 206 'phi' 'output_sum_2_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%output_sum_1_3 = phi i32 %output_sum_1_2, void %branch95, i32 %output_sum_1_2, void %branch94, i32 %output_sum_1_2, void %branch93, i32 %output_sum_1_2, void %branch92, i32 %output_sum_1_2, void %branch91, i32 %output_sum_1_2, void %branch90, i32 %output_sum_1_2, void %branch89, i32 %output_sum_1_2, void %branch88, i32 %output_sum_1_2, void %branch87, i32 %output_sum_1_2, void %branch86, i32 %output_sum_1_2, void %branch85, i32 %output_sum_1_2, void %branch84, i32 %output_sum_1_2, void %branch83, i32 %output_sum_1_2, void %branch82, i32 %output_sum_1_2, void %branch81, i32 %output_sum_1_2, void %branch80, i32 %output_sum_1_2, void %branch79, i32 %output_sum_1_2, void %branch78, i32 %output_sum_1_2, void %branch77, i32 %output_sum_1_2, void %branch76, i32 %output_sum_1_2, void %branch75, i32 %output_sum_1_2, void %branch74, i32 %output_sum_1_2, void %branch73, i32 %output_sum_1_2, void %branch72, i32 %output_sum_1_2, void %branch71, i32 %output_sum_1_2, void %branch70, i32 %output_sum_1_2, void %branch69, i32 %output_sum_1_2, void %branch68, i32 %output_sum_1_2, void %branch67, i32 %output_sum_1_2, void %branch66, i32 %output_sum_0, void %branch65, i32 %output_sum_1_2, void %.split"   --->   Operation 207 'phi' 'output_sum_1_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%output_sum_0_31 = phi i32 %output_sum_0_2, void %branch95, i32 %output_sum_0_2, void %branch94, i32 %output_sum_0_2, void %branch93, i32 %output_sum_0_2, void %branch92, i32 %output_sum_0_2, void %branch91, i32 %output_sum_0_2, void %branch90, i32 %output_sum_0_2, void %branch89, i32 %output_sum_0_2, void %branch88, i32 %output_sum_0_2, void %branch87, i32 %output_sum_0_2, void %branch86, i32 %output_sum_0_2, void %branch85, i32 %output_sum_0_2, void %branch84, i32 %output_sum_0_2, void %branch83, i32 %output_sum_0_2, void %branch82, i32 %output_sum_0_2, void %branch81, i32 %output_sum_0_2, void %branch80, i32 %output_sum_0_2, void %branch79, i32 %output_sum_0_2, void %branch78, i32 %output_sum_0_2, void %branch77, i32 %output_sum_0_2, void %branch76, i32 %output_sum_0_2, void %branch75, i32 %output_sum_0_2, void %branch74, i32 %output_sum_0_2, void %branch73, i32 %output_sum_0_2, void %branch72, i32 %output_sum_0_2, void %branch71, i32 %output_sum_0_2, void %branch70, i32 %output_sum_0_2, void %branch69, i32 %output_sum_0_2, void %branch68, i32 %output_sum_0_2, void %branch67, i32 %output_sum_0_2, void %branch66, i32 %output_sum_0_2, void %branch65, i32 %output_sum_0, void %.split"   --->   Operation 208 'phi' 'output_sum_0_31' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.91>
ST_8 : Operation 210 [1/1] (0.88ns)   --->   "%p_mid1219 = add i6 %select_ln77_1, i6 63" [../src/hls/cnn.cpp:77]   --->   Operation 210 'add' 'p_mid1219' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl3_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid1219, i6 0" [../src/hls/cnn.cpp:77]   --->   Operation 211 'bitconcatenate' 'p_shl3_mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid1219, i2 0" [../src/hls/cnn.cpp:77]   --->   Operation 212 'bitconcatenate' 'p_shl4_mid' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1229 = zext i8 %p_shl4_mid" [../src/hls/cnn.cpp:77]   --->   Operation 213 'zext' 'p_shl4_cast_mid1229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_mid1231 = sub i12 %p_shl3_mid, i12 %p_shl4_cast_mid1229" [../src/hls/cnn.cpp:77]   --->   Operation 214 'sub' 'p_mid1231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 215 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln100_3 = add i12 %p_mid1231, i12 %trunc_ln83_cast8" [../src/hls/cnn.cpp:100]   --->   Operation 215 'add' 'add_ln100_3' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 216 [1/1] (0.48ns)   --->   "%br_ln92 = br void %._crit_edge.loopexit.preheader" [../src/hls/cnn.cpp:92]   --->   Operation 216 'br' 'br_ln92' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 6.96>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%indvar_flatten275 = phi i9 %add_ln92, void %.split264, i9 0, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:92]   --->   Operation 217 'phi' 'indvar_flatten275' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%iv = phi i1 %select_ln92_1, void %.split264, i1 0, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:104]   --->   Operation 218 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%indvar_flatten107 = phi i9 %select_ln95_6, void %.split264, i9 0, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 219 'phi' 'indvar_flatten107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%v = phi i3 %select_ln95_4, void %.split264, i3 7, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:95]   --->   Operation 220 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %select_ln98_4, void %.split264, i8 0, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 221 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%vi = phi i3 %select_ln98_3, void %.split264, i3 7, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:98]   --->   Operation 222 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%iii_2 = phi i6 %add_ln107, void %.split264, i6 0, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:107]   --->   Operation 223 'phi' 'iii_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i1 %iv" [../src/hls/cnn.cpp:92]   --->   Operation 224 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.33ns)   --->   "%xor_ln104 = xor i1 %iv, i1 1" [../src/hls/cnn.cpp:104]   --->   Operation 225 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i1 %xor_ln104" [../src/hls/cnn.cpp:104]   --->   Operation 226 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i3 %v" [../src/hls/cnn.cpp:95]   --->   Operation 227 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.88ns)   --->   "%empty_65 = add i6 %sext_ln95, i6 %select_ln77_1" [../src/hls/cnn.cpp:95]   --->   Operation 228 'add' 'empty_65' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_65, i6 0" [../src/hls/cnn.cpp:95]   --->   Operation 229 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_65, i2 0" [../src/hls/cnn.cpp:95]   --->   Operation 230 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %p_shl4" [../src/hls/cnn.cpp:95]   --->   Operation 231 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_66 = sub i12 %p_shl3, i12 %p_shl4_cast" [../src/hls/cnn.cpp:95]   --->   Operation 232 'sub' 'empty_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 233 [1/1] (0.74ns)   --->   "%indvars_iv_next47 = add i3 %v, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 233 'add' 'indvars_iv_next47' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%indvars_iv_next47_cast = zext i3 %indvars_iv_next47" [../src/hls/cnn.cpp:95]   --->   Operation 234 'zext' 'indvars_iv_next47_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%empty_67 = trunc i3 %indvars_iv_next47" [../src/hls/cnn.cpp:95]   --->   Operation 235 'trunc' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_67, i2 0" [../src/hls/cnn.cpp:95]   --->   Operation 236 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.86ns)   --->   "%sub_ln103 = sub i4 %p_shl, i4 %indvars_iv_next47_cast" [../src/hls/cnn.cpp:103]   --->   Operation 237 'sub' 'sub_ln103' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i12 %empty_66, i12 %trunc_ln83_cast8" [../src/hls/cnn.cpp:100]   --->   Operation 238 'add' 'add_ln100' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i3 %vi" [../src/hls/cnn.cpp:98]   --->   Operation 239 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.62ns)   --->   "%add_ln100_2 = add i2 %trunc_ln98, i2 %zext_ln92" [../src/hls/cnn.cpp:100]   --->   Operation 240 'add' 'add_ln100_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i2 %add_ln100_2" [../src/hls/cnn.cpp:100]   --->   Operation 241 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.96ns)   --->   "%add_ln100_1 = add i12 %sext_ln100, i12 %add_ln100" [../src/hls/cnn.cpp:100]   --->   Operation 242 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i2 %trunc_ln98" [../src/hls/cnn.cpp:104]   --->   Operation 243 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104 = add i4 %sext_ln104, i4 %sub_ln103" [../src/hls/cnn.cpp:104]   --->   Operation 244 'add' 'add_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 245 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln104_1 = add i4 %zext_ln104, i4 %add_ln104" [../src/hls/cnn.cpp:104]   --->   Operation 245 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 246 [1/1] (0.85ns)   --->   "%icmp_ln92 = icmp_eq  i9 %indvar_flatten275, i9 288" [../src/hls/cnn.cpp:92]   --->   Operation 246 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %._crit_edge.loopexit, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:92]   --->   Operation 247 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.85ns)   --->   "%icmp_ln95 = icmp_eq  i9 %indvar_flatten107, i9 288" [../src/hls/cnn.cpp:95]   --->   Operation 248 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.27ns)   --->   "%select_ln92 = select i1 %icmp_ln95, i3 7, i3 %v" [../src/hls/cnn.cpp:92]   --->   Operation 249 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.26ns)   --->   "%select_ln92_1 = select i1 %icmp_ln95, i1 %xor_ln104, i1 %iv" [../src/hls/cnn.cpp:92]   --->   Operation 250 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i1 %select_ln92_1" [../src/hls/cnn.cpp:104]   --->   Operation 251 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.26ns)   --->   "%select_ln92_2 = select i1 %icmp_ln95, i1 %iv, i1 %xor_ln104" [../src/hls/cnn.cpp:92]   --->   Operation 252 'select' 'select_ln92_2' <Predicate = (!icmp_ln92)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i1 %select_ln92_2" [../src/hls/cnn.cpp:95]   --->   Operation 253 'zext' 'zext_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_1)   --->   "%select_ln92_3 = select i1 %icmp_ln95, i4 0, i4 %sub_ln103" [../src/hls/cnn.cpp:92]   --->   Operation 254 'select' 'select_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln100_8)   --->   "%select_ln92_4 = select i1 %icmp_ln95, i12 %add_ln100_3, i12 %add_ln100" [../src/hls/cnn.cpp:92]   --->   Operation 255 'select' 'select_ln92_4' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln100_4)   --->   "%select_ln100 = select i1 %iv, i12 4095, i12 0" [../src/hls/cnn.cpp:100]   --->   Operation 256 'select' 'select_ln100' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln100_4 = add i12 %select_ln100, i12 %add_ln100_3" [../src/hls/cnn.cpp:100]   --->   Operation 257 'add' 'add_ln100_4' <Predicate = (!icmp_ln92)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_3)   --->   "%select_ln92_5 = select i1 %icmp_ln95, i12 %add_ln100_4, i12 %add_ln100_1" [../src/hls/cnn.cpp:92]   --->   Operation 258 'select' 'select_ln92_5' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.33ns)   --->   "%xor_ln92 = xor i1 %icmp_ln95, i1 1" [../src/hls/cnn.cpp:92]   --->   Operation 259 'xor' 'xor_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.87ns)   --->   "%icmp_ln107 = icmp_eq  i6 %iii_2, i6 32" [../src/hls/cnn.cpp:107]   --->   Operation 260 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln92)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%and_ln92 = and i1 %icmp_ln107, i1 %xor_ln92" [../src/hls/cnn.cpp:92]   --->   Operation 261 'and' 'and_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.85ns)   --->   "%icmp_ln98 = icmp_eq  i8 %indvar_flatten, i8 96" [../src/hls/cnn.cpp:98]   --->   Operation 262 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.33ns)   --->   "%and_ln92_1 = and i1 %icmp_ln98, i1 %xor_ln92" [../src/hls/cnn.cpp:92]   --->   Operation 263 'and' 'and_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.74ns)   --->   "%indvars_iv_next47_dup = add i3 %select_ln92, i3 1" [../src/hls/cnn.cpp:92]   --->   Operation 264 'add' 'indvars_iv_next47_dup' <Predicate = (!icmp_ln92)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (0.33ns)   --->   "%or_ln95 = or i1 %and_ln92_1, i1 %icmp_ln95" [../src/hls/cnn.cpp:95]   --->   Operation 265 'or' 'or_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.27ns)   --->   "%select_ln95 = select i1 %or_ln95, i3 7, i3 %vi" [../src/hls/cnn.cpp:95]   --->   Operation 266 'select' 'select_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i3 %indvars_iv_next47_dup" [../src/hls/cnn.cpp:95]   --->   Operation 267 'sext' 'sext_ln95_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.88ns)   --->   "%p_mid1 = add i6 %sext_ln95_1, i6 %select_ln77_1" [../src/hls/cnn.cpp:95]   --->   Operation 268 'add' 'p_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid1, i6 0" [../src/hls/cnn.cpp:95]   --->   Operation 269 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid1, i2 0" [../src/hls/cnn.cpp:95]   --->   Operation 270 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i8 %p_shl4_mid1" [../src/hls/cnn.cpp:95]   --->   Operation 271 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_mid177 = sub i12 %p_shl3_mid1, i12 %p_shl4_cast_mid1" [../src/hls/cnn.cpp:95]   --->   Operation 272 'sub' 'p_mid177' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 273 [1/1] (0.74ns)   --->   "%indvars_iv_next47_mid1 = add i3 %select_ln92, i3 2" [../src/hls/cnn.cpp:92]   --->   Operation 273 'add' 'indvars_iv_next47_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%indvars_iv_next47_cast_mid1 = zext i3 %indvars_iv_next47_mid1" [../src/hls/cnn.cpp:92]   --->   Operation 274 'zext' 'indvars_iv_next47_cast_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%empty_69 = trunc i3 %indvars_iv_next47_mid1" [../src/hls/cnn.cpp:92]   --->   Operation 275 'trunc' 'empty_69' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_69, i2 0" [../src/hls/cnn.cpp:92]   --->   Operation 276 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.86ns)   --->   "%sub_ln103_1 = sub i4 %p_shl_mid1, i4 %indvars_iv_next47_cast_mid1" [../src/hls/cnn.cpp:103]   --->   Operation 277 'sub' 'sub_ln103_1' <Predicate = (!icmp_ln92)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln95_1 = select i1 %and_ln92_1, i4 %sub_ln103_1, i4 %select_ln92_3" [../src/hls/cnn.cpp:95]   --->   Operation 278 'select' 'select_ln95_1' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln100_5 = add i12 %p_mid177, i12 %trunc_ln83_cast8" [../src/hls/cnn.cpp:100]   --->   Operation 279 'add' 'add_ln100_5' <Predicate = (!icmp_ln92)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln100_8)   --->   "%select_ln95_2 = select i1 %and_ln92_1, i12 %add_ln100_5, i12 %select_ln92_4" [../src/hls/cnn.cpp:95]   --->   Operation 280 'select' 'select_ln95_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln100_6)   --->   "%xor_ln100 = xor i1 %select_ln92_1, i1 1" [../src/hls/cnn.cpp:100]   --->   Operation 281 'xor' 'xor_ln100' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln100_6)   --->   "%select_ln100_1 = select i1 %xor_ln100, i12 4095, i12 0" [../src/hls/cnn.cpp:100]   --->   Operation 282 'select' 'select_ln100_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln100_6 = add i12 %select_ln100_1, i12 %add_ln100_5" [../src/hls/cnn.cpp:100]   --->   Operation 283 'add' 'add_ln100_6' <Predicate = (!icmp_ln92)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln95_3 = select i1 %and_ln92_1, i12 %add_ln100_6, i12 %select_ln92_5" [../src/hls/cnn.cpp:95]   --->   Operation 284 'select' 'select_ln95_3' <Predicate = (!icmp_ln92)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_2 = add i4 %sub_ln103_1, i4 15" [../src/hls/cnn.cpp:104]   --->   Operation 285 'add' 'add_ln104_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 286 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln104_3 = add i4 %zext_ln95, i4 %add_ln104_2" [../src/hls/cnn.cpp:104]   --->   Operation 286 'add' 'add_ln104_3' <Predicate = (!icmp_ln92)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%xor_ln95 = xor i1 %icmp_ln98, i1 1" [../src/hls/cnn.cpp:95]   --->   Operation 287 'xor' 'xor_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%or_ln95_1 = or i1 %icmp_ln95, i1 %xor_ln95" [../src/hls/cnn.cpp:95]   --->   Operation 288 'or' 'or_ln95_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln95 = and i1 %and_ln92, i1 %or_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 289 'and' 'and_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.27ns)   --->   "%select_ln95_4 = select i1 %and_ln92_1, i3 %indvars_iv_next47_dup, i3 %select_ln92" [../src/hls/cnn.cpp:95]   --->   Operation 290 'select' 'select_ln95_4' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.74ns)   --->   "%add_ln104_4 = add i3 %select_ln95, i3 1" [../src/hls/cnn.cpp:104]   --->   Operation 291 'add' 'add_ln104_4' <Predicate = (!icmp_ln92)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98 = or i1 %and_ln95, i1 %and_ln92_1" [../src/hls/cnn.cpp:98]   --->   Operation 292 'or' 'or_ln98' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98_1 = or i1 %or_ln98, i1 %icmp_ln95" [../src/hls/cnn.cpp:98]   --->   Operation 293 'or' 'or_ln98_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %or_ln98_1, i6 0, i6 %iii_2" [../src/hls/cnn.cpp:98]   --->   Operation 294 'select' 'select_ln98' <Predicate = (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i3 %add_ln104_4" [../src/hls/cnn.cpp:98]   --->   Operation 295 'trunc' 'trunc_ln98_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.62ns)   --->   "%add_ln100_7 = add i2 %trunc_ln98_1, i2 %zext_ln104_1" [../src/hls/cnn.cpp:100]   --->   Operation 296 'add' 'add_ln100_7' <Predicate = (!icmp_ln92)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln100_8)   --->   "%sext_ln100_1 = sext i2 %add_ln100_7" [../src/hls/cnn.cpp:100]   --->   Operation 297 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln100_8 = add i12 %sext_ln100_1, i12 %select_ln95_2" [../src/hls/cnn.cpp:100]   --->   Operation 298 'add' 'add_ln100_8' <Predicate = (!icmp_ln92)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %and_ln95, i12 %add_ln100_8, i12 %select_ln95_3" [../src/hls/cnn.cpp:98]   --->   Operation 299 'select' 'select_ln98_1' <Predicate = (!icmp_ln92)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %select_ln98_1" [../src/hls/cnn.cpp:98]   --->   Operation 300 'zext' 'zext_ln98' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:100]   --->   Operation 301 'getelementptr' 'input_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 302 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 302 'load' 'input_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i2 %trunc_ln98_1" [../src/hls/cnn.cpp:104]   --->   Operation 303 'sext' 'sext_ln104_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_5 = add i4 %sext_ln104_1, i4 %select_ln95_1" [../src/hls/cnn.cpp:104]   --->   Operation 304 'add' 'add_ln104_5' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 305 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln104_6 = add i4 %zext_ln95, i4 %add_ln104_5" [../src/hls/cnn.cpp:104]   --->   Operation 305 'add' 'add_ln104_6' <Predicate = (!icmp_ln92)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_5)   --->   "%xor_ln104_1 = xor i1 %iv, i1 1" [../src/hls/cnn.cpp:104]   --->   Operation 306 'xor' 'xor_ln104_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_5)   --->   "%select_ln92_6 = select i1 %xor_ln104_1, i4 15, i4 0" [../src/hls/cnn.cpp:92]   --->   Operation 307 'select' 'select_ln92_6' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_5)   --->   "%select_ln92_7 = select i1 %icmp_ln95, i4 %select_ln92_6, i4 %add_ln104_1" [../src/hls/cnn.cpp:92]   --->   Operation 308 'select' 'select_ln92_7' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln95_5 = select i1 %and_ln92_1, i4 %add_ln104_3, i4 %select_ln92_7" [../src/hls/cnn.cpp:95]   --->   Operation 309 'select' 'select_ln95_5' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln109)   --->   "%select_ln98_2 = select i1 %and_ln95, i4 %add_ln104_6, i4 %select_ln95_5" [../src/hls/cnn.cpp:98]   --->   Operation 310 'select' 'select_ln98_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln109)   --->   "%shl_ln104_mid2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln98_2, i5 0" [../src/hls/cnn.cpp:98]   --->   Operation 311 'bitconcatenate' 'shl_ln104_mid2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.27ns)   --->   "%select_ln98_3 = select i1 %and_ln95, i3 %add_ln104_4, i3 %select_ln95" [../src/hls/cnn.cpp:98]   --->   Operation 312 'select' 'select_ln98_3' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln109)   --->   "%iii_2_cast = zext i6 %select_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 313 'zext' 'iii_2_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln109 = add i9 %iii_2_cast, i9 %shl_ln104_mid2" [../src/hls/cnn.cpp:109]   --->   Operation 314 'add' 'add_ln109' <Predicate = (!icmp_ln92)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %add_ln109" [../src/hls/cnn.cpp:109]   --->   Operation 315 'zext' 'zext_ln109' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln109" [../src/hls/cnn.cpp:109]   --->   Operation 316 'getelementptr' 'layer_2_weights_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 317 [2/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:109]   --->   Operation 317 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i6 %select_ln98" [../src/hls/cnn.cpp:109]   --->   Operation 318 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.90ns)   --->   "%add_ln98 = add i8 %indvar_flatten, i8 1" [../src/hls/cnn.cpp:98]   --->   Operation 319 'add' 'add_ln98' <Predicate = (!icmp_ln92)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.92ns)   --->   "%add_ln95 = add i9 %indvar_flatten107, i9 1" [../src/hls/cnn.cpp:95]   --->   Operation 320 'add' 'add_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.02>
ST_10 : Operation 321 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 321 'load' 'input_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_10 : Operation 322 [1/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:109]   --->   Operation 322 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_10 : Operation 323 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:109]   --->   Operation 323 'fmul' 'mul' <Predicate = (!icmp_ln92)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 324 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:109]   --->   Operation 324 'fmul' 'mul' <Predicate = (!icmp_ln92)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.67>
ST_12 : Operation 325 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:109]   --->   Operation 325 'fmul' 'mul' <Predicate = (!icmp_ln92)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.67>
ST_13 : Operation 326 [1/1] (0.92ns)   --->   "%add_ln92 = add i9 %indvar_flatten275, i9 1" [../src/hls/cnn.cpp:92]   --->   Operation 326 'add' 'add_ln92' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:109]   --->   Operation 327 'fmul' 'mul' <Predicate = (!icmp_ln92)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 328 [1/1] (0.88ns)   --->   "%add_ln107 = add i6 %select_ln98, i6 1" [../src/hls/cnn.cpp:107]   --->   Operation 328 'add' 'add_ln107' <Predicate = (!icmp_ln92)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (0.44ns)   --->   "%select_ln98_4 = select i1 %or_ln95, i8 1, i8 %add_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 329 'select' 'select_ln98_4' <Predicate = (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.45ns)   --->   "%select_ln95_6 = select i1 %icmp_ln95, i9 1, i9 %add_ln95" [../src/hls/cnn.cpp:95]   --->   Operation 330 'select' 'select_ln95_6' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.95>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%output_sum_31_7 = phi i32 %output_sum_31_8, void %.split264, i32 %output_sum_31_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 331 'phi' 'output_sum_31_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%output_sum_30_7 = phi i32 %output_sum_30_8, void %.split264, i32 %output_sum_30_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 332 'phi' 'output_sum_30_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%output_sum_29_7 = phi i32 %output_sum_29_8, void %.split264, i32 %output_sum_29_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 333 'phi' 'output_sum_29_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%output_sum_28_7 = phi i32 %output_sum_28_8, void %.split264, i32 %output_sum_28_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 334 'phi' 'output_sum_28_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%output_sum_27_7 = phi i32 %output_sum_27_8, void %.split264, i32 %output_sum_27_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 335 'phi' 'output_sum_27_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%output_sum_26_7 = phi i32 %output_sum_26_8, void %.split264, i32 %output_sum_26_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 336 'phi' 'output_sum_26_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%output_sum_25_7 = phi i32 %output_sum_25_8, void %.split264, i32 %output_sum_25_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 337 'phi' 'output_sum_25_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%output_sum_24_7 = phi i32 %output_sum_24_8, void %.split264, i32 %output_sum_24_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 338 'phi' 'output_sum_24_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%output_sum_23_7 = phi i32 %output_sum_23_8, void %.split264, i32 %output_sum_23_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 339 'phi' 'output_sum_23_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%output_sum_22_7 = phi i32 %output_sum_22_8, void %.split264, i32 %output_sum_22_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 340 'phi' 'output_sum_22_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%output_sum_21_7 = phi i32 %output_sum_21_8, void %.split264, i32 %output_sum_21_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 341 'phi' 'output_sum_21_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%output_sum_20_7 = phi i32 %output_sum_20_8, void %.split264, i32 %output_sum_20_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 342 'phi' 'output_sum_20_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%output_sum_19_7 = phi i32 %output_sum_19_8, void %.split264, i32 %output_sum_19_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 343 'phi' 'output_sum_19_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%output_sum_18_7 = phi i32 %output_sum_18_8, void %.split264, i32 %output_sum_18_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 344 'phi' 'output_sum_18_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%output_sum_17_7 = phi i32 %output_sum_17_8, void %.split264, i32 %output_sum_17_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 345 'phi' 'output_sum_17_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%output_sum_16_7 = phi i32 %output_sum_16_8, void %.split264, i32 %output_sum_16_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 346 'phi' 'output_sum_16_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%output_sum_15_7 = phi i32 %output_sum_15_8, void %.split264, i32 %output_sum_15_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 347 'phi' 'output_sum_15_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%output_sum_14_7 = phi i32 %output_sum_14_8, void %.split264, i32 %output_sum_14_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 348 'phi' 'output_sum_14_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%output_sum_13_7 = phi i32 %output_sum_13_8, void %.split264, i32 %output_sum_13_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 349 'phi' 'output_sum_13_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%output_sum_12_7 = phi i32 %output_sum_12_8, void %.split264, i32 %output_sum_12_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 350 'phi' 'output_sum_12_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%output_sum_11_7 = phi i32 %output_sum_11_8, void %.split264, i32 %output_sum_11_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 351 'phi' 'output_sum_11_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%output_sum_10_7 = phi i32 %output_sum_10_8, void %.split264, i32 %output_sum_10_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 352 'phi' 'output_sum_10_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%output_sum_9_7 = phi i32 %output_sum_9_8, void %.split264, i32 %output_sum_9_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 353 'phi' 'output_sum_9_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%output_sum_8_7 = phi i32 %output_sum_8_8, void %.split264, i32 %output_sum_8_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 354 'phi' 'output_sum_8_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%output_sum_7_7 = phi i32 %output_sum_7_8, void %.split264, i32 %output_sum_7_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 355 'phi' 'output_sum_7_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%output_sum_6_7 = phi i32 %output_sum_6_8, void %.split264, i32 %output_sum_6_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 356 'phi' 'output_sum_6_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%output_sum_5_7 = phi i32 %output_sum_5_8, void %.split264, i32 %output_sum_5_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 357 'phi' 'output_sum_5_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%output_sum_4_7 = phi i32 %output_sum_4_8, void %.split264, i32 %output_sum_4_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 358 'phi' 'output_sum_4_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%output_sum_3_7 = phi i32 %output_sum_3_8, void %.split264, i32 %output_sum_3_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 359 'phi' 'output_sum_3_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%output_sum_2_7 = phi i32 %output_sum_2_8, void %.split264, i32 %output_sum_2_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 360 'phi' 'output_sum_2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%output_sum_1_7 = phi i32 %output_sum_1_8, void %.split264, i32 %output_sum_1_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 361 'phi' 'output_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%output_sum_0_7 = phi i32 %output_sum_0_8, void %.split264, i32 %output_sum_0_2, void %._crit_edge.loopexit.preheader.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 362 'phi' 'output_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 363 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.93ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %output_sum_0_7, i32 %output_sum_1_7, i32 %output_sum_2_7, i32 %output_sum_3_7, i32 %output_sum_4_7, i32 %output_sum_5_7, i32 %output_sum_6_7, i32 %output_sum_7_7, i32 %output_sum_8_7, i32 %output_sum_9_7, i32 %output_sum_10_7, i32 %output_sum_11_7, i32 %output_sum_12_7, i32 %output_sum_13_7, i32 %output_sum_14_7, i32 %output_sum_15_7, i32 %output_sum_16_7, i32 %output_sum_17_7, i32 %output_sum_18_7, i32 %output_sum_19_7, i32 %output_sum_20_7, i32 %output_sum_21_7, i32 %output_sum_22_7, i32 %output_sum_23_7, i32 %output_sum_24_7, i32 %output_sum_25_7, i32 %output_sum_26_7, i32 %output_sum_27_7, i32 %output_sum_28_7, i32 %output_sum_29_7, i32 %output_sum_30_7, i32 %output_sum_31_7, i5 %trunc_ln109" [../src/hls/cnn.cpp:109]   --->   Operation 364 'mux' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [5/5] (6.01ns)   --->   "%output_sum_0_3 = fadd i32 %tmp_s, i32 %mul" [../src/hls/cnn.cpp:109]   --->   Operation 365 'fadd' 'output_sum_0_3' <Predicate = (!icmp_ln92)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 366 [4/5] (6.01ns)   --->   "%output_sum_0_3 = fadd i32 %tmp_s, i32 %mul" [../src/hls/cnn.cpp:109]   --->   Operation 366 'fadd' 'output_sum_0_3' <Predicate = (!icmp_ln92)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 367 [3/5] (6.01ns)   --->   "%output_sum_0_3 = fadd i32 %tmp_s, i32 %mul" [../src/hls/cnn.cpp:109]   --->   Operation 367 'fadd' 'output_sum_0_3' <Predicate = (!icmp_ln92)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 368 [2/5] (6.01ns)   --->   "%output_sum_0_3 = fadd i32 %tmp_s, i32 %mul" [../src/hls/cnn.cpp:109]   --->   Operation 368 'fadd' 'output_sum_0_3' <Predicate = (!icmp_ln92)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_4_VITIS_LOOP_98_6_VITIS_LOOP_107_7_str"   --->   Operation 369 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 370 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 370 'speclooptripcount' 'empty_68' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 371 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_5_VITIS_LOOP_98_6_VITIS_LOOP_107_7_str"   --->   Operation 372 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 373 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_6_VITIS_LOOP_107_7_str"   --->   Operation 374 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 375 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:107]   --->   Operation 376 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 377 [1/5] (6.01ns)   --->   "%output_sum_0_3 = fadd i32 %tmp_s, i32 %mul" [../src/hls/cnn.cpp:109]   --->   Operation 377 'fadd' 'output_sum_0_3' <Predicate = (!icmp_ln92)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.86ns)   --->   "%switch_ln109 = switch i5 %trunc_ln109, void %branch63, i5 0, void %.split264, i5 1, void %branch33, i5 2, void %branch34, i5 3, void %branch35, i5 4, void %branch36, i5 5, void %branch37, i5 6, void %branch38, i5 7, void %branch39, i5 8, void %branch40, i5 9, void %branch41, i5 10, void %branch42, i5 11, void %branch43, i5 12, void %branch44, i5 13, void %branch45, i5 14, void %branch46, i5 15, void %branch47, i5 16, void %branch48, i5 17, void %branch49, i5 18, void %branch50, i5 19, void %branch51, i5 20, void %branch52, i5 21, void %branch53, i5 22, void %branch54, i5 23, void %branch55, i5 24, void %branch56, i5 25, void %branch57, i5 26, void %branch58, i5 27, void %branch59, i5 28, void %branch60, i5 29, void %branch61, i5 30, void %branch62" [../src/hls/cnn.cpp:109]   --->   Operation 378 'switch' 'switch_ln109' <Predicate = (!icmp_ln92)> <Delay = 0.86>
ST_18 : Operation 379 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 379 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 30)> <Delay = 0.48>
ST_18 : Operation 380 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 380 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 29)> <Delay = 0.48>
ST_18 : Operation 381 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 381 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 28)> <Delay = 0.48>
ST_18 : Operation 382 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 382 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 27)> <Delay = 0.48>
ST_18 : Operation 383 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 383 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 26)> <Delay = 0.48>
ST_18 : Operation 384 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 384 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 25)> <Delay = 0.48>
ST_18 : Operation 385 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 385 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 24)> <Delay = 0.48>
ST_18 : Operation 386 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 386 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 23)> <Delay = 0.48>
ST_18 : Operation 387 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 387 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 22)> <Delay = 0.48>
ST_18 : Operation 388 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 388 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 21)> <Delay = 0.48>
ST_18 : Operation 389 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 389 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 20)> <Delay = 0.48>
ST_18 : Operation 390 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 390 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 19)> <Delay = 0.48>
ST_18 : Operation 391 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 391 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 18)> <Delay = 0.48>
ST_18 : Operation 392 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 392 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 17)> <Delay = 0.48>
ST_18 : Operation 393 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 393 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 16)> <Delay = 0.48>
ST_18 : Operation 394 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 394 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 15)> <Delay = 0.48>
ST_18 : Operation 395 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 395 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 14)> <Delay = 0.48>
ST_18 : Operation 396 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 396 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 13)> <Delay = 0.48>
ST_18 : Operation 397 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 397 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 12)> <Delay = 0.48>
ST_18 : Operation 398 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 398 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 11)> <Delay = 0.48>
ST_18 : Operation 399 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 399 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 10)> <Delay = 0.48>
ST_18 : Operation 400 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 400 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 9)> <Delay = 0.48>
ST_18 : Operation 401 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 401 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 8)> <Delay = 0.48>
ST_18 : Operation 402 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 402 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 7)> <Delay = 0.48>
ST_18 : Operation 403 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 403 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 6)> <Delay = 0.48>
ST_18 : Operation 404 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 404 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 5)> <Delay = 0.48>
ST_18 : Operation 405 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 405 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 4)> <Delay = 0.48>
ST_18 : Operation 406 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 406 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 3)> <Delay = 0.48>
ST_18 : Operation 407 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 407 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 2)> <Delay = 0.48>
ST_18 : Operation 408 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 408 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 1)> <Delay = 0.48>
ST_18 : Operation 409 [1/1] (0.48ns)   --->   "%br_ln109 = br void %.split264" [../src/hls/cnn.cpp:109]   --->   Operation 409 'br' 'br_ln109' <Predicate = (!icmp_ln92 & trunc_ln109 == 31)> <Delay = 0.48>
ST_18 : Operation 410 [1/1] (0.00ns)   --->   "%output_sum_31_8 = phi i32 %output_sum_0_3, void %branch63, i32 %output_sum_31_7, void %branch62, i32 %output_sum_31_7, void %branch61, i32 %output_sum_31_7, void %branch60, i32 %output_sum_31_7, void %branch59, i32 %output_sum_31_7, void %branch58, i32 %output_sum_31_7, void %branch57, i32 %output_sum_31_7, void %branch56, i32 %output_sum_31_7, void %branch55, i32 %output_sum_31_7, void %branch54, i32 %output_sum_31_7, void %branch53, i32 %output_sum_31_7, void %branch52, i32 %output_sum_31_7, void %branch51, i32 %output_sum_31_7, void %branch50, i32 %output_sum_31_7, void %branch49, i32 %output_sum_31_7, void %branch48, i32 %output_sum_31_7, void %branch47, i32 %output_sum_31_7, void %branch46, i32 %output_sum_31_7, void %branch45, i32 %output_sum_31_7, void %branch44, i32 %output_sum_31_7, void %branch43, i32 %output_sum_31_7, void %branch42, i32 %output_sum_31_7, void %branch41, i32 %output_sum_31_7, void %branch40, i32 %output_sum_31_7, void %branch39, i32 %output_sum_31_7, void %branch38, i32 %output_sum_31_7, void %branch37, i32 %output_sum_31_7, void %branch36, i32 %output_sum_31_7, void %branch35, i32 %output_sum_31_7, void %branch34, i32 %output_sum_31_7, void %branch33, i32 %output_sum_31_7, void %._crit_edge.loopexit"   --->   Operation 410 'phi' 'output_sum_31_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%output_sum_30_8 = phi i32 %output_sum_30_7, void %branch63, i32 %output_sum_0_3, void %branch62, i32 %output_sum_30_7, void %branch61, i32 %output_sum_30_7, void %branch60, i32 %output_sum_30_7, void %branch59, i32 %output_sum_30_7, void %branch58, i32 %output_sum_30_7, void %branch57, i32 %output_sum_30_7, void %branch56, i32 %output_sum_30_7, void %branch55, i32 %output_sum_30_7, void %branch54, i32 %output_sum_30_7, void %branch53, i32 %output_sum_30_7, void %branch52, i32 %output_sum_30_7, void %branch51, i32 %output_sum_30_7, void %branch50, i32 %output_sum_30_7, void %branch49, i32 %output_sum_30_7, void %branch48, i32 %output_sum_30_7, void %branch47, i32 %output_sum_30_7, void %branch46, i32 %output_sum_30_7, void %branch45, i32 %output_sum_30_7, void %branch44, i32 %output_sum_30_7, void %branch43, i32 %output_sum_30_7, void %branch42, i32 %output_sum_30_7, void %branch41, i32 %output_sum_30_7, void %branch40, i32 %output_sum_30_7, void %branch39, i32 %output_sum_30_7, void %branch38, i32 %output_sum_30_7, void %branch37, i32 %output_sum_30_7, void %branch36, i32 %output_sum_30_7, void %branch35, i32 %output_sum_30_7, void %branch34, i32 %output_sum_30_7, void %branch33, i32 %output_sum_30_7, void %._crit_edge.loopexit"   --->   Operation 411 'phi' 'output_sum_30_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 412 [1/1] (0.00ns)   --->   "%output_sum_29_8 = phi i32 %output_sum_29_7, void %branch63, i32 %output_sum_29_7, void %branch62, i32 %output_sum_0_3, void %branch61, i32 %output_sum_29_7, void %branch60, i32 %output_sum_29_7, void %branch59, i32 %output_sum_29_7, void %branch58, i32 %output_sum_29_7, void %branch57, i32 %output_sum_29_7, void %branch56, i32 %output_sum_29_7, void %branch55, i32 %output_sum_29_7, void %branch54, i32 %output_sum_29_7, void %branch53, i32 %output_sum_29_7, void %branch52, i32 %output_sum_29_7, void %branch51, i32 %output_sum_29_7, void %branch50, i32 %output_sum_29_7, void %branch49, i32 %output_sum_29_7, void %branch48, i32 %output_sum_29_7, void %branch47, i32 %output_sum_29_7, void %branch46, i32 %output_sum_29_7, void %branch45, i32 %output_sum_29_7, void %branch44, i32 %output_sum_29_7, void %branch43, i32 %output_sum_29_7, void %branch42, i32 %output_sum_29_7, void %branch41, i32 %output_sum_29_7, void %branch40, i32 %output_sum_29_7, void %branch39, i32 %output_sum_29_7, void %branch38, i32 %output_sum_29_7, void %branch37, i32 %output_sum_29_7, void %branch36, i32 %output_sum_29_7, void %branch35, i32 %output_sum_29_7, void %branch34, i32 %output_sum_29_7, void %branch33, i32 %output_sum_29_7, void %._crit_edge.loopexit"   --->   Operation 412 'phi' 'output_sum_29_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "%output_sum_28_8 = phi i32 %output_sum_28_7, void %branch63, i32 %output_sum_28_7, void %branch62, i32 %output_sum_28_7, void %branch61, i32 %output_sum_0_3, void %branch60, i32 %output_sum_28_7, void %branch59, i32 %output_sum_28_7, void %branch58, i32 %output_sum_28_7, void %branch57, i32 %output_sum_28_7, void %branch56, i32 %output_sum_28_7, void %branch55, i32 %output_sum_28_7, void %branch54, i32 %output_sum_28_7, void %branch53, i32 %output_sum_28_7, void %branch52, i32 %output_sum_28_7, void %branch51, i32 %output_sum_28_7, void %branch50, i32 %output_sum_28_7, void %branch49, i32 %output_sum_28_7, void %branch48, i32 %output_sum_28_7, void %branch47, i32 %output_sum_28_7, void %branch46, i32 %output_sum_28_7, void %branch45, i32 %output_sum_28_7, void %branch44, i32 %output_sum_28_7, void %branch43, i32 %output_sum_28_7, void %branch42, i32 %output_sum_28_7, void %branch41, i32 %output_sum_28_7, void %branch40, i32 %output_sum_28_7, void %branch39, i32 %output_sum_28_7, void %branch38, i32 %output_sum_28_7, void %branch37, i32 %output_sum_28_7, void %branch36, i32 %output_sum_28_7, void %branch35, i32 %output_sum_28_7, void %branch34, i32 %output_sum_28_7, void %branch33, i32 %output_sum_28_7, void %._crit_edge.loopexit"   --->   Operation 413 'phi' 'output_sum_28_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%output_sum_27_8 = phi i32 %output_sum_27_7, void %branch63, i32 %output_sum_27_7, void %branch62, i32 %output_sum_27_7, void %branch61, i32 %output_sum_27_7, void %branch60, i32 %output_sum_0_3, void %branch59, i32 %output_sum_27_7, void %branch58, i32 %output_sum_27_7, void %branch57, i32 %output_sum_27_7, void %branch56, i32 %output_sum_27_7, void %branch55, i32 %output_sum_27_7, void %branch54, i32 %output_sum_27_7, void %branch53, i32 %output_sum_27_7, void %branch52, i32 %output_sum_27_7, void %branch51, i32 %output_sum_27_7, void %branch50, i32 %output_sum_27_7, void %branch49, i32 %output_sum_27_7, void %branch48, i32 %output_sum_27_7, void %branch47, i32 %output_sum_27_7, void %branch46, i32 %output_sum_27_7, void %branch45, i32 %output_sum_27_7, void %branch44, i32 %output_sum_27_7, void %branch43, i32 %output_sum_27_7, void %branch42, i32 %output_sum_27_7, void %branch41, i32 %output_sum_27_7, void %branch40, i32 %output_sum_27_7, void %branch39, i32 %output_sum_27_7, void %branch38, i32 %output_sum_27_7, void %branch37, i32 %output_sum_27_7, void %branch36, i32 %output_sum_27_7, void %branch35, i32 %output_sum_27_7, void %branch34, i32 %output_sum_27_7, void %branch33, i32 %output_sum_27_7, void %._crit_edge.loopexit"   --->   Operation 414 'phi' 'output_sum_27_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (0.00ns)   --->   "%output_sum_26_8 = phi i32 %output_sum_26_7, void %branch63, i32 %output_sum_26_7, void %branch62, i32 %output_sum_26_7, void %branch61, i32 %output_sum_26_7, void %branch60, i32 %output_sum_26_7, void %branch59, i32 %output_sum_0_3, void %branch58, i32 %output_sum_26_7, void %branch57, i32 %output_sum_26_7, void %branch56, i32 %output_sum_26_7, void %branch55, i32 %output_sum_26_7, void %branch54, i32 %output_sum_26_7, void %branch53, i32 %output_sum_26_7, void %branch52, i32 %output_sum_26_7, void %branch51, i32 %output_sum_26_7, void %branch50, i32 %output_sum_26_7, void %branch49, i32 %output_sum_26_7, void %branch48, i32 %output_sum_26_7, void %branch47, i32 %output_sum_26_7, void %branch46, i32 %output_sum_26_7, void %branch45, i32 %output_sum_26_7, void %branch44, i32 %output_sum_26_7, void %branch43, i32 %output_sum_26_7, void %branch42, i32 %output_sum_26_7, void %branch41, i32 %output_sum_26_7, void %branch40, i32 %output_sum_26_7, void %branch39, i32 %output_sum_26_7, void %branch38, i32 %output_sum_26_7, void %branch37, i32 %output_sum_26_7, void %branch36, i32 %output_sum_26_7, void %branch35, i32 %output_sum_26_7, void %branch34, i32 %output_sum_26_7, void %branch33, i32 %output_sum_26_7, void %._crit_edge.loopexit"   --->   Operation 415 'phi' 'output_sum_26_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 416 [1/1] (0.00ns)   --->   "%output_sum_25_8 = phi i32 %output_sum_25_7, void %branch63, i32 %output_sum_25_7, void %branch62, i32 %output_sum_25_7, void %branch61, i32 %output_sum_25_7, void %branch60, i32 %output_sum_25_7, void %branch59, i32 %output_sum_25_7, void %branch58, i32 %output_sum_0_3, void %branch57, i32 %output_sum_25_7, void %branch56, i32 %output_sum_25_7, void %branch55, i32 %output_sum_25_7, void %branch54, i32 %output_sum_25_7, void %branch53, i32 %output_sum_25_7, void %branch52, i32 %output_sum_25_7, void %branch51, i32 %output_sum_25_7, void %branch50, i32 %output_sum_25_7, void %branch49, i32 %output_sum_25_7, void %branch48, i32 %output_sum_25_7, void %branch47, i32 %output_sum_25_7, void %branch46, i32 %output_sum_25_7, void %branch45, i32 %output_sum_25_7, void %branch44, i32 %output_sum_25_7, void %branch43, i32 %output_sum_25_7, void %branch42, i32 %output_sum_25_7, void %branch41, i32 %output_sum_25_7, void %branch40, i32 %output_sum_25_7, void %branch39, i32 %output_sum_25_7, void %branch38, i32 %output_sum_25_7, void %branch37, i32 %output_sum_25_7, void %branch36, i32 %output_sum_25_7, void %branch35, i32 %output_sum_25_7, void %branch34, i32 %output_sum_25_7, void %branch33, i32 %output_sum_25_7, void %._crit_edge.loopexit"   --->   Operation 416 'phi' 'output_sum_25_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "%output_sum_24_8 = phi i32 %output_sum_24_7, void %branch63, i32 %output_sum_24_7, void %branch62, i32 %output_sum_24_7, void %branch61, i32 %output_sum_24_7, void %branch60, i32 %output_sum_24_7, void %branch59, i32 %output_sum_24_7, void %branch58, i32 %output_sum_24_7, void %branch57, i32 %output_sum_0_3, void %branch56, i32 %output_sum_24_7, void %branch55, i32 %output_sum_24_7, void %branch54, i32 %output_sum_24_7, void %branch53, i32 %output_sum_24_7, void %branch52, i32 %output_sum_24_7, void %branch51, i32 %output_sum_24_7, void %branch50, i32 %output_sum_24_7, void %branch49, i32 %output_sum_24_7, void %branch48, i32 %output_sum_24_7, void %branch47, i32 %output_sum_24_7, void %branch46, i32 %output_sum_24_7, void %branch45, i32 %output_sum_24_7, void %branch44, i32 %output_sum_24_7, void %branch43, i32 %output_sum_24_7, void %branch42, i32 %output_sum_24_7, void %branch41, i32 %output_sum_24_7, void %branch40, i32 %output_sum_24_7, void %branch39, i32 %output_sum_24_7, void %branch38, i32 %output_sum_24_7, void %branch37, i32 %output_sum_24_7, void %branch36, i32 %output_sum_24_7, void %branch35, i32 %output_sum_24_7, void %branch34, i32 %output_sum_24_7, void %branch33, i32 %output_sum_24_7, void %._crit_edge.loopexit"   --->   Operation 417 'phi' 'output_sum_24_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%output_sum_23_8 = phi i32 %output_sum_23_7, void %branch63, i32 %output_sum_23_7, void %branch62, i32 %output_sum_23_7, void %branch61, i32 %output_sum_23_7, void %branch60, i32 %output_sum_23_7, void %branch59, i32 %output_sum_23_7, void %branch58, i32 %output_sum_23_7, void %branch57, i32 %output_sum_23_7, void %branch56, i32 %output_sum_0_3, void %branch55, i32 %output_sum_23_7, void %branch54, i32 %output_sum_23_7, void %branch53, i32 %output_sum_23_7, void %branch52, i32 %output_sum_23_7, void %branch51, i32 %output_sum_23_7, void %branch50, i32 %output_sum_23_7, void %branch49, i32 %output_sum_23_7, void %branch48, i32 %output_sum_23_7, void %branch47, i32 %output_sum_23_7, void %branch46, i32 %output_sum_23_7, void %branch45, i32 %output_sum_23_7, void %branch44, i32 %output_sum_23_7, void %branch43, i32 %output_sum_23_7, void %branch42, i32 %output_sum_23_7, void %branch41, i32 %output_sum_23_7, void %branch40, i32 %output_sum_23_7, void %branch39, i32 %output_sum_23_7, void %branch38, i32 %output_sum_23_7, void %branch37, i32 %output_sum_23_7, void %branch36, i32 %output_sum_23_7, void %branch35, i32 %output_sum_23_7, void %branch34, i32 %output_sum_23_7, void %branch33, i32 %output_sum_23_7, void %._crit_edge.loopexit"   --->   Operation 418 'phi' 'output_sum_23_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%output_sum_22_8 = phi i32 %output_sum_22_7, void %branch63, i32 %output_sum_22_7, void %branch62, i32 %output_sum_22_7, void %branch61, i32 %output_sum_22_7, void %branch60, i32 %output_sum_22_7, void %branch59, i32 %output_sum_22_7, void %branch58, i32 %output_sum_22_7, void %branch57, i32 %output_sum_22_7, void %branch56, i32 %output_sum_22_7, void %branch55, i32 %output_sum_0_3, void %branch54, i32 %output_sum_22_7, void %branch53, i32 %output_sum_22_7, void %branch52, i32 %output_sum_22_7, void %branch51, i32 %output_sum_22_7, void %branch50, i32 %output_sum_22_7, void %branch49, i32 %output_sum_22_7, void %branch48, i32 %output_sum_22_7, void %branch47, i32 %output_sum_22_7, void %branch46, i32 %output_sum_22_7, void %branch45, i32 %output_sum_22_7, void %branch44, i32 %output_sum_22_7, void %branch43, i32 %output_sum_22_7, void %branch42, i32 %output_sum_22_7, void %branch41, i32 %output_sum_22_7, void %branch40, i32 %output_sum_22_7, void %branch39, i32 %output_sum_22_7, void %branch38, i32 %output_sum_22_7, void %branch37, i32 %output_sum_22_7, void %branch36, i32 %output_sum_22_7, void %branch35, i32 %output_sum_22_7, void %branch34, i32 %output_sum_22_7, void %branch33, i32 %output_sum_22_7, void %._crit_edge.loopexit"   --->   Operation 419 'phi' 'output_sum_22_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (0.00ns)   --->   "%output_sum_21_8 = phi i32 %output_sum_21_7, void %branch63, i32 %output_sum_21_7, void %branch62, i32 %output_sum_21_7, void %branch61, i32 %output_sum_21_7, void %branch60, i32 %output_sum_21_7, void %branch59, i32 %output_sum_21_7, void %branch58, i32 %output_sum_21_7, void %branch57, i32 %output_sum_21_7, void %branch56, i32 %output_sum_21_7, void %branch55, i32 %output_sum_21_7, void %branch54, i32 %output_sum_0_3, void %branch53, i32 %output_sum_21_7, void %branch52, i32 %output_sum_21_7, void %branch51, i32 %output_sum_21_7, void %branch50, i32 %output_sum_21_7, void %branch49, i32 %output_sum_21_7, void %branch48, i32 %output_sum_21_7, void %branch47, i32 %output_sum_21_7, void %branch46, i32 %output_sum_21_7, void %branch45, i32 %output_sum_21_7, void %branch44, i32 %output_sum_21_7, void %branch43, i32 %output_sum_21_7, void %branch42, i32 %output_sum_21_7, void %branch41, i32 %output_sum_21_7, void %branch40, i32 %output_sum_21_7, void %branch39, i32 %output_sum_21_7, void %branch38, i32 %output_sum_21_7, void %branch37, i32 %output_sum_21_7, void %branch36, i32 %output_sum_21_7, void %branch35, i32 %output_sum_21_7, void %branch34, i32 %output_sum_21_7, void %branch33, i32 %output_sum_21_7, void %._crit_edge.loopexit"   --->   Operation 420 'phi' 'output_sum_21_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%output_sum_20_8 = phi i32 %output_sum_20_7, void %branch63, i32 %output_sum_20_7, void %branch62, i32 %output_sum_20_7, void %branch61, i32 %output_sum_20_7, void %branch60, i32 %output_sum_20_7, void %branch59, i32 %output_sum_20_7, void %branch58, i32 %output_sum_20_7, void %branch57, i32 %output_sum_20_7, void %branch56, i32 %output_sum_20_7, void %branch55, i32 %output_sum_20_7, void %branch54, i32 %output_sum_20_7, void %branch53, i32 %output_sum_0_3, void %branch52, i32 %output_sum_20_7, void %branch51, i32 %output_sum_20_7, void %branch50, i32 %output_sum_20_7, void %branch49, i32 %output_sum_20_7, void %branch48, i32 %output_sum_20_7, void %branch47, i32 %output_sum_20_7, void %branch46, i32 %output_sum_20_7, void %branch45, i32 %output_sum_20_7, void %branch44, i32 %output_sum_20_7, void %branch43, i32 %output_sum_20_7, void %branch42, i32 %output_sum_20_7, void %branch41, i32 %output_sum_20_7, void %branch40, i32 %output_sum_20_7, void %branch39, i32 %output_sum_20_7, void %branch38, i32 %output_sum_20_7, void %branch37, i32 %output_sum_20_7, void %branch36, i32 %output_sum_20_7, void %branch35, i32 %output_sum_20_7, void %branch34, i32 %output_sum_20_7, void %branch33, i32 %output_sum_20_7, void %._crit_edge.loopexit"   --->   Operation 421 'phi' 'output_sum_20_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%output_sum_19_8 = phi i32 %output_sum_19_7, void %branch63, i32 %output_sum_19_7, void %branch62, i32 %output_sum_19_7, void %branch61, i32 %output_sum_19_7, void %branch60, i32 %output_sum_19_7, void %branch59, i32 %output_sum_19_7, void %branch58, i32 %output_sum_19_7, void %branch57, i32 %output_sum_19_7, void %branch56, i32 %output_sum_19_7, void %branch55, i32 %output_sum_19_7, void %branch54, i32 %output_sum_19_7, void %branch53, i32 %output_sum_19_7, void %branch52, i32 %output_sum_0_3, void %branch51, i32 %output_sum_19_7, void %branch50, i32 %output_sum_19_7, void %branch49, i32 %output_sum_19_7, void %branch48, i32 %output_sum_19_7, void %branch47, i32 %output_sum_19_7, void %branch46, i32 %output_sum_19_7, void %branch45, i32 %output_sum_19_7, void %branch44, i32 %output_sum_19_7, void %branch43, i32 %output_sum_19_7, void %branch42, i32 %output_sum_19_7, void %branch41, i32 %output_sum_19_7, void %branch40, i32 %output_sum_19_7, void %branch39, i32 %output_sum_19_7, void %branch38, i32 %output_sum_19_7, void %branch37, i32 %output_sum_19_7, void %branch36, i32 %output_sum_19_7, void %branch35, i32 %output_sum_19_7, void %branch34, i32 %output_sum_19_7, void %branch33, i32 %output_sum_19_7, void %._crit_edge.loopexit"   --->   Operation 422 'phi' 'output_sum_19_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%output_sum_18_8 = phi i32 %output_sum_18_7, void %branch63, i32 %output_sum_18_7, void %branch62, i32 %output_sum_18_7, void %branch61, i32 %output_sum_18_7, void %branch60, i32 %output_sum_18_7, void %branch59, i32 %output_sum_18_7, void %branch58, i32 %output_sum_18_7, void %branch57, i32 %output_sum_18_7, void %branch56, i32 %output_sum_18_7, void %branch55, i32 %output_sum_18_7, void %branch54, i32 %output_sum_18_7, void %branch53, i32 %output_sum_18_7, void %branch52, i32 %output_sum_18_7, void %branch51, i32 %output_sum_0_3, void %branch50, i32 %output_sum_18_7, void %branch49, i32 %output_sum_18_7, void %branch48, i32 %output_sum_18_7, void %branch47, i32 %output_sum_18_7, void %branch46, i32 %output_sum_18_7, void %branch45, i32 %output_sum_18_7, void %branch44, i32 %output_sum_18_7, void %branch43, i32 %output_sum_18_7, void %branch42, i32 %output_sum_18_7, void %branch41, i32 %output_sum_18_7, void %branch40, i32 %output_sum_18_7, void %branch39, i32 %output_sum_18_7, void %branch38, i32 %output_sum_18_7, void %branch37, i32 %output_sum_18_7, void %branch36, i32 %output_sum_18_7, void %branch35, i32 %output_sum_18_7, void %branch34, i32 %output_sum_18_7, void %branch33, i32 %output_sum_18_7, void %._crit_edge.loopexit"   --->   Operation 423 'phi' 'output_sum_18_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (0.00ns)   --->   "%output_sum_17_8 = phi i32 %output_sum_17_7, void %branch63, i32 %output_sum_17_7, void %branch62, i32 %output_sum_17_7, void %branch61, i32 %output_sum_17_7, void %branch60, i32 %output_sum_17_7, void %branch59, i32 %output_sum_17_7, void %branch58, i32 %output_sum_17_7, void %branch57, i32 %output_sum_17_7, void %branch56, i32 %output_sum_17_7, void %branch55, i32 %output_sum_17_7, void %branch54, i32 %output_sum_17_7, void %branch53, i32 %output_sum_17_7, void %branch52, i32 %output_sum_17_7, void %branch51, i32 %output_sum_17_7, void %branch50, i32 %output_sum_0_3, void %branch49, i32 %output_sum_17_7, void %branch48, i32 %output_sum_17_7, void %branch47, i32 %output_sum_17_7, void %branch46, i32 %output_sum_17_7, void %branch45, i32 %output_sum_17_7, void %branch44, i32 %output_sum_17_7, void %branch43, i32 %output_sum_17_7, void %branch42, i32 %output_sum_17_7, void %branch41, i32 %output_sum_17_7, void %branch40, i32 %output_sum_17_7, void %branch39, i32 %output_sum_17_7, void %branch38, i32 %output_sum_17_7, void %branch37, i32 %output_sum_17_7, void %branch36, i32 %output_sum_17_7, void %branch35, i32 %output_sum_17_7, void %branch34, i32 %output_sum_17_7, void %branch33, i32 %output_sum_17_7, void %._crit_edge.loopexit"   --->   Operation 424 'phi' 'output_sum_17_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%output_sum_16_8 = phi i32 %output_sum_16_7, void %branch63, i32 %output_sum_16_7, void %branch62, i32 %output_sum_16_7, void %branch61, i32 %output_sum_16_7, void %branch60, i32 %output_sum_16_7, void %branch59, i32 %output_sum_16_7, void %branch58, i32 %output_sum_16_7, void %branch57, i32 %output_sum_16_7, void %branch56, i32 %output_sum_16_7, void %branch55, i32 %output_sum_16_7, void %branch54, i32 %output_sum_16_7, void %branch53, i32 %output_sum_16_7, void %branch52, i32 %output_sum_16_7, void %branch51, i32 %output_sum_16_7, void %branch50, i32 %output_sum_16_7, void %branch49, i32 %output_sum_0_3, void %branch48, i32 %output_sum_16_7, void %branch47, i32 %output_sum_16_7, void %branch46, i32 %output_sum_16_7, void %branch45, i32 %output_sum_16_7, void %branch44, i32 %output_sum_16_7, void %branch43, i32 %output_sum_16_7, void %branch42, i32 %output_sum_16_7, void %branch41, i32 %output_sum_16_7, void %branch40, i32 %output_sum_16_7, void %branch39, i32 %output_sum_16_7, void %branch38, i32 %output_sum_16_7, void %branch37, i32 %output_sum_16_7, void %branch36, i32 %output_sum_16_7, void %branch35, i32 %output_sum_16_7, void %branch34, i32 %output_sum_16_7, void %branch33, i32 %output_sum_16_7, void %._crit_edge.loopexit"   --->   Operation 425 'phi' 'output_sum_16_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%output_sum_15_8 = phi i32 %output_sum_15_7, void %branch63, i32 %output_sum_15_7, void %branch62, i32 %output_sum_15_7, void %branch61, i32 %output_sum_15_7, void %branch60, i32 %output_sum_15_7, void %branch59, i32 %output_sum_15_7, void %branch58, i32 %output_sum_15_7, void %branch57, i32 %output_sum_15_7, void %branch56, i32 %output_sum_15_7, void %branch55, i32 %output_sum_15_7, void %branch54, i32 %output_sum_15_7, void %branch53, i32 %output_sum_15_7, void %branch52, i32 %output_sum_15_7, void %branch51, i32 %output_sum_15_7, void %branch50, i32 %output_sum_15_7, void %branch49, i32 %output_sum_15_7, void %branch48, i32 %output_sum_0_3, void %branch47, i32 %output_sum_15_7, void %branch46, i32 %output_sum_15_7, void %branch45, i32 %output_sum_15_7, void %branch44, i32 %output_sum_15_7, void %branch43, i32 %output_sum_15_7, void %branch42, i32 %output_sum_15_7, void %branch41, i32 %output_sum_15_7, void %branch40, i32 %output_sum_15_7, void %branch39, i32 %output_sum_15_7, void %branch38, i32 %output_sum_15_7, void %branch37, i32 %output_sum_15_7, void %branch36, i32 %output_sum_15_7, void %branch35, i32 %output_sum_15_7, void %branch34, i32 %output_sum_15_7, void %branch33, i32 %output_sum_15_7, void %._crit_edge.loopexit"   --->   Operation 426 'phi' 'output_sum_15_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%output_sum_14_8 = phi i32 %output_sum_14_7, void %branch63, i32 %output_sum_14_7, void %branch62, i32 %output_sum_14_7, void %branch61, i32 %output_sum_14_7, void %branch60, i32 %output_sum_14_7, void %branch59, i32 %output_sum_14_7, void %branch58, i32 %output_sum_14_7, void %branch57, i32 %output_sum_14_7, void %branch56, i32 %output_sum_14_7, void %branch55, i32 %output_sum_14_7, void %branch54, i32 %output_sum_14_7, void %branch53, i32 %output_sum_14_7, void %branch52, i32 %output_sum_14_7, void %branch51, i32 %output_sum_14_7, void %branch50, i32 %output_sum_14_7, void %branch49, i32 %output_sum_14_7, void %branch48, i32 %output_sum_14_7, void %branch47, i32 %output_sum_0_3, void %branch46, i32 %output_sum_14_7, void %branch45, i32 %output_sum_14_7, void %branch44, i32 %output_sum_14_7, void %branch43, i32 %output_sum_14_7, void %branch42, i32 %output_sum_14_7, void %branch41, i32 %output_sum_14_7, void %branch40, i32 %output_sum_14_7, void %branch39, i32 %output_sum_14_7, void %branch38, i32 %output_sum_14_7, void %branch37, i32 %output_sum_14_7, void %branch36, i32 %output_sum_14_7, void %branch35, i32 %output_sum_14_7, void %branch34, i32 %output_sum_14_7, void %branch33, i32 %output_sum_14_7, void %._crit_edge.loopexit"   --->   Operation 427 'phi' 'output_sum_14_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%output_sum_13_8 = phi i32 %output_sum_13_7, void %branch63, i32 %output_sum_13_7, void %branch62, i32 %output_sum_13_7, void %branch61, i32 %output_sum_13_7, void %branch60, i32 %output_sum_13_7, void %branch59, i32 %output_sum_13_7, void %branch58, i32 %output_sum_13_7, void %branch57, i32 %output_sum_13_7, void %branch56, i32 %output_sum_13_7, void %branch55, i32 %output_sum_13_7, void %branch54, i32 %output_sum_13_7, void %branch53, i32 %output_sum_13_7, void %branch52, i32 %output_sum_13_7, void %branch51, i32 %output_sum_13_7, void %branch50, i32 %output_sum_13_7, void %branch49, i32 %output_sum_13_7, void %branch48, i32 %output_sum_13_7, void %branch47, i32 %output_sum_13_7, void %branch46, i32 %output_sum_0_3, void %branch45, i32 %output_sum_13_7, void %branch44, i32 %output_sum_13_7, void %branch43, i32 %output_sum_13_7, void %branch42, i32 %output_sum_13_7, void %branch41, i32 %output_sum_13_7, void %branch40, i32 %output_sum_13_7, void %branch39, i32 %output_sum_13_7, void %branch38, i32 %output_sum_13_7, void %branch37, i32 %output_sum_13_7, void %branch36, i32 %output_sum_13_7, void %branch35, i32 %output_sum_13_7, void %branch34, i32 %output_sum_13_7, void %branch33, i32 %output_sum_13_7, void %._crit_edge.loopexit"   --->   Operation 428 'phi' 'output_sum_13_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%output_sum_12_8 = phi i32 %output_sum_12_7, void %branch63, i32 %output_sum_12_7, void %branch62, i32 %output_sum_12_7, void %branch61, i32 %output_sum_12_7, void %branch60, i32 %output_sum_12_7, void %branch59, i32 %output_sum_12_7, void %branch58, i32 %output_sum_12_7, void %branch57, i32 %output_sum_12_7, void %branch56, i32 %output_sum_12_7, void %branch55, i32 %output_sum_12_7, void %branch54, i32 %output_sum_12_7, void %branch53, i32 %output_sum_12_7, void %branch52, i32 %output_sum_12_7, void %branch51, i32 %output_sum_12_7, void %branch50, i32 %output_sum_12_7, void %branch49, i32 %output_sum_12_7, void %branch48, i32 %output_sum_12_7, void %branch47, i32 %output_sum_12_7, void %branch46, i32 %output_sum_12_7, void %branch45, i32 %output_sum_0_3, void %branch44, i32 %output_sum_12_7, void %branch43, i32 %output_sum_12_7, void %branch42, i32 %output_sum_12_7, void %branch41, i32 %output_sum_12_7, void %branch40, i32 %output_sum_12_7, void %branch39, i32 %output_sum_12_7, void %branch38, i32 %output_sum_12_7, void %branch37, i32 %output_sum_12_7, void %branch36, i32 %output_sum_12_7, void %branch35, i32 %output_sum_12_7, void %branch34, i32 %output_sum_12_7, void %branch33, i32 %output_sum_12_7, void %._crit_edge.loopexit"   --->   Operation 429 'phi' 'output_sum_12_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%output_sum_11_8 = phi i32 %output_sum_11_7, void %branch63, i32 %output_sum_11_7, void %branch62, i32 %output_sum_11_7, void %branch61, i32 %output_sum_11_7, void %branch60, i32 %output_sum_11_7, void %branch59, i32 %output_sum_11_7, void %branch58, i32 %output_sum_11_7, void %branch57, i32 %output_sum_11_7, void %branch56, i32 %output_sum_11_7, void %branch55, i32 %output_sum_11_7, void %branch54, i32 %output_sum_11_7, void %branch53, i32 %output_sum_11_7, void %branch52, i32 %output_sum_11_7, void %branch51, i32 %output_sum_11_7, void %branch50, i32 %output_sum_11_7, void %branch49, i32 %output_sum_11_7, void %branch48, i32 %output_sum_11_7, void %branch47, i32 %output_sum_11_7, void %branch46, i32 %output_sum_11_7, void %branch45, i32 %output_sum_11_7, void %branch44, i32 %output_sum_0_3, void %branch43, i32 %output_sum_11_7, void %branch42, i32 %output_sum_11_7, void %branch41, i32 %output_sum_11_7, void %branch40, i32 %output_sum_11_7, void %branch39, i32 %output_sum_11_7, void %branch38, i32 %output_sum_11_7, void %branch37, i32 %output_sum_11_7, void %branch36, i32 %output_sum_11_7, void %branch35, i32 %output_sum_11_7, void %branch34, i32 %output_sum_11_7, void %branch33, i32 %output_sum_11_7, void %._crit_edge.loopexit"   --->   Operation 430 'phi' 'output_sum_11_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%output_sum_10_8 = phi i32 %output_sum_10_7, void %branch63, i32 %output_sum_10_7, void %branch62, i32 %output_sum_10_7, void %branch61, i32 %output_sum_10_7, void %branch60, i32 %output_sum_10_7, void %branch59, i32 %output_sum_10_7, void %branch58, i32 %output_sum_10_7, void %branch57, i32 %output_sum_10_7, void %branch56, i32 %output_sum_10_7, void %branch55, i32 %output_sum_10_7, void %branch54, i32 %output_sum_10_7, void %branch53, i32 %output_sum_10_7, void %branch52, i32 %output_sum_10_7, void %branch51, i32 %output_sum_10_7, void %branch50, i32 %output_sum_10_7, void %branch49, i32 %output_sum_10_7, void %branch48, i32 %output_sum_10_7, void %branch47, i32 %output_sum_10_7, void %branch46, i32 %output_sum_10_7, void %branch45, i32 %output_sum_10_7, void %branch44, i32 %output_sum_10_7, void %branch43, i32 %output_sum_0_3, void %branch42, i32 %output_sum_10_7, void %branch41, i32 %output_sum_10_7, void %branch40, i32 %output_sum_10_7, void %branch39, i32 %output_sum_10_7, void %branch38, i32 %output_sum_10_7, void %branch37, i32 %output_sum_10_7, void %branch36, i32 %output_sum_10_7, void %branch35, i32 %output_sum_10_7, void %branch34, i32 %output_sum_10_7, void %branch33, i32 %output_sum_10_7, void %._crit_edge.loopexit"   --->   Operation 431 'phi' 'output_sum_10_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%output_sum_9_8 = phi i32 %output_sum_9_7, void %branch63, i32 %output_sum_9_7, void %branch62, i32 %output_sum_9_7, void %branch61, i32 %output_sum_9_7, void %branch60, i32 %output_sum_9_7, void %branch59, i32 %output_sum_9_7, void %branch58, i32 %output_sum_9_7, void %branch57, i32 %output_sum_9_7, void %branch56, i32 %output_sum_9_7, void %branch55, i32 %output_sum_9_7, void %branch54, i32 %output_sum_9_7, void %branch53, i32 %output_sum_9_7, void %branch52, i32 %output_sum_9_7, void %branch51, i32 %output_sum_9_7, void %branch50, i32 %output_sum_9_7, void %branch49, i32 %output_sum_9_7, void %branch48, i32 %output_sum_9_7, void %branch47, i32 %output_sum_9_7, void %branch46, i32 %output_sum_9_7, void %branch45, i32 %output_sum_9_7, void %branch44, i32 %output_sum_9_7, void %branch43, i32 %output_sum_9_7, void %branch42, i32 %output_sum_0_3, void %branch41, i32 %output_sum_9_7, void %branch40, i32 %output_sum_9_7, void %branch39, i32 %output_sum_9_7, void %branch38, i32 %output_sum_9_7, void %branch37, i32 %output_sum_9_7, void %branch36, i32 %output_sum_9_7, void %branch35, i32 %output_sum_9_7, void %branch34, i32 %output_sum_9_7, void %branch33, i32 %output_sum_9_7, void %._crit_edge.loopexit"   --->   Operation 432 'phi' 'output_sum_9_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%output_sum_8_8 = phi i32 %output_sum_8_7, void %branch63, i32 %output_sum_8_7, void %branch62, i32 %output_sum_8_7, void %branch61, i32 %output_sum_8_7, void %branch60, i32 %output_sum_8_7, void %branch59, i32 %output_sum_8_7, void %branch58, i32 %output_sum_8_7, void %branch57, i32 %output_sum_8_7, void %branch56, i32 %output_sum_8_7, void %branch55, i32 %output_sum_8_7, void %branch54, i32 %output_sum_8_7, void %branch53, i32 %output_sum_8_7, void %branch52, i32 %output_sum_8_7, void %branch51, i32 %output_sum_8_7, void %branch50, i32 %output_sum_8_7, void %branch49, i32 %output_sum_8_7, void %branch48, i32 %output_sum_8_7, void %branch47, i32 %output_sum_8_7, void %branch46, i32 %output_sum_8_7, void %branch45, i32 %output_sum_8_7, void %branch44, i32 %output_sum_8_7, void %branch43, i32 %output_sum_8_7, void %branch42, i32 %output_sum_8_7, void %branch41, i32 %output_sum_0_3, void %branch40, i32 %output_sum_8_7, void %branch39, i32 %output_sum_8_7, void %branch38, i32 %output_sum_8_7, void %branch37, i32 %output_sum_8_7, void %branch36, i32 %output_sum_8_7, void %branch35, i32 %output_sum_8_7, void %branch34, i32 %output_sum_8_7, void %branch33, i32 %output_sum_8_7, void %._crit_edge.loopexit"   --->   Operation 433 'phi' 'output_sum_8_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 434 [1/1] (0.00ns)   --->   "%output_sum_7_8 = phi i32 %output_sum_7_7, void %branch63, i32 %output_sum_7_7, void %branch62, i32 %output_sum_7_7, void %branch61, i32 %output_sum_7_7, void %branch60, i32 %output_sum_7_7, void %branch59, i32 %output_sum_7_7, void %branch58, i32 %output_sum_7_7, void %branch57, i32 %output_sum_7_7, void %branch56, i32 %output_sum_7_7, void %branch55, i32 %output_sum_7_7, void %branch54, i32 %output_sum_7_7, void %branch53, i32 %output_sum_7_7, void %branch52, i32 %output_sum_7_7, void %branch51, i32 %output_sum_7_7, void %branch50, i32 %output_sum_7_7, void %branch49, i32 %output_sum_7_7, void %branch48, i32 %output_sum_7_7, void %branch47, i32 %output_sum_7_7, void %branch46, i32 %output_sum_7_7, void %branch45, i32 %output_sum_7_7, void %branch44, i32 %output_sum_7_7, void %branch43, i32 %output_sum_7_7, void %branch42, i32 %output_sum_7_7, void %branch41, i32 %output_sum_7_7, void %branch40, i32 %output_sum_0_3, void %branch39, i32 %output_sum_7_7, void %branch38, i32 %output_sum_7_7, void %branch37, i32 %output_sum_7_7, void %branch36, i32 %output_sum_7_7, void %branch35, i32 %output_sum_7_7, void %branch34, i32 %output_sum_7_7, void %branch33, i32 %output_sum_7_7, void %._crit_edge.loopexit"   --->   Operation 434 'phi' 'output_sum_7_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 435 [1/1] (0.00ns)   --->   "%output_sum_6_8 = phi i32 %output_sum_6_7, void %branch63, i32 %output_sum_6_7, void %branch62, i32 %output_sum_6_7, void %branch61, i32 %output_sum_6_7, void %branch60, i32 %output_sum_6_7, void %branch59, i32 %output_sum_6_7, void %branch58, i32 %output_sum_6_7, void %branch57, i32 %output_sum_6_7, void %branch56, i32 %output_sum_6_7, void %branch55, i32 %output_sum_6_7, void %branch54, i32 %output_sum_6_7, void %branch53, i32 %output_sum_6_7, void %branch52, i32 %output_sum_6_7, void %branch51, i32 %output_sum_6_7, void %branch50, i32 %output_sum_6_7, void %branch49, i32 %output_sum_6_7, void %branch48, i32 %output_sum_6_7, void %branch47, i32 %output_sum_6_7, void %branch46, i32 %output_sum_6_7, void %branch45, i32 %output_sum_6_7, void %branch44, i32 %output_sum_6_7, void %branch43, i32 %output_sum_6_7, void %branch42, i32 %output_sum_6_7, void %branch41, i32 %output_sum_6_7, void %branch40, i32 %output_sum_6_7, void %branch39, i32 %output_sum_0_3, void %branch38, i32 %output_sum_6_7, void %branch37, i32 %output_sum_6_7, void %branch36, i32 %output_sum_6_7, void %branch35, i32 %output_sum_6_7, void %branch34, i32 %output_sum_6_7, void %branch33, i32 %output_sum_6_7, void %._crit_edge.loopexit"   --->   Operation 435 'phi' 'output_sum_6_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 436 [1/1] (0.00ns)   --->   "%output_sum_5_8 = phi i32 %output_sum_5_7, void %branch63, i32 %output_sum_5_7, void %branch62, i32 %output_sum_5_7, void %branch61, i32 %output_sum_5_7, void %branch60, i32 %output_sum_5_7, void %branch59, i32 %output_sum_5_7, void %branch58, i32 %output_sum_5_7, void %branch57, i32 %output_sum_5_7, void %branch56, i32 %output_sum_5_7, void %branch55, i32 %output_sum_5_7, void %branch54, i32 %output_sum_5_7, void %branch53, i32 %output_sum_5_7, void %branch52, i32 %output_sum_5_7, void %branch51, i32 %output_sum_5_7, void %branch50, i32 %output_sum_5_7, void %branch49, i32 %output_sum_5_7, void %branch48, i32 %output_sum_5_7, void %branch47, i32 %output_sum_5_7, void %branch46, i32 %output_sum_5_7, void %branch45, i32 %output_sum_5_7, void %branch44, i32 %output_sum_5_7, void %branch43, i32 %output_sum_5_7, void %branch42, i32 %output_sum_5_7, void %branch41, i32 %output_sum_5_7, void %branch40, i32 %output_sum_5_7, void %branch39, i32 %output_sum_5_7, void %branch38, i32 %output_sum_0_3, void %branch37, i32 %output_sum_5_7, void %branch36, i32 %output_sum_5_7, void %branch35, i32 %output_sum_5_7, void %branch34, i32 %output_sum_5_7, void %branch33, i32 %output_sum_5_7, void %._crit_edge.loopexit"   --->   Operation 436 'phi' 'output_sum_5_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%output_sum_4_8 = phi i32 %output_sum_4_7, void %branch63, i32 %output_sum_4_7, void %branch62, i32 %output_sum_4_7, void %branch61, i32 %output_sum_4_7, void %branch60, i32 %output_sum_4_7, void %branch59, i32 %output_sum_4_7, void %branch58, i32 %output_sum_4_7, void %branch57, i32 %output_sum_4_7, void %branch56, i32 %output_sum_4_7, void %branch55, i32 %output_sum_4_7, void %branch54, i32 %output_sum_4_7, void %branch53, i32 %output_sum_4_7, void %branch52, i32 %output_sum_4_7, void %branch51, i32 %output_sum_4_7, void %branch50, i32 %output_sum_4_7, void %branch49, i32 %output_sum_4_7, void %branch48, i32 %output_sum_4_7, void %branch47, i32 %output_sum_4_7, void %branch46, i32 %output_sum_4_7, void %branch45, i32 %output_sum_4_7, void %branch44, i32 %output_sum_4_7, void %branch43, i32 %output_sum_4_7, void %branch42, i32 %output_sum_4_7, void %branch41, i32 %output_sum_4_7, void %branch40, i32 %output_sum_4_7, void %branch39, i32 %output_sum_4_7, void %branch38, i32 %output_sum_4_7, void %branch37, i32 %output_sum_0_3, void %branch36, i32 %output_sum_4_7, void %branch35, i32 %output_sum_4_7, void %branch34, i32 %output_sum_4_7, void %branch33, i32 %output_sum_4_7, void %._crit_edge.loopexit"   --->   Operation 437 'phi' 'output_sum_4_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (0.00ns)   --->   "%output_sum_3_8 = phi i32 %output_sum_3_7, void %branch63, i32 %output_sum_3_7, void %branch62, i32 %output_sum_3_7, void %branch61, i32 %output_sum_3_7, void %branch60, i32 %output_sum_3_7, void %branch59, i32 %output_sum_3_7, void %branch58, i32 %output_sum_3_7, void %branch57, i32 %output_sum_3_7, void %branch56, i32 %output_sum_3_7, void %branch55, i32 %output_sum_3_7, void %branch54, i32 %output_sum_3_7, void %branch53, i32 %output_sum_3_7, void %branch52, i32 %output_sum_3_7, void %branch51, i32 %output_sum_3_7, void %branch50, i32 %output_sum_3_7, void %branch49, i32 %output_sum_3_7, void %branch48, i32 %output_sum_3_7, void %branch47, i32 %output_sum_3_7, void %branch46, i32 %output_sum_3_7, void %branch45, i32 %output_sum_3_7, void %branch44, i32 %output_sum_3_7, void %branch43, i32 %output_sum_3_7, void %branch42, i32 %output_sum_3_7, void %branch41, i32 %output_sum_3_7, void %branch40, i32 %output_sum_3_7, void %branch39, i32 %output_sum_3_7, void %branch38, i32 %output_sum_3_7, void %branch37, i32 %output_sum_3_7, void %branch36, i32 %output_sum_0_3, void %branch35, i32 %output_sum_3_7, void %branch34, i32 %output_sum_3_7, void %branch33, i32 %output_sum_3_7, void %._crit_edge.loopexit"   --->   Operation 438 'phi' 'output_sum_3_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%output_sum_2_8 = phi i32 %output_sum_2_7, void %branch63, i32 %output_sum_2_7, void %branch62, i32 %output_sum_2_7, void %branch61, i32 %output_sum_2_7, void %branch60, i32 %output_sum_2_7, void %branch59, i32 %output_sum_2_7, void %branch58, i32 %output_sum_2_7, void %branch57, i32 %output_sum_2_7, void %branch56, i32 %output_sum_2_7, void %branch55, i32 %output_sum_2_7, void %branch54, i32 %output_sum_2_7, void %branch53, i32 %output_sum_2_7, void %branch52, i32 %output_sum_2_7, void %branch51, i32 %output_sum_2_7, void %branch50, i32 %output_sum_2_7, void %branch49, i32 %output_sum_2_7, void %branch48, i32 %output_sum_2_7, void %branch47, i32 %output_sum_2_7, void %branch46, i32 %output_sum_2_7, void %branch45, i32 %output_sum_2_7, void %branch44, i32 %output_sum_2_7, void %branch43, i32 %output_sum_2_7, void %branch42, i32 %output_sum_2_7, void %branch41, i32 %output_sum_2_7, void %branch40, i32 %output_sum_2_7, void %branch39, i32 %output_sum_2_7, void %branch38, i32 %output_sum_2_7, void %branch37, i32 %output_sum_2_7, void %branch36, i32 %output_sum_2_7, void %branch35, i32 %output_sum_0_3, void %branch34, i32 %output_sum_2_7, void %branch33, i32 %output_sum_2_7, void %._crit_edge.loopexit"   --->   Operation 439 'phi' 'output_sum_2_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%output_sum_1_8 = phi i32 %output_sum_1_7, void %branch63, i32 %output_sum_1_7, void %branch62, i32 %output_sum_1_7, void %branch61, i32 %output_sum_1_7, void %branch60, i32 %output_sum_1_7, void %branch59, i32 %output_sum_1_7, void %branch58, i32 %output_sum_1_7, void %branch57, i32 %output_sum_1_7, void %branch56, i32 %output_sum_1_7, void %branch55, i32 %output_sum_1_7, void %branch54, i32 %output_sum_1_7, void %branch53, i32 %output_sum_1_7, void %branch52, i32 %output_sum_1_7, void %branch51, i32 %output_sum_1_7, void %branch50, i32 %output_sum_1_7, void %branch49, i32 %output_sum_1_7, void %branch48, i32 %output_sum_1_7, void %branch47, i32 %output_sum_1_7, void %branch46, i32 %output_sum_1_7, void %branch45, i32 %output_sum_1_7, void %branch44, i32 %output_sum_1_7, void %branch43, i32 %output_sum_1_7, void %branch42, i32 %output_sum_1_7, void %branch41, i32 %output_sum_1_7, void %branch40, i32 %output_sum_1_7, void %branch39, i32 %output_sum_1_7, void %branch38, i32 %output_sum_1_7, void %branch37, i32 %output_sum_1_7, void %branch36, i32 %output_sum_1_7, void %branch35, i32 %output_sum_1_7, void %branch34, i32 %output_sum_0_3, void %branch33, i32 %output_sum_1_7, void %._crit_edge.loopexit"   --->   Operation 440 'phi' 'output_sum_1_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%output_sum_0_8 = phi i32 %output_sum_0_7, void %branch63, i32 %output_sum_0_7, void %branch62, i32 %output_sum_0_7, void %branch61, i32 %output_sum_0_7, void %branch60, i32 %output_sum_0_7, void %branch59, i32 %output_sum_0_7, void %branch58, i32 %output_sum_0_7, void %branch57, i32 %output_sum_0_7, void %branch56, i32 %output_sum_0_7, void %branch55, i32 %output_sum_0_7, void %branch54, i32 %output_sum_0_7, void %branch53, i32 %output_sum_0_7, void %branch52, i32 %output_sum_0_7, void %branch51, i32 %output_sum_0_7, void %branch50, i32 %output_sum_0_7, void %branch49, i32 %output_sum_0_7, void %branch48, i32 %output_sum_0_7, void %branch47, i32 %output_sum_0_7, void %branch46, i32 %output_sum_0_7, void %branch45, i32 %output_sum_0_7, void %branch44, i32 %output_sum_0_7, void %branch43, i32 %output_sum_0_7, void %branch42, i32 %output_sum_0_7, void %branch41, i32 %output_sum_0_7, void %branch40, i32 %output_sum_0_7, void %branch39, i32 %output_sum_0_7, void %branch38, i32 %output_sum_0_7, void %branch37, i32 %output_sum_0_7, void %branch36, i32 %output_sum_0_7, void %branch35, i32 %output_sum_0_7, void %branch34, i32 %output_sum_0_7, void %branch33, i32 %output_sum_0_3, void %._crit_edge.loopexit"   --->   Operation 441 'phi' 'output_sum_0_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 19 <SV = 14> <Delay = 0.48>
ST_19 : Operation 443 [1/1] (0.48ns)   --->   "%br_ln0 = br void %._crit_edge14.loopexit"   --->   Operation 443 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 20 <SV = 15> <Delay = 2.77>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%iii_1 = phi i6 %add_ln115, void %_Z4reluRf.exit160, i6 0, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:115]   --->   Operation 444 'phi' 'iii_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (0.88ns)   --->   "%add_ln115 = add i6 %iii_1, i6 1" [../src/hls/cnn.cpp:115]   --->   Operation 445 'add' 'add_ln115' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.87ns)   --->   "%icmp_ln115 = icmp_eq  i6 %iii_1, i6 32" [../src/hls/cnn.cpp:115]   --->   Operation 446 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split10, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:115]   --->   Operation 447 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%iii_1_cast = zext i6 %iii_1" [../src/hls/cnn.cpp:115]   --->   Operation 448 'zext' 'iii_1_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i6 %iii_1" [../src/hls/cnn.cpp:117]   --->   Operation 449 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (1.02ns)   --->   "%add_ln118 = add i17 %iii_1_cast, i17 %shl_ln" [../src/hls/cnn.cpp:118]   --->   Operation 450 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i17 %add_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 451 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_20 : Operation 452 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln118 = mul i35 %zext_ln118_1, i35 159594" [../src/hls/cnn.cpp:118]   --->   Operation 452 'mul' 'mul_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 453 [21/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 453 'urem' 'urem_ln118' <Predicate = (!icmp_ln115)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 1.75>
ST_21 : Operation 454 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln118 = mul i35 %zext_ln118_1, i35 159594" [../src/hls/cnn.cpp:118]   --->   Operation 454 'mul' 'mul_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 455 [20/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 455 'urem' 'urem_ln118' <Predicate = (!icmp_ln115)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 4.28>
ST_22 : Operation 456 [1/1] (0.00ns)   --->   "%output_sum_31_9 = phi i32 %output_sum_31_11, void %_Z4reluRf.exit160, i32 %output_sum_31_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 456 'phi' 'output_sum_31_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%output_sum_30_9 = phi i32 %output_sum_30_11, void %_Z4reluRf.exit160, i32 %output_sum_30_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 457 'phi' 'output_sum_30_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 458 [1/1] (0.00ns)   --->   "%output_sum_29_9 = phi i32 %output_sum_29_11, void %_Z4reluRf.exit160, i32 %output_sum_29_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 458 'phi' 'output_sum_29_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%output_sum_28_9 = phi i32 %output_sum_28_11, void %_Z4reluRf.exit160, i32 %output_sum_28_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 459 'phi' 'output_sum_28_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%output_sum_27_9 = phi i32 %output_sum_27_11, void %_Z4reluRf.exit160, i32 %output_sum_27_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 460 'phi' 'output_sum_27_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%output_sum_26_9 = phi i32 %output_sum_26_11, void %_Z4reluRf.exit160, i32 %output_sum_26_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 461 'phi' 'output_sum_26_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%output_sum_25_9 = phi i32 %output_sum_25_11, void %_Z4reluRf.exit160, i32 %output_sum_25_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 462 'phi' 'output_sum_25_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%output_sum_24_9 = phi i32 %output_sum_24_11, void %_Z4reluRf.exit160, i32 %output_sum_24_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 463 'phi' 'output_sum_24_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (0.00ns)   --->   "%output_sum_23_9 = phi i32 %output_sum_23_11, void %_Z4reluRf.exit160, i32 %output_sum_23_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 464 'phi' 'output_sum_23_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%output_sum_22_9 = phi i32 %output_sum_22_11, void %_Z4reluRf.exit160, i32 %output_sum_22_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 465 'phi' 'output_sum_22_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (0.00ns)   --->   "%output_sum_21_9 = phi i32 %output_sum_21_11, void %_Z4reluRf.exit160, i32 %output_sum_21_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 466 'phi' 'output_sum_21_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%output_sum_20_9 = phi i32 %output_sum_20_11, void %_Z4reluRf.exit160, i32 %output_sum_20_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 467 'phi' 'output_sum_20_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%output_sum_19_9 = phi i32 %output_sum_19_11, void %_Z4reluRf.exit160, i32 %output_sum_19_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 468 'phi' 'output_sum_19_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%output_sum_18_9 = phi i32 %output_sum_18_11, void %_Z4reluRf.exit160, i32 %output_sum_18_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 469 'phi' 'output_sum_18_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 470 [1/1] (0.00ns)   --->   "%output_sum_17_9 = phi i32 %output_sum_17_11, void %_Z4reluRf.exit160, i32 %output_sum_17_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 470 'phi' 'output_sum_17_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%output_sum_16_9 = phi i32 %output_sum_16_11, void %_Z4reluRf.exit160, i32 %output_sum_16_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 471 'phi' 'output_sum_16_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%output_sum_15_9 = phi i32 %output_sum_15_11, void %_Z4reluRf.exit160, i32 %output_sum_15_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 472 'phi' 'output_sum_15_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%output_sum_14_9 = phi i32 %output_sum_14_11, void %_Z4reluRf.exit160, i32 %output_sum_14_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 473 'phi' 'output_sum_14_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (0.00ns)   --->   "%output_sum_13_9 = phi i32 %output_sum_13_11, void %_Z4reluRf.exit160, i32 %output_sum_13_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 474 'phi' 'output_sum_13_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%output_sum_12_9 = phi i32 %output_sum_12_11, void %_Z4reluRf.exit160, i32 %output_sum_12_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 475 'phi' 'output_sum_12_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%output_sum_11_9 = phi i32 %output_sum_11_11, void %_Z4reluRf.exit160, i32 %output_sum_11_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 476 'phi' 'output_sum_11_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%output_sum_10_9 = phi i32 %output_sum_10_11, void %_Z4reluRf.exit160, i32 %output_sum_10_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 477 'phi' 'output_sum_10_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 478 [1/1] (0.00ns)   --->   "%output_sum_9_9 = phi i32 %output_sum_9_11, void %_Z4reluRf.exit160, i32 %output_sum_9_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 478 'phi' 'output_sum_9_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%output_sum_8_9 = phi i32 %output_sum_8_11, void %_Z4reluRf.exit160, i32 %output_sum_8_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 479 'phi' 'output_sum_8_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%output_sum_7_9 = phi i32 %output_sum_7_11, void %_Z4reluRf.exit160, i32 %output_sum_7_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 480 'phi' 'output_sum_7_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 481 [1/1] (0.00ns)   --->   "%output_sum_6_9 = phi i32 %output_sum_6_11, void %_Z4reluRf.exit160, i32 %output_sum_6_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 481 'phi' 'output_sum_6_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%output_sum_5_9 = phi i32 %output_sum_5_11, void %_Z4reluRf.exit160, i32 %output_sum_5_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 482 'phi' 'output_sum_5_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (0.00ns)   --->   "%output_sum_4_9 = phi i32 %output_sum_4_11, void %_Z4reluRf.exit160, i32 %output_sum_4_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 483 'phi' 'output_sum_4_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 484 [1/1] (0.00ns)   --->   "%output_sum_3_9 = phi i32 %output_sum_3_11, void %_Z4reluRf.exit160, i32 %output_sum_3_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 484 'phi' 'output_sum_3_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "%output_sum_2_9 = phi i32 %output_sum_2_11, void %_Z4reluRf.exit160, i32 %output_sum_2_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 485 'phi' 'output_sum_2_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 486 [1/1] (0.00ns)   --->   "%output_sum_1_9 = phi i32 %output_sum_1_11, void %_Z4reluRf.exit160, i32 %output_sum_1_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 486 'phi' 'output_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 487 [1/1] (0.00ns)   --->   "%output_sum_0_9 = phi i32 %output_sum_0_11, void %_Z4reluRf.exit160, i32 %output_sum_0_7, void %._crit_edge14.loopexit.preheader" [../src/hls/cnn.cpp:109]   --->   Operation 487 'phi' 'output_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 488 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 489 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 490 [1/1] (0.93ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.32float.i5, i32 %output_sum_0_9, i32 %output_sum_1_9, i32 %output_sum_2_9, i32 %output_sum_3_9, i32 %output_sum_4_9, i32 %output_sum_5_9, i32 %output_sum_6_9, i32 %output_sum_7_9, i32 %output_sum_8_9, i32 %output_sum_9_9, i32 %output_sum_10_9, i32 %output_sum_11_9, i32 %output_sum_12_9, i32 %output_sum_13_9, i32 %output_sum_14_9, i32 %output_sum_15_9, i32 %output_sum_16_9, i32 %output_sum_17_9, i32 %output_sum_18_9, i32 %output_sum_19_9, i32 %output_sum_20_9, i32 %output_sum_21_9, i32 %output_sum_22_9, i32 %output_sum_23_9, i32 %output_sum_24_9, i32 %output_sum_25_9, i32 %output_sum_26_9, i32 %output_sum_27_9, i32 %output_sum_28_9, i32 %output_sum_29_9, i32 %output_sum_30_9, i32 %output_sum_31_9, i5 %trunc_ln117" [../src/hls/cnn.cpp:49]   --->   Operation 490 'mux' 'tmp' <Predicate = (!icmp_ln115)> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 491 [2/2] (3.34ns)   --->   "%tmp_39 = fcmp_olt  i32 %tmp, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 491 'fcmp' 'tmp_39' <Predicate = (!icmp_ln115)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 492 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln118 = mul i35 %zext_ln118_1, i35 159594" [../src/hls/cnn.cpp:118]   --->   Operation 492 'mul' 'mul_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 493 [19/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 493 'urem' 'urem_ln118' <Predicate = (!icmp_ln115)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 8.44>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:115]   --->   Operation 494 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %tmp" [../src/hls/cnn.cpp:49]   --->   Operation 495 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 496 'partselect' 'tmp_38' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 497 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_38, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 498 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln115)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 499 [1/1] (0.97ns)   --->   "%icmp_ln49_2 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 499 'icmp' 'icmp_ln49_2' <Predicate = (!icmp_ln115)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_2, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 500 'or' 'or_ln49' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/2] (3.34ns)   --->   "%tmp_39 = fcmp_olt  i32 %tmp, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 501 'fcmp' 'tmp_39' <Predicate = (!icmp_ln115)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_39" [../src/hls/cnn.cpp:49]   --->   Operation 502 'and' 'and_ln49' <Predicate = (!icmp_ln115)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 503 [1/1] (0.48ns)   --->   "%br_ln49 = br i1 %and_ln49, void %_Z4reluRf.exit, void" [../src/hls/cnn.cpp:49]   --->   Operation 503 'br' 'br_ln49' <Predicate = (!icmp_ln115)> <Delay = 0.48>
ST_23 : Operation 504 [1/1] (0.86ns)   --->   "%switch_ln50 = switch i5 %trunc_ln117, void %branch31, i5 0, void %_Z4reluRf.exit, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30" [../src/hls/cnn.cpp:50]   --->   Operation 504 'switch' 'switch_ln50' <Predicate = (!icmp_ln115 & and_ln49)> <Delay = 0.86>
ST_23 : Operation 505 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 505 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 30)> <Delay = 0.48>
ST_23 : Operation 506 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 506 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 29)> <Delay = 0.48>
ST_23 : Operation 507 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 507 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 28)> <Delay = 0.48>
ST_23 : Operation 508 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 508 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 27)> <Delay = 0.48>
ST_23 : Operation 509 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 509 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 26)> <Delay = 0.48>
ST_23 : Operation 510 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 510 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 25)> <Delay = 0.48>
ST_23 : Operation 511 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 511 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 24)> <Delay = 0.48>
ST_23 : Operation 512 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 512 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 23)> <Delay = 0.48>
ST_23 : Operation 513 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 513 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 22)> <Delay = 0.48>
ST_23 : Operation 514 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 514 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 21)> <Delay = 0.48>
ST_23 : Operation 515 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 515 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 20)> <Delay = 0.48>
ST_23 : Operation 516 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 516 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 19)> <Delay = 0.48>
ST_23 : Operation 517 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 517 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 18)> <Delay = 0.48>
ST_23 : Operation 518 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 518 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 17)> <Delay = 0.48>
ST_23 : Operation 519 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 519 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 16)> <Delay = 0.48>
ST_23 : Operation 520 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 520 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 15)> <Delay = 0.48>
ST_23 : Operation 521 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 521 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 14)> <Delay = 0.48>
ST_23 : Operation 522 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 522 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 13)> <Delay = 0.48>
ST_23 : Operation 523 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 523 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 12)> <Delay = 0.48>
ST_23 : Operation 524 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 524 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 11)> <Delay = 0.48>
ST_23 : Operation 525 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 525 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 10)> <Delay = 0.48>
ST_23 : Operation 526 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 526 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 9)> <Delay = 0.48>
ST_23 : Operation 527 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 527 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 8)> <Delay = 0.48>
ST_23 : Operation 528 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 528 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 7)> <Delay = 0.48>
ST_23 : Operation 529 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 529 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 6)> <Delay = 0.48>
ST_23 : Operation 530 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 530 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 5)> <Delay = 0.48>
ST_23 : Operation 531 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 531 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 4)> <Delay = 0.48>
ST_23 : Operation 532 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 532 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 3)> <Delay = 0.48>
ST_23 : Operation 533 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 533 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 2)> <Delay = 0.48>
ST_23 : Operation 534 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 534 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 1)> <Delay = 0.48>
ST_23 : Operation 535 [1/1] (0.48ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 535 'br' 'br_ln50' <Predicate = (!icmp_ln115 & and_ln49 & trunc_ln117 == 31)> <Delay = 0.48>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%output_sum_31_11 = phi i32 %output_sum_31_9, void %.split10, i32 0, void %branch31, i32 %output_sum_31_9, void %branch30, i32 %output_sum_31_9, void %branch29, i32 %output_sum_31_9, void %branch28, i32 %output_sum_31_9, void %branch27, i32 %output_sum_31_9, void %branch26, i32 %output_sum_31_9, void %branch25, i32 %output_sum_31_9, void %branch24, i32 %output_sum_31_9, void %branch23, i32 %output_sum_31_9, void %branch22, i32 %output_sum_31_9, void %branch21, i32 %output_sum_31_9, void %branch20, i32 %output_sum_31_9, void %branch19, i32 %output_sum_31_9, void %branch18, i32 %output_sum_31_9, void %branch17, i32 %output_sum_31_9, void %branch16, i32 %output_sum_31_9, void %branch15, i32 %output_sum_31_9, void %branch14, i32 %output_sum_31_9, void %branch13, i32 %output_sum_31_9, void %branch12, i32 %output_sum_31_9, void %branch11, i32 %output_sum_31_9, void %branch10, i32 %output_sum_31_9, void %branch9, i32 %output_sum_31_9, void %branch8, i32 %output_sum_31_9, void %branch7, i32 %output_sum_31_9, void %branch6, i32 %output_sum_31_9, void %branch5, i32 %output_sum_31_9, void %branch4, i32 %output_sum_31_9, void %branch3, i32 %output_sum_31_9, void %branch2, i32 %output_sum_31_9, void %branch1, i32 %output_sum_31_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 536 'phi' 'output_sum_31_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%output_sum_30_11 = phi i32 %output_sum_30_9, void %.split10, i32 %output_sum_30_9, void %branch31, i32 0, void %branch30, i32 %output_sum_30_9, void %branch29, i32 %output_sum_30_9, void %branch28, i32 %output_sum_30_9, void %branch27, i32 %output_sum_30_9, void %branch26, i32 %output_sum_30_9, void %branch25, i32 %output_sum_30_9, void %branch24, i32 %output_sum_30_9, void %branch23, i32 %output_sum_30_9, void %branch22, i32 %output_sum_30_9, void %branch21, i32 %output_sum_30_9, void %branch20, i32 %output_sum_30_9, void %branch19, i32 %output_sum_30_9, void %branch18, i32 %output_sum_30_9, void %branch17, i32 %output_sum_30_9, void %branch16, i32 %output_sum_30_9, void %branch15, i32 %output_sum_30_9, void %branch14, i32 %output_sum_30_9, void %branch13, i32 %output_sum_30_9, void %branch12, i32 %output_sum_30_9, void %branch11, i32 %output_sum_30_9, void %branch10, i32 %output_sum_30_9, void %branch9, i32 %output_sum_30_9, void %branch8, i32 %output_sum_30_9, void %branch7, i32 %output_sum_30_9, void %branch6, i32 %output_sum_30_9, void %branch5, i32 %output_sum_30_9, void %branch4, i32 %output_sum_30_9, void %branch3, i32 %output_sum_30_9, void %branch2, i32 %output_sum_30_9, void %branch1, i32 %output_sum_30_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 537 'phi' 'output_sum_30_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%output_sum_29_11 = phi i32 %output_sum_29_9, void %.split10, i32 %output_sum_29_9, void %branch31, i32 %output_sum_29_9, void %branch30, i32 0, void %branch29, i32 %output_sum_29_9, void %branch28, i32 %output_sum_29_9, void %branch27, i32 %output_sum_29_9, void %branch26, i32 %output_sum_29_9, void %branch25, i32 %output_sum_29_9, void %branch24, i32 %output_sum_29_9, void %branch23, i32 %output_sum_29_9, void %branch22, i32 %output_sum_29_9, void %branch21, i32 %output_sum_29_9, void %branch20, i32 %output_sum_29_9, void %branch19, i32 %output_sum_29_9, void %branch18, i32 %output_sum_29_9, void %branch17, i32 %output_sum_29_9, void %branch16, i32 %output_sum_29_9, void %branch15, i32 %output_sum_29_9, void %branch14, i32 %output_sum_29_9, void %branch13, i32 %output_sum_29_9, void %branch12, i32 %output_sum_29_9, void %branch11, i32 %output_sum_29_9, void %branch10, i32 %output_sum_29_9, void %branch9, i32 %output_sum_29_9, void %branch8, i32 %output_sum_29_9, void %branch7, i32 %output_sum_29_9, void %branch6, i32 %output_sum_29_9, void %branch5, i32 %output_sum_29_9, void %branch4, i32 %output_sum_29_9, void %branch3, i32 %output_sum_29_9, void %branch2, i32 %output_sum_29_9, void %branch1, i32 %output_sum_29_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 538 'phi' 'output_sum_29_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%output_sum_28_11 = phi i32 %output_sum_28_9, void %.split10, i32 %output_sum_28_9, void %branch31, i32 %output_sum_28_9, void %branch30, i32 %output_sum_28_9, void %branch29, i32 0, void %branch28, i32 %output_sum_28_9, void %branch27, i32 %output_sum_28_9, void %branch26, i32 %output_sum_28_9, void %branch25, i32 %output_sum_28_9, void %branch24, i32 %output_sum_28_9, void %branch23, i32 %output_sum_28_9, void %branch22, i32 %output_sum_28_9, void %branch21, i32 %output_sum_28_9, void %branch20, i32 %output_sum_28_9, void %branch19, i32 %output_sum_28_9, void %branch18, i32 %output_sum_28_9, void %branch17, i32 %output_sum_28_9, void %branch16, i32 %output_sum_28_9, void %branch15, i32 %output_sum_28_9, void %branch14, i32 %output_sum_28_9, void %branch13, i32 %output_sum_28_9, void %branch12, i32 %output_sum_28_9, void %branch11, i32 %output_sum_28_9, void %branch10, i32 %output_sum_28_9, void %branch9, i32 %output_sum_28_9, void %branch8, i32 %output_sum_28_9, void %branch7, i32 %output_sum_28_9, void %branch6, i32 %output_sum_28_9, void %branch5, i32 %output_sum_28_9, void %branch4, i32 %output_sum_28_9, void %branch3, i32 %output_sum_28_9, void %branch2, i32 %output_sum_28_9, void %branch1, i32 %output_sum_28_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 539 'phi' 'output_sum_28_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%output_sum_27_11 = phi i32 %output_sum_27_9, void %.split10, i32 %output_sum_27_9, void %branch31, i32 %output_sum_27_9, void %branch30, i32 %output_sum_27_9, void %branch29, i32 %output_sum_27_9, void %branch28, i32 0, void %branch27, i32 %output_sum_27_9, void %branch26, i32 %output_sum_27_9, void %branch25, i32 %output_sum_27_9, void %branch24, i32 %output_sum_27_9, void %branch23, i32 %output_sum_27_9, void %branch22, i32 %output_sum_27_9, void %branch21, i32 %output_sum_27_9, void %branch20, i32 %output_sum_27_9, void %branch19, i32 %output_sum_27_9, void %branch18, i32 %output_sum_27_9, void %branch17, i32 %output_sum_27_9, void %branch16, i32 %output_sum_27_9, void %branch15, i32 %output_sum_27_9, void %branch14, i32 %output_sum_27_9, void %branch13, i32 %output_sum_27_9, void %branch12, i32 %output_sum_27_9, void %branch11, i32 %output_sum_27_9, void %branch10, i32 %output_sum_27_9, void %branch9, i32 %output_sum_27_9, void %branch8, i32 %output_sum_27_9, void %branch7, i32 %output_sum_27_9, void %branch6, i32 %output_sum_27_9, void %branch5, i32 %output_sum_27_9, void %branch4, i32 %output_sum_27_9, void %branch3, i32 %output_sum_27_9, void %branch2, i32 %output_sum_27_9, void %branch1, i32 %output_sum_27_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 540 'phi' 'output_sum_27_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%output_sum_26_11 = phi i32 %output_sum_26_9, void %.split10, i32 %output_sum_26_9, void %branch31, i32 %output_sum_26_9, void %branch30, i32 %output_sum_26_9, void %branch29, i32 %output_sum_26_9, void %branch28, i32 %output_sum_26_9, void %branch27, i32 0, void %branch26, i32 %output_sum_26_9, void %branch25, i32 %output_sum_26_9, void %branch24, i32 %output_sum_26_9, void %branch23, i32 %output_sum_26_9, void %branch22, i32 %output_sum_26_9, void %branch21, i32 %output_sum_26_9, void %branch20, i32 %output_sum_26_9, void %branch19, i32 %output_sum_26_9, void %branch18, i32 %output_sum_26_9, void %branch17, i32 %output_sum_26_9, void %branch16, i32 %output_sum_26_9, void %branch15, i32 %output_sum_26_9, void %branch14, i32 %output_sum_26_9, void %branch13, i32 %output_sum_26_9, void %branch12, i32 %output_sum_26_9, void %branch11, i32 %output_sum_26_9, void %branch10, i32 %output_sum_26_9, void %branch9, i32 %output_sum_26_9, void %branch8, i32 %output_sum_26_9, void %branch7, i32 %output_sum_26_9, void %branch6, i32 %output_sum_26_9, void %branch5, i32 %output_sum_26_9, void %branch4, i32 %output_sum_26_9, void %branch3, i32 %output_sum_26_9, void %branch2, i32 %output_sum_26_9, void %branch1, i32 %output_sum_26_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 541 'phi' 'output_sum_26_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%output_sum_25_11 = phi i32 %output_sum_25_9, void %.split10, i32 %output_sum_25_9, void %branch31, i32 %output_sum_25_9, void %branch30, i32 %output_sum_25_9, void %branch29, i32 %output_sum_25_9, void %branch28, i32 %output_sum_25_9, void %branch27, i32 %output_sum_25_9, void %branch26, i32 0, void %branch25, i32 %output_sum_25_9, void %branch24, i32 %output_sum_25_9, void %branch23, i32 %output_sum_25_9, void %branch22, i32 %output_sum_25_9, void %branch21, i32 %output_sum_25_9, void %branch20, i32 %output_sum_25_9, void %branch19, i32 %output_sum_25_9, void %branch18, i32 %output_sum_25_9, void %branch17, i32 %output_sum_25_9, void %branch16, i32 %output_sum_25_9, void %branch15, i32 %output_sum_25_9, void %branch14, i32 %output_sum_25_9, void %branch13, i32 %output_sum_25_9, void %branch12, i32 %output_sum_25_9, void %branch11, i32 %output_sum_25_9, void %branch10, i32 %output_sum_25_9, void %branch9, i32 %output_sum_25_9, void %branch8, i32 %output_sum_25_9, void %branch7, i32 %output_sum_25_9, void %branch6, i32 %output_sum_25_9, void %branch5, i32 %output_sum_25_9, void %branch4, i32 %output_sum_25_9, void %branch3, i32 %output_sum_25_9, void %branch2, i32 %output_sum_25_9, void %branch1, i32 %output_sum_25_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 542 'phi' 'output_sum_25_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%output_sum_24_11 = phi i32 %output_sum_24_9, void %.split10, i32 %output_sum_24_9, void %branch31, i32 %output_sum_24_9, void %branch30, i32 %output_sum_24_9, void %branch29, i32 %output_sum_24_9, void %branch28, i32 %output_sum_24_9, void %branch27, i32 %output_sum_24_9, void %branch26, i32 %output_sum_24_9, void %branch25, i32 0, void %branch24, i32 %output_sum_24_9, void %branch23, i32 %output_sum_24_9, void %branch22, i32 %output_sum_24_9, void %branch21, i32 %output_sum_24_9, void %branch20, i32 %output_sum_24_9, void %branch19, i32 %output_sum_24_9, void %branch18, i32 %output_sum_24_9, void %branch17, i32 %output_sum_24_9, void %branch16, i32 %output_sum_24_9, void %branch15, i32 %output_sum_24_9, void %branch14, i32 %output_sum_24_9, void %branch13, i32 %output_sum_24_9, void %branch12, i32 %output_sum_24_9, void %branch11, i32 %output_sum_24_9, void %branch10, i32 %output_sum_24_9, void %branch9, i32 %output_sum_24_9, void %branch8, i32 %output_sum_24_9, void %branch7, i32 %output_sum_24_9, void %branch6, i32 %output_sum_24_9, void %branch5, i32 %output_sum_24_9, void %branch4, i32 %output_sum_24_9, void %branch3, i32 %output_sum_24_9, void %branch2, i32 %output_sum_24_9, void %branch1, i32 %output_sum_24_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 543 'phi' 'output_sum_24_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 544 [1/1] (0.00ns)   --->   "%output_sum_23_11 = phi i32 %output_sum_23_9, void %.split10, i32 %output_sum_23_9, void %branch31, i32 %output_sum_23_9, void %branch30, i32 %output_sum_23_9, void %branch29, i32 %output_sum_23_9, void %branch28, i32 %output_sum_23_9, void %branch27, i32 %output_sum_23_9, void %branch26, i32 %output_sum_23_9, void %branch25, i32 %output_sum_23_9, void %branch24, i32 0, void %branch23, i32 %output_sum_23_9, void %branch22, i32 %output_sum_23_9, void %branch21, i32 %output_sum_23_9, void %branch20, i32 %output_sum_23_9, void %branch19, i32 %output_sum_23_9, void %branch18, i32 %output_sum_23_9, void %branch17, i32 %output_sum_23_9, void %branch16, i32 %output_sum_23_9, void %branch15, i32 %output_sum_23_9, void %branch14, i32 %output_sum_23_9, void %branch13, i32 %output_sum_23_9, void %branch12, i32 %output_sum_23_9, void %branch11, i32 %output_sum_23_9, void %branch10, i32 %output_sum_23_9, void %branch9, i32 %output_sum_23_9, void %branch8, i32 %output_sum_23_9, void %branch7, i32 %output_sum_23_9, void %branch6, i32 %output_sum_23_9, void %branch5, i32 %output_sum_23_9, void %branch4, i32 %output_sum_23_9, void %branch3, i32 %output_sum_23_9, void %branch2, i32 %output_sum_23_9, void %branch1, i32 %output_sum_23_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 544 'phi' 'output_sum_23_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%output_sum_22_11 = phi i32 %output_sum_22_9, void %.split10, i32 %output_sum_22_9, void %branch31, i32 %output_sum_22_9, void %branch30, i32 %output_sum_22_9, void %branch29, i32 %output_sum_22_9, void %branch28, i32 %output_sum_22_9, void %branch27, i32 %output_sum_22_9, void %branch26, i32 %output_sum_22_9, void %branch25, i32 %output_sum_22_9, void %branch24, i32 %output_sum_22_9, void %branch23, i32 0, void %branch22, i32 %output_sum_22_9, void %branch21, i32 %output_sum_22_9, void %branch20, i32 %output_sum_22_9, void %branch19, i32 %output_sum_22_9, void %branch18, i32 %output_sum_22_9, void %branch17, i32 %output_sum_22_9, void %branch16, i32 %output_sum_22_9, void %branch15, i32 %output_sum_22_9, void %branch14, i32 %output_sum_22_9, void %branch13, i32 %output_sum_22_9, void %branch12, i32 %output_sum_22_9, void %branch11, i32 %output_sum_22_9, void %branch10, i32 %output_sum_22_9, void %branch9, i32 %output_sum_22_9, void %branch8, i32 %output_sum_22_9, void %branch7, i32 %output_sum_22_9, void %branch6, i32 %output_sum_22_9, void %branch5, i32 %output_sum_22_9, void %branch4, i32 %output_sum_22_9, void %branch3, i32 %output_sum_22_9, void %branch2, i32 %output_sum_22_9, void %branch1, i32 %output_sum_22_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 545 'phi' 'output_sum_22_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "%output_sum_21_11 = phi i32 %output_sum_21_9, void %.split10, i32 %output_sum_21_9, void %branch31, i32 %output_sum_21_9, void %branch30, i32 %output_sum_21_9, void %branch29, i32 %output_sum_21_9, void %branch28, i32 %output_sum_21_9, void %branch27, i32 %output_sum_21_9, void %branch26, i32 %output_sum_21_9, void %branch25, i32 %output_sum_21_9, void %branch24, i32 %output_sum_21_9, void %branch23, i32 %output_sum_21_9, void %branch22, i32 0, void %branch21, i32 %output_sum_21_9, void %branch20, i32 %output_sum_21_9, void %branch19, i32 %output_sum_21_9, void %branch18, i32 %output_sum_21_9, void %branch17, i32 %output_sum_21_9, void %branch16, i32 %output_sum_21_9, void %branch15, i32 %output_sum_21_9, void %branch14, i32 %output_sum_21_9, void %branch13, i32 %output_sum_21_9, void %branch12, i32 %output_sum_21_9, void %branch11, i32 %output_sum_21_9, void %branch10, i32 %output_sum_21_9, void %branch9, i32 %output_sum_21_9, void %branch8, i32 %output_sum_21_9, void %branch7, i32 %output_sum_21_9, void %branch6, i32 %output_sum_21_9, void %branch5, i32 %output_sum_21_9, void %branch4, i32 %output_sum_21_9, void %branch3, i32 %output_sum_21_9, void %branch2, i32 %output_sum_21_9, void %branch1, i32 %output_sum_21_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 546 'phi' 'output_sum_21_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%output_sum_20_11 = phi i32 %output_sum_20_9, void %.split10, i32 %output_sum_20_9, void %branch31, i32 %output_sum_20_9, void %branch30, i32 %output_sum_20_9, void %branch29, i32 %output_sum_20_9, void %branch28, i32 %output_sum_20_9, void %branch27, i32 %output_sum_20_9, void %branch26, i32 %output_sum_20_9, void %branch25, i32 %output_sum_20_9, void %branch24, i32 %output_sum_20_9, void %branch23, i32 %output_sum_20_9, void %branch22, i32 %output_sum_20_9, void %branch21, i32 0, void %branch20, i32 %output_sum_20_9, void %branch19, i32 %output_sum_20_9, void %branch18, i32 %output_sum_20_9, void %branch17, i32 %output_sum_20_9, void %branch16, i32 %output_sum_20_9, void %branch15, i32 %output_sum_20_9, void %branch14, i32 %output_sum_20_9, void %branch13, i32 %output_sum_20_9, void %branch12, i32 %output_sum_20_9, void %branch11, i32 %output_sum_20_9, void %branch10, i32 %output_sum_20_9, void %branch9, i32 %output_sum_20_9, void %branch8, i32 %output_sum_20_9, void %branch7, i32 %output_sum_20_9, void %branch6, i32 %output_sum_20_9, void %branch5, i32 %output_sum_20_9, void %branch4, i32 %output_sum_20_9, void %branch3, i32 %output_sum_20_9, void %branch2, i32 %output_sum_20_9, void %branch1, i32 %output_sum_20_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 547 'phi' 'output_sum_20_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%output_sum_19_11 = phi i32 %output_sum_19_9, void %.split10, i32 %output_sum_19_9, void %branch31, i32 %output_sum_19_9, void %branch30, i32 %output_sum_19_9, void %branch29, i32 %output_sum_19_9, void %branch28, i32 %output_sum_19_9, void %branch27, i32 %output_sum_19_9, void %branch26, i32 %output_sum_19_9, void %branch25, i32 %output_sum_19_9, void %branch24, i32 %output_sum_19_9, void %branch23, i32 %output_sum_19_9, void %branch22, i32 %output_sum_19_9, void %branch21, i32 %output_sum_19_9, void %branch20, i32 0, void %branch19, i32 %output_sum_19_9, void %branch18, i32 %output_sum_19_9, void %branch17, i32 %output_sum_19_9, void %branch16, i32 %output_sum_19_9, void %branch15, i32 %output_sum_19_9, void %branch14, i32 %output_sum_19_9, void %branch13, i32 %output_sum_19_9, void %branch12, i32 %output_sum_19_9, void %branch11, i32 %output_sum_19_9, void %branch10, i32 %output_sum_19_9, void %branch9, i32 %output_sum_19_9, void %branch8, i32 %output_sum_19_9, void %branch7, i32 %output_sum_19_9, void %branch6, i32 %output_sum_19_9, void %branch5, i32 %output_sum_19_9, void %branch4, i32 %output_sum_19_9, void %branch3, i32 %output_sum_19_9, void %branch2, i32 %output_sum_19_9, void %branch1, i32 %output_sum_19_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 548 'phi' 'output_sum_19_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (0.00ns)   --->   "%output_sum_18_11 = phi i32 %output_sum_18_9, void %.split10, i32 %output_sum_18_9, void %branch31, i32 %output_sum_18_9, void %branch30, i32 %output_sum_18_9, void %branch29, i32 %output_sum_18_9, void %branch28, i32 %output_sum_18_9, void %branch27, i32 %output_sum_18_9, void %branch26, i32 %output_sum_18_9, void %branch25, i32 %output_sum_18_9, void %branch24, i32 %output_sum_18_9, void %branch23, i32 %output_sum_18_9, void %branch22, i32 %output_sum_18_9, void %branch21, i32 %output_sum_18_9, void %branch20, i32 %output_sum_18_9, void %branch19, i32 0, void %branch18, i32 %output_sum_18_9, void %branch17, i32 %output_sum_18_9, void %branch16, i32 %output_sum_18_9, void %branch15, i32 %output_sum_18_9, void %branch14, i32 %output_sum_18_9, void %branch13, i32 %output_sum_18_9, void %branch12, i32 %output_sum_18_9, void %branch11, i32 %output_sum_18_9, void %branch10, i32 %output_sum_18_9, void %branch9, i32 %output_sum_18_9, void %branch8, i32 %output_sum_18_9, void %branch7, i32 %output_sum_18_9, void %branch6, i32 %output_sum_18_9, void %branch5, i32 %output_sum_18_9, void %branch4, i32 %output_sum_18_9, void %branch3, i32 %output_sum_18_9, void %branch2, i32 %output_sum_18_9, void %branch1, i32 %output_sum_18_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 549 'phi' 'output_sum_18_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%output_sum_17_11 = phi i32 %output_sum_17_9, void %.split10, i32 %output_sum_17_9, void %branch31, i32 %output_sum_17_9, void %branch30, i32 %output_sum_17_9, void %branch29, i32 %output_sum_17_9, void %branch28, i32 %output_sum_17_9, void %branch27, i32 %output_sum_17_9, void %branch26, i32 %output_sum_17_9, void %branch25, i32 %output_sum_17_9, void %branch24, i32 %output_sum_17_9, void %branch23, i32 %output_sum_17_9, void %branch22, i32 %output_sum_17_9, void %branch21, i32 %output_sum_17_9, void %branch20, i32 %output_sum_17_9, void %branch19, i32 %output_sum_17_9, void %branch18, i32 0, void %branch17, i32 %output_sum_17_9, void %branch16, i32 %output_sum_17_9, void %branch15, i32 %output_sum_17_9, void %branch14, i32 %output_sum_17_9, void %branch13, i32 %output_sum_17_9, void %branch12, i32 %output_sum_17_9, void %branch11, i32 %output_sum_17_9, void %branch10, i32 %output_sum_17_9, void %branch9, i32 %output_sum_17_9, void %branch8, i32 %output_sum_17_9, void %branch7, i32 %output_sum_17_9, void %branch6, i32 %output_sum_17_9, void %branch5, i32 %output_sum_17_9, void %branch4, i32 %output_sum_17_9, void %branch3, i32 %output_sum_17_9, void %branch2, i32 %output_sum_17_9, void %branch1, i32 %output_sum_17_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 550 'phi' 'output_sum_17_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 551 [1/1] (0.00ns)   --->   "%output_sum_16_11 = phi i32 %output_sum_16_9, void %.split10, i32 %output_sum_16_9, void %branch31, i32 %output_sum_16_9, void %branch30, i32 %output_sum_16_9, void %branch29, i32 %output_sum_16_9, void %branch28, i32 %output_sum_16_9, void %branch27, i32 %output_sum_16_9, void %branch26, i32 %output_sum_16_9, void %branch25, i32 %output_sum_16_9, void %branch24, i32 %output_sum_16_9, void %branch23, i32 %output_sum_16_9, void %branch22, i32 %output_sum_16_9, void %branch21, i32 %output_sum_16_9, void %branch20, i32 %output_sum_16_9, void %branch19, i32 %output_sum_16_9, void %branch18, i32 %output_sum_16_9, void %branch17, i32 0, void %branch16, i32 %output_sum_16_9, void %branch15, i32 %output_sum_16_9, void %branch14, i32 %output_sum_16_9, void %branch13, i32 %output_sum_16_9, void %branch12, i32 %output_sum_16_9, void %branch11, i32 %output_sum_16_9, void %branch10, i32 %output_sum_16_9, void %branch9, i32 %output_sum_16_9, void %branch8, i32 %output_sum_16_9, void %branch7, i32 %output_sum_16_9, void %branch6, i32 %output_sum_16_9, void %branch5, i32 %output_sum_16_9, void %branch4, i32 %output_sum_16_9, void %branch3, i32 %output_sum_16_9, void %branch2, i32 %output_sum_16_9, void %branch1, i32 %output_sum_16_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 551 'phi' 'output_sum_16_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 552 [1/1] (0.00ns)   --->   "%output_sum_15_11 = phi i32 %output_sum_15_9, void %.split10, i32 %output_sum_15_9, void %branch31, i32 %output_sum_15_9, void %branch30, i32 %output_sum_15_9, void %branch29, i32 %output_sum_15_9, void %branch28, i32 %output_sum_15_9, void %branch27, i32 %output_sum_15_9, void %branch26, i32 %output_sum_15_9, void %branch25, i32 %output_sum_15_9, void %branch24, i32 %output_sum_15_9, void %branch23, i32 %output_sum_15_9, void %branch22, i32 %output_sum_15_9, void %branch21, i32 %output_sum_15_9, void %branch20, i32 %output_sum_15_9, void %branch19, i32 %output_sum_15_9, void %branch18, i32 %output_sum_15_9, void %branch17, i32 %output_sum_15_9, void %branch16, i32 0, void %branch15, i32 %output_sum_15_9, void %branch14, i32 %output_sum_15_9, void %branch13, i32 %output_sum_15_9, void %branch12, i32 %output_sum_15_9, void %branch11, i32 %output_sum_15_9, void %branch10, i32 %output_sum_15_9, void %branch9, i32 %output_sum_15_9, void %branch8, i32 %output_sum_15_9, void %branch7, i32 %output_sum_15_9, void %branch6, i32 %output_sum_15_9, void %branch5, i32 %output_sum_15_9, void %branch4, i32 %output_sum_15_9, void %branch3, i32 %output_sum_15_9, void %branch2, i32 %output_sum_15_9, void %branch1, i32 %output_sum_15_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 552 'phi' 'output_sum_15_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 553 [1/1] (0.00ns)   --->   "%output_sum_14_11 = phi i32 %output_sum_14_9, void %.split10, i32 %output_sum_14_9, void %branch31, i32 %output_sum_14_9, void %branch30, i32 %output_sum_14_9, void %branch29, i32 %output_sum_14_9, void %branch28, i32 %output_sum_14_9, void %branch27, i32 %output_sum_14_9, void %branch26, i32 %output_sum_14_9, void %branch25, i32 %output_sum_14_9, void %branch24, i32 %output_sum_14_9, void %branch23, i32 %output_sum_14_9, void %branch22, i32 %output_sum_14_9, void %branch21, i32 %output_sum_14_9, void %branch20, i32 %output_sum_14_9, void %branch19, i32 %output_sum_14_9, void %branch18, i32 %output_sum_14_9, void %branch17, i32 %output_sum_14_9, void %branch16, i32 %output_sum_14_9, void %branch15, i32 0, void %branch14, i32 %output_sum_14_9, void %branch13, i32 %output_sum_14_9, void %branch12, i32 %output_sum_14_9, void %branch11, i32 %output_sum_14_9, void %branch10, i32 %output_sum_14_9, void %branch9, i32 %output_sum_14_9, void %branch8, i32 %output_sum_14_9, void %branch7, i32 %output_sum_14_9, void %branch6, i32 %output_sum_14_9, void %branch5, i32 %output_sum_14_9, void %branch4, i32 %output_sum_14_9, void %branch3, i32 %output_sum_14_9, void %branch2, i32 %output_sum_14_9, void %branch1, i32 %output_sum_14_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 553 'phi' 'output_sum_14_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 554 [1/1] (0.00ns)   --->   "%output_sum_13_11 = phi i32 %output_sum_13_9, void %.split10, i32 %output_sum_13_9, void %branch31, i32 %output_sum_13_9, void %branch30, i32 %output_sum_13_9, void %branch29, i32 %output_sum_13_9, void %branch28, i32 %output_sum_13_9, void %branch27, i32 %output_sum_13_9, void %branch26, i32 %output_sum_13_9, void %branch25, i32 %output_sum_13_9, void %branch24, i32 %output_sum_13_9, void %branch23, i32 %output_sum_13_9, void %branch22, i32 %output_sum_13_9, void %branch21, i32 %output_sum_13_9, void %branch20, i32 %output_sum_13_9, void %branch19, i32 %output_sum_13_9, void %branch18, i32 %output_sum_13_9, void %branch17, i32 %output_sum_13_9, void %branch16, i32 %output_sum_13_9, void %branch15, i32 %output_sum_13_9, void %branch14, i32 0, void %branch13, i32 %output_sum_13_9, void %branch12, i32 %output_sum_13_9, void %branch11, i32 %output_sum_13_9, void %branch10, i32 %output_sum_13_9, void %branch9, i32 %output_sum_13_9, void %branch8, i32 %output_sum_13_9, void %branch7, i32 %output_sum_13_9, void %branch6, i32 %output_sum_13_9, void %branch5, i32 %output_sum_13_9, void %branch4, i32 %output_sum_13_9, void %branch3, i32 %output_sum_13_9, void %branch2, i32 %output_sum_13_9, void %branch1, i32 %output_sum_13_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 554 'phi' 'output_sum_13_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 555 [1/1] (0.00ns)   --->   "%output_sum_12_11 = phi i32 %output_sum_12_9, void %.split10, i32 %output_sum_12_9, void %branch31, i32 %output_sum_12_9, void %branch30, i32 %output_sum_12_9, void %branch29, i32 %output_sum_12_9, void %branch28, i32 %output_sum_12_9, void %branch27, i32 %output_sum_12_9, void %branch26, i32 %output_sum_12_9, void %branch25, i32 %output_sum_12_9, void %branch24, i32 %output_sum_12_9, void %branch23, i32 %output_sum_12_9, void %branch22, i32 %output_sum_12_9, void %branch21, i32 %output_sum_12_9, void %branch20, i32 %output_sum_12_9, void %branch19, i32 %output_sum_12_9, void %branch18, i32 %output_sum_12_9, void %branch17, i32 %output_sum_12_9, void %branch16, i32 %output_sum_12_9, void %branch15, i32 %output_sum_12_9, void %branch14, i32 %output_sum_12_9, void %branch13, i32 0, void %branch12, i32 %output_sum_12_9, void %branch11, i32 %output_sum_12_9, void %branch10, i32 %output_sum_12_9, void %branch9, i32 %output_sum_12_9, void %branch8, i32 %output_sum_12_9, void %branch7, i32 %output_sum_12_9, void %branch6, i32 %output_sum_12_9, void %branch5, i32 %output_sum_12_9, void %branch4, i32 %output_sum_12_9, void %branch3, i32 %output_sum_12_9, void %branch2, i32 %output_sum_12_9, void %branch1, i32 %output_sum_12_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 555 'phi' 'output_sum_12_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 556 [1/1] (0.00ns)   --->   "%output_sum_11_11 = phi i32 %output_sum_11_9, void %.split10, i32 %output_sum_11_9, void %branch31, i32 %output_sum_11_9, void %branch30, i32 %output_sum_11_9, void %branch29, i32 %output_sum_11_9, void %branch28, i32 %output_sum_11_9, void %branch27, i32 %output_sum_11_9, void %branch26, i32 %output_sum_11_9, void %branch25, i32 %output_sum_11_9, void %branch24, i32 %output_sum_11_9, void %branch23, i32 %output_sum_11_9, void %branch22, i32 %output_sum_11_9, void %branch21, i32 %output_sum_11_9, void %branch20, i32 %output_sum_11_9, void %branch19, i32 %output_sum_11_9, void %branch18, i32 %output_sum_11_9, void %branch17, i32 %output_sum_11_9, void %branch16, i32 %output_sum_11_9, void %branch15, i32 %output_sum_11_9, void %branch14, i32 %output_sum_11_9, void %branch13, i32 %output_sum_11_9, void %branch12, i32 0, void %branch11, i32 %output_sum_11_9, void %branch10, i32 %output_sum_11_9, void %branch9, i32 %output_sum_11_9, void %branch8, i32 %output_sum_11_9, void %branch7, i32 %output_sum_11_9, void %branch6, i32 %output_sum_11_9, void %branch5, i32 %output_sum_11_9, void %branch4, i32 %output_sum_11_9, void %branch3, i32 %output_sum_11_9, void %branch2, i32 %output_sum_11_9, void %branch1, i32 %output_sum_11_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 556 'phi' 'output_sum_11_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "%output_sum_10_11 = phi i32 %output_sum_10_9, void %.split10, i32 %output_sum_10_9, void %branch31, i32 %output_sum_10_9, void %branch30, i32 %output_sum_10_9, void %branch29, i32 %output_sum_10_9, void %branch28, i32 %output_sum_10_9, void %branch27, i32 %output_sum_10_9, void %branch26, i32 %output_sum_10_9, void %branch25, i32 %output_sum_10_9, void %branch24, i32 %output_sum_10_9, void %branch23, i32 %output_sum_10_9, void %branch22, i32 %output_sum_10_9, void %branch21, i32 %output_sum_10_9, void %branch20, i32 %output_sum_10_9, void %branch19, i32 %output_sum_10_9, void %branch18, i32 %output_sum_10_9, void %branch17, i32 %output_sum_10_9, void %branch16, i32 %output_sum_10_9, void %branch15, i32 %output_sum_10_9, void %branch14, i32 %output_sum_10_9, void %branch13, i32 %output_sum_10_9, void %branch12, i32 %output_sum_10_9, void %branch11, i32 0, void %branch10, i32 %output_sum_10_9, void %branch9, i32 %output_sum_10_9, void %branch8, i32 %output_sum_10_9, void %branch7, i32 %output_sum_10_9, void %branch6, i32 %output_sum_10_9, void %branch5, i32 %output_sum_10_9, void %branch4, i32 %output_sum_10_9, void %branch3, i32 %output_sum_10_9, void %branch2, i32 %output_sum_10_9, void %branch1, i32 %output_sum_10_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 557 'phi' 'output_sum_10_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "%output_sum_9_11 = phi i32 %output_sum_9_9, void %.split10, i32 %output_sum_9_9, void %branch31, i32 %output_sum_9_9, void %branch30, i32 %output_sum_9_9, void %branch29, i32 %output_sum_9_9, void %branch28, i32 %output_sum_9_9, void %branch27, i32 %output_sum_9_9, void %branch26, i32 %output_sum_9_9, void %branch25, i32 %output_sum_9_9, void %branch24, i32 %output_sum_9_9, void %branch23, i32 %output_sum_9_9, void %branch22, i32 %output_sum_9_9, void %branch21, i32 %output_sum_9_9, void %branch20, i32 %output_sum_9_9, void %branch19, i32 %output_sum_9_9, void %branch18, i32 %output_sum_9_9, void %branch17, i32 %output_sum_9_9, void %branch16, i32 %output_sum_9_9, void %branch15, i32 %output_sum_9_9, void %branch14, i32 %output_sum_9_9, void %branch13, i32 %output_sum_9_9, void %branch12, i32 %output_sum_9_9, void %branch11, i32 %output_sum_9_9, void %branch10, i32 0, void %branch9, i32 %output_sum_9_9, void %branch8, i32 %output_sum_9_9, void %branch7, i32 %output_sum_9_9, void %branch6, i32 %output_sum_9_9, void %branch5, i32 %output_sum_9_9, void %branch4, i32 %output_sum_9_9, void %branch3, i32 %output_sum_9_9, void %branch2, i32 %output_sum_9_9, void %branch1, i32 %output_sum_9_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 558 'phi' 'output_sum_9_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 559 [1/1] (0.00ns)   --->   "%output_sum_8_11 = phi i32 %output_sum_8_9, void %.split10, i32 %output_sum_8_9, void %branch31, i32 %output_sum_8_9, void %branch30, i32 %output_sum_8_9, void %branch29, i32 %output_sum_8_9, void %branch28, i32 %output_sum_8_9, void %branch27, i32 %output_sum_8_9, void %branch26, i32 %output_sum_8_9, void %branch25, i32 %output_sum_8_9, void %branch24, i32 %output_sum_8_9, void %branch23, i32 %output_sum_8_9, void %branch22, i32 %output_sum_8_9, void %branch21, i32 %output_sum_8_9, void %branch20, i32 %output_sum_8_9, void %branch19, i32 %output_sum_8_9, void %branch18, i32 %output_sum_8_9, void %branch17, i32 %output_sum_8_9, void %branch16, i32 %output_sum_8_9, void %branch15, i32 %output_sum_8_9, void %branch14, i32 %output_sum_8_9, void %branch13, i32 %output_sum_8_9, void %branch12, i32 %output_sum_8_9, void %branch11, i32 %output_sum_8_9, void %branch10, i32 %output_sum_8_9, void %branch9, i32 0, void %branch8, i32 %output_sum_8_9, void %branch7, i32 %output_sum_8_9, void %branch6, i32 %output_sum_8_9, void %branch5, i32 %output_sum_8_9, void %branch4, i32 %output_sum_8_9, void %branch3, i32 %output_sum_8_9, void %branch2, i32 %output_sum_8_9, void %branch1, i32 %output_sum_8_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 559 'phi' 'output_sum_8_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 560 [1/1] (0.00ns)   --->   "%output_sum_7_11 = phi i32 %output_sum_7_9, void %.split10, i32 %output_sum_7_9, void %branch31, i32 %output_sum_7_9, void %branch30, i32 %output_sum_7_9, void %branch29, i32 %output_sum_7_9, void %branch28, i32 %output_sum_7_9, void %branch27, i32 %output_sum_7_9, void %branch26, i32 %output_sum_7_9, void %branch25, i32 %output_sum_7_9, void %branch24, i32 %output_sum_7_9, void %branch23, i32 %output_sum_7_9, void %branch22, i32 %output_sum_7_9, void %branch21, i32 %output_sum_7_9, void %branch20, i32 %output_sum_7_9, void %branch19, i32 %output_sum_7_9, void %branch18, i32 %output_sum_7_9, void %branch17, i32 %output_sum_7_9, void %branch16, i32 %output_sum_7_9, void %branch15, i32 %output_sum_7_9, void %branch14, i32 %output_sum_7_9, void %branch13, i32 %output_sum_7_9, void %branch12, i32 %output_sum_7_9, void %branch11, i32 %output_sum_7_9, void %branch10, i32 %output_sum_7_9, void %branch9, i32 %output_sum_7_9, void %branch8, i32 0, void %branch7, i32 %output_sum_7_9, void %branch6, i32 %output_sum_7_9, void %branch5, i32 %output_sum_7_9, void %branch4, i32 %output_sum_7_9, void %branch3, i32 %output_sum_7_9, void %branch2, i32 %output_sum_7_9, void %branch1, i32 %output_sum_7_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 560 'phi' 'output_sum_7_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (0.00ns)   --->   "%output_sum_6_11 = phi i32 %output_sum_6_9, void %.split10, i32 %output_sum_6_9, void %branch31, i32 %output_sum_6_9, void %branch30, i32 %output_sum_6_9, void %branch29, i32 %output_sum_6_9, void %branch28, i32 %output_sum_6_9, void %branch27, i32 %output_sum_6_9, void %branch26, i32 %output_sum_6_9, void %branch25, i32 %output_sum_6_9, void %branch24, i32 %output_sum_6_9, void %branch23, i32 %output_sum_6_9, void %branch22, i32 %output_sum_6_9, void %branch21, i32 %output_sum_6_9, void %branch20, i32 %output_sum_6_9, void %branch19, i32 %output_sum_6_9, void %branch18, i32 %output_sum_6_9, void %branch17, i32 %output_sum_6_9, void %branch16, i32 %output_sum_6_9, void %branch15, i32 %output_sum_6_9, void %branch14, i32 %output_sum_6_9, void %branch13, i32 %output_sum_6_9, void %branch12, i32 %output_sum_6_9, void %branch11, i32 %output_sum_6_9, void %branch10, i32 %output_sum_6_9, void %branch9, i32 %output_sum_6_9, void %branch8, i32 %output_sum_6_9, void %branch7, i32 0, void %branch6, i32 %output_sum_6_9, void %branch5, i32 %output_sum_6_9, void %branch4, i32 %output_sum_6_9, void %branch3, i32 %output_sum_6_9, void %branch2, i32 %output_sum_6_9, void %branch1, i32 %output_sum_6_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 561 'phi' 'output_sum_6_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%output_sum_5_11 = phi i32 %output_sum_5_9, void %.split10, i32 %output_sum_5_9, void %branch31, i32 %output_sum_5_9, void %branch30, i32 %output_sum_5_9, void %branch29, i32 %output_sum_5_9, void %branch28, i32 %output_sum_5_9, void %branch27, i32 %output_sum_5_9, void %branch26, i32 %output_sum_5_9, void %branch25, i32 %output_sum_5_9, void %branch24, i32 %output_sum_5_9, void %branch23, i32 %output_sum_5_9, void %branch22, i32 %output_sum_5_9, void %branch21, i32 %output_sum_5_9, void %branch20, i32 %output_sum_5_9, void %branch19, i32 %output_sum_5_9, void %branch18, i32 %output_sum_5_9, void %branch17, i32 %output_sum_5_9, void %branch16, i32 %output_sum_5_9, void %branch15, i32 %output_sum_5_9, void %branch14, i32 %output_sum_5_9, void %branch13, i32 %output_sum_5_9, void %branch12, i32 %output_sum_5_9, void %branch11, i32 %output_sum_5_9, void %branch10, i32 %output_sum_5_9, void %branch9, i32 %output_sum_5_9, void %branch8, i32 %output_sum_5_9, void %branch7, i32 %output_sum_5_9, void %branch6, i32 0, void %branch5, i32 %output_sum_5_9, void %branch4, i32 %output_sum_5_9, void %branch3, i32 %output_sum_5_9, void %branch2, i32 %output_sum_5_9, void %branch1, i32 %output_sum_5_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 562 'phi' 'output_sum_5_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%output_sum_4_11 = phi i32 %output_sum_4_9, void %.split10, i32 %output_sum_4_9, void %branch31, i32 %output_sum_4_9, void %branch30, i32 %output_sum_4_9, void %branch29, i32 %output_sum_4_9, void %branch28, i32 %output_sum_4_9, void %branch27, i32 %output_sum_4_9, void %branch26, i32 %output_sum_4_9, void %branch25, i32 %output_sum_4_9, void %branch24, i32 %output_sum_4_9, void %branch23, i32 %output_sum_4_9, void %branch22, i32 %output_sum_4_9, void %branch21, i32 %output_sum_4_9, void %branch20, i32 %output_sum_4_9, void %branch19, i32 %output_sum_4_9, void %branch18, i32 %output_sum_4_9, void %branch17, i32 %output_sum_4_9, void %branch16, i32 %output_sum_4_9, void %branch15, i32 %output_sum_4_9, void %branch14, i32 %output_sum_4_9, void %branch13, i32 %output_sum_4_9, void %branch12, i32 %output_sum_4_9, void %branch11, i32 %output_sum_4_9, void %branch10, i32 %output_sum_4_9, void %branch9, i32 %output_sum_4_9, void %branch8, i32 %output_sum_4_9, void %branch7, i32 %output_sum_4_9, void %branch6, i32 %output_sum_4_9, void %branch5, i32 0, void %branch4, i32 %output_sum_4_9, void %branch3, i32 %output_sum_4_9, void %branch2, i32 %output_sum_4_9, void %branch1, i32 %output_sum_4_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 563 'phi' 'output_sum_4_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 564 [1/1] (0.00ns)   --->   "%output_sum_3_11 = phi i32 %output_sum_3_9, void %.split10, i32 %output_sum_3_9, void %branch31, i32 %output_sum_3_9, void %branch30, i32 %output_sum_3_9, void %branch29, i32 %output_sum_3_9, void %branch28, i32 %output_sum_3_9, void %branch27, i32 %output_sum_3_9, void %branch26, i32 %output_sum_3_9, void %branch25, i32 %output_sum_3_9, void %branch24, i32 %output_sum_3_9, void %branch23, i32 %output_sum_3_9, void %branch22, i32 %output_sum_3_9, void %branch21, i32 %output_sum_3_9, void %branch20, i32 %output_sum_3_9, void %branch19, i32 %output_sum_3_9, void %branch18, i32 %output_sum_3_9, void %branch17, i32 %output_sum_3_9, void %branch16, i32 %output_sum_3_9, void %branch15, i32 %output_sum_3_9, void %branch14, i32 %output_sum_3_9, void %branch13, i32 %output_sum_3_9, void %branch12, i32 %output_sum_3_9, void %branch11, i32 %output_sum_3_9, void %branch10, i32 %output_sum_3_9, void %branch9, i32 %output_sum_3_9, void %branch8, i32 %output_sum_3_9, void %branch7, i32 %output_sum_3_9, void %branch6, i32 %output_sum_3_9, void %branch5, i32 %output_sum_3_9, void %branch4, i32 0, void %branch3, i32 %output_sum_3_9, void %branch2, i32 %output_sum_3_9, void %branch1, i32 %output_sum_3_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 564 'phi' 'output_sum_3_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 565 [1/1] (0.00ns)   --->   "%output_sum_2_11 = phi i32 %output_sum_2_9, void %.split10, i32 %output_sum_2_9, void %branch31, i32 %output_sum_2_9, void %branch30, i32 %output_sum_2_9, void %branch29, i32 %output_sum_2_9, void %branch28, i32 %output_sum_2_9, void %branch27, i32 %output_sum_2_9, void %branch26, i32 %output_sum_2_9, void %branch25, i32 %output_sum_2_9, void %branch24, i32 %output_sum_2_9, void %branch23, i32 %output_sum_2_9, void %branch22, i32 %output_sum_2_9, void %branch21, i32 %output_sum_2_9, void %branch20, i32 %output_sum_2_9, void %branch19, i32 %output_sum_2_9, void %branch18, i32 %output_sum_2_9, void %branch17, i32 %output_sum_2_9, void %branch16, i32 %output_sum_2_9, void %branch15, i32 %output_sum_2_9, void %branch14, i32 %output_sum_2_9, void %branch13, i32 %output_sum_2_9, void %branch12, i32 %output_sum_2_9, void %branch11, i32 %output_sum_2_9, void %branch10, i32 %output_sum_2_9, void %branch9, i32 %output_sum_2_9, void %branch8, i32 %output_sum_2_9, void %branch7, i32 %output_sum_2_9, void %branch6, i32 %output_sum_2_9, void %branch5, i32 %output_sum_2_9, void %branch4, i32 %output_sum_2_9, void %branch3, i32 0, void %branch2, i32 %output_sum_2_9, void %branch1, i32 %output_sum_2_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 565 'phi' 'output_sum_2_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "%output_sum_1_11 = phi i32 %output_sum_1_9, void %.split10, i32 %output_sum_1_9, void %branch31, i32 %output_sum_1_9, void %branch30, i32 %output_sum_1_9, void %branch29, i32 %output_sum_1_9, void %branch28, i32 %output_sum_1_9, void %branch27, i32 %output_sum_1_9, void %branch26, i32 %output_sum_1_9, void %branch25, i32 %output_sum_1_9, void %branch24, i32 %output_sum_1_9, void %branch23, i32 %output_sum_1_9, void %branch22, i32 %output_sum_1_9, void %branch21, i32 %output_sum_1_9, void %branch20, i32 %output_sum_1_9, void %branch19, i32 %output_sum_1_9, void %branch18, i32 %output_sum_1_9, void %branch17, i32 %output_sum_1_9, void %branch16, i32 %output_sum_1_9, void %branch15, i32 %output_sum_1_9, void %branch14, i32 %output_sum_1_9, void %branch13, i32 %output_sum_1_9, void %branch12, i32 %output_sum_1_9, void %branch11, i32 %output_sum_1_9, void %branch10, i32 %output_sum_1_9, void %branch9, i32 %output_sum_1_9, void %branch8, i32 %output_sum_1_9, void %branch7, i32 %output_sum_1_9, void %branch6, i32 %output_sum_1_9, void %branch5, i32 %output_sum_1_9, void %branch4, i32 %output_sum_1_9, void %branch3, i32 %output_sum_1_9, void %branch2, i32 0, void %branch1, i32 %output_sum_1_9, void" [../src/hls/cnn.cpp:109]   --->   Operation 566 'phi' 'output_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%output_sum_0_11 = phi i32 %output_sum_0_9, void %.split10, i32 %output_sum_0_9, void %branch31, i32 %output_sum_0_9, void %branch30, i32 %output_sum_0_9, void %branch29, i32 %output_sum_0_9, void %branch28, i32 %output_sum_0_9, void %branch27, i32 %output_sum_0_9, void %branch26, i32 %output_sum_0_9, void %branch25, i32 %output_sum_0_9, void %branch24, i32 %output_sum_0_9, void %branch23, i32 %output_sum_0_9, void %branch22, i32 %output_sum_0_9, void %branch21, i32 %output_sum_0_9, void %branch20, i32 %output_sum_0_9, void %branch19, i32 %output_sum_0_9, void %branch18, i32 %output_sum_0_9, void %branch17, i32 %output_sum_0_9, void %branch16, i32 %output_sum_0_9, void %branch15, i32 %output_sum_0_9, void %branch14, i32 %output_sum_0_9, void %branch13, i32 %output_sum_0_9, void %branch12, i32 %output_sum_0_9, void %branch11, i32 %output_sum_0_9, void %branch10, i32 %output_sum_0_9, void %branch9, i32 %output_sum_0_9, void %branch8, i32 %output_sum_0_9, void %branch7, i32 %output_sum_0_9, void %branch6, i32 %output_sum_0_9, void %branch5, i32 %output_sum_0_9, void %branch4, i32 %output_sum_0_9, void %branch3, i32 %output_sum_0_9, void %branch2, i32 %output_sum_0_9, void %branch1, i32 0, void" [../src/hls/cnn.cpp:109]   --->   Operation 567 'phi' 'output_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 568 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln118 = mul i35 %zext_ln118_1, i35 159594" [../src/hls/cnn.cpp:118]   --->   Operation 568 'mul' 'mul_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i35.i32.i32, i35 %mul_ln118, i32 28, i32 33" [../src/hls/cnn.cpp:118]   --->   Operation 569 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 570 [18/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 570 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 571 [1/1] (0.85ns)   --->   "%switch_ln118 = switch i6 %trunc_ln, void %branch63224, i6 0, void %branch0161, i6 1, void %branch1162, i6 2, void %branch2163, i6 3, void %branch3164, i6 4, void %branch4165, i6 5, void %branch5166, i6 6, void %branch6167, i6 7, void %branch7168, i6 8, void %branch8169, i6 9, void %branch9170, i6 10, void %branch10171, i6 11, void %branch11172, i6 12, void %branch12173, i6 13, void %branch13174, i6 14, void %branch14175, i6 15, void %branch15176, i6 16, void %branch16177, i6 17, void %branch17178, i6 18, void %branch18179, i6 19, void %branch19180, i6 20, void %branch20181, i6 21, void %branch21182, i6 22, void %branch22183, i6 23, void %branch23184, i6 24, void %branch24185, i6 25, void %branch25186, i6 26, void %branch26187, i6 27, void %branch27188, i6 28, void %branch28189, i6 29, void %branch29190, i6 30, void %branch30191, i6 31, void %branch31192, i6 32, void %branch32193, i6 33, void %branch33194, i6 34, void %branch34195, i6 35, void %branch35196, i6 36, void %branch36197, i6 37, void %branch37198, i6 38, void %branch38199, i6 39, void %branch39200, i6 40, void %branch40201, i6 41, void %branch41202, i6 42, void %branch42203, i6 43, void %branch43204, i6 44, void %branch44205, i6 45, void %branch45206, i6 46, void %branch46207, i6 47, void %branch47208, i6 48, void %branch48209, i6 49, void %branch49210, i6 50, void %branch50211, i6 51, void %branch51212, i6 52, void %branch52213, i6 53, void %branch53214, i6 54, void %branch54215, i6 55, void %branch55216, i6 56, void %branch56217, i6 57, void %branch57218, i6 58, void %branch58219, i6 59, void %branch59220, i6 60, void %branch60221, i6 61, void %branch61222, i6 62, void %branch62223" [../src/hls/cnn.cpp:118]   --->   Operation 571 'switch' 'switch_ln118' <Predicate = true> <Delay = 0.85>

State 24 <SV = 19> <Delay = 1.75>
ST_24 : Operation 572 [17/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 572 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 1.75>
ST_25 : Operation 573 [16/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 573 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 1.75>
ST_26 : Operation 574 [15/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 574 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 1.75>
ST_27 : Operation 575 [14/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 575 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 1.75>
ST_28 : Operation 576 [13/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 576 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 1.75>
ST_29 : Operation 577 [12/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 577 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 1.75>
ST_30 : Operation 578 [11/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 578 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 1.75>
ST_31 : Operation 579 [10/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 579 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 1.75>
ST_32 : Operation 580 [9/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 580 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 1.75>
ST_33 : Operation 581 [8/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 581 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 1.75>
ST_34 : Operation 582 [7/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 582 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 1.75>
ST_35 : Operation 583 [6/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 583 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 1.75>
ST_36 : Operation 584 [5/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 584 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 1.75>
ST_37 : Operation 585 [4/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 585 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 1.75>
ST_38 : Operation 586 [3/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 586 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 1.75>
ST_39 : Operation 587 [2/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 587 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 588 'br' 'br_ln118' <Predicate = (trunc_ln == 62)> <Delay = 0.00>
ST_39 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 589 'br' 'br_ln118' <Predicate = (trunc_ln == 61)> <Delay = 0.00>
ST_39 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 590 'br' 'br_ln118' <Predicate = (trunc_ln == 60)> <Delay = 0.00>
ST_39 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 591 'br' 'br_ln118' <Predicate = (trunc_ln == 59)> <Delay = 0.00>
ST_39 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 592 'br' 'br_ln118' <Predicate = (trunc_ln == 58)> <Delay = 0.00>
ST_39 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 593 'br' 'br_ln118' <Predicate = (trunc_ln == 57)> <Delay = 0.00>
ST_39 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 594 'br' 'br_ln118' <Predicate = (trunc_ln == 56)> <Delay = 0.00>
ST_39 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 595 'br' 'br_ln118' <Predicate = (trunc_ln == 55)> <Delay = 0.00>
ST_39 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 596 'br' 'br_ln118' <Predicate = (trunc_ln == 54)> <Delay = 0.00>
ST_39 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 597 'br' 'br_ln118' <Predicate = (trunc_ln == 53)> <Delay = 0.00>
ST_39 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 598 'br' 'br_ln118' <Predicate = (trunc_ln == 52)> <Delay = 0.00>
ST_39 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 599 'br' 'br_ln118' <Predicate = (trunc_ln == 51)> <Delay = 0.00>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 600 'br' 'br_ln118' <Predicate = (trunc_ln == 50)> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 601 'br' 'br_ln118' <Predicate = (trunc_ln == 49)> <Delay = 0.00>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 602 'br' 'br_ln118' <Predicate = (trunc_ln == 48)> <Delay = 0.00>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 603 'br' 'br_ln118' <Predicate = (trunc_ln == 47)> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 604 'br' 'br_ln118' <Predicate = (trunc_ln == 46)> <Delay = 0.00>
ST_39 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 605 'br' 'br_ln118' <Predicate = (trunc_ln == 45)> <Delay = 0.00>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 606 'br' 'br_ln118' <Predicate = (trunc_ln == 44)> <Delay = 0.00>
ST_39 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 607 'br' 'br_ln118' <Predicate = (trunc_ln == 43)> <Delay = 0.00>
ST_39 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 608 'br' 'br_ln118' <Predicate = (trunc_ln == 42)> <Delay = 0.00>
ST_39 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 609 'br' 'br_ln118' <Predicate = (trunc_ln == 41)> <Delay = 0.00>
ST_39 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 610 'br' 'br_ln118' <Predicate = (trunc_ln == 40)> <Delay = 0.00>
ST_39 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 611 'br' 'br_ln118' <Predicate = (trunc_ln == 39)> <Delay = 0.00>
ST_39 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 612 'br' 'br_ln118' <Predicate = (trunc_ln == 38)> <Delay = 0.00>
ST_39 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 613 'br' 'br_ln118' <Predicate = (trunc_ln == 37)> <Delay = 0.00>
ST_39 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 614 'br' 'br_ln118' <Predicate = (trunc_ln == 36)> <Delay = 0.00>
ST_39 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 615 'br' 'br_ln118' <Predicate = (trunc_ln == 35)> <Delay = 0.00>
ST_39 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 616 'br' 'br_ln118' <Predicate = (trunc_ln == 34)> <Delay = 0.00>
ST_39 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 617 'br' 'br_ln118' <Predicate = (trunc_ln == 33)> <Delay = 0.00>
ST_39 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 618 'br' 'br_ln118' <Predicate = (trunc_ln == 32)> <Delay = 0.00>
ST_39 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 619 'br' 'br_ln118' <Predicate = (trunc_ln == 31)> <Delay = 0.00>
ST_39 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 620 'br' 'br_ln118' <Predicate = (trunc_ln == 30)> <Delay = 0.00>
ST_39 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 621 'br' 'br_ln118' <Predicate = (trunc_ln == 29)> <Delay = 0.00>
ST_39 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 622 'br' 'br_ln118' <Predicate = (trunc_ln == 28)> <Delay = 0.00>
ST_39 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 623 'br' 'br_ln118' <Predicate = (trunc_ln == 27)> <Delay = 0.00>
ST_39 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 624 'br' 'br_ln118' <Predicate = (trunc_ln == 26)> <Delay = 0.00>
ST_39 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 625 'br' 'br_ln118' <Predicate = (trunc_ln == 25)> <Delay = 0.00>
ST_39 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 626 'br' 'br_ln118' <Predicate = (trunc_ln == 24)> <Delay = 0.00>
ST_39 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 627 'br' 'br_ln118' <Predicate = (trunc_ln == 23)> <Delay = 0.00>
ST_39 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 628 'br' 'br_ln118' <Predicate = (trunc_ln == 22)> <Delay = 0.00>
ST_39 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 629 'br' 'br_ln118' <Predicate = (trunc_ln == 21)> <Delay = 0.00>
ST_39 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 630 'br' 'br_ln118' <Predicate = (trunc_ln == 20)> <Delay = 0.00>
ST_39 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 631 'br' 'br_ln118' <Predicate = (trunc_ln == 19)> <Delay = 0.00>
ST_39 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 632 'br' 'br_ln118' <Predicate = (trunc_ln == 18)> <Delay = 0.00>
ST_39 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 633 'br' 'br_ln118' <Predicate = (trunc_ln == 17)> <Delay = 0.00>
ST_39 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 634 'br' 'br_ln118' <Predicate = (trunc_ln == 16)> <Delay = 0.00>
ST_39 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 635 'br' 'br_ln118' <Predicate = (trunc_ln == 15)> <Delay = 0.00>
ST_39 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 636 'br' 'br_ln118' <Predicate = (trunc_ln == 14)> <Delay = 0.00>
ST_39 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 637 'br' 'br_ln118' <Predicate = (trunc_ln == 13)> <Delay = 0.00>
ST_39 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 638 'br' 'br_ln118' <Predicate = (trunc_ln == 12)> <Delay = 0.00>
ST_39 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 639 'br' 'br_ln118' <Predicate = (trunc_ln == 11)> <Delay = 0.00>
ST_39 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 640 'br' 'br_ln118' <Predicate = (trunc_ln == 10)> <Delay = 0.00>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 641 'br' 'br_ln118' <Predicate = (trunc_ln == 9)> <Delay = 0.00>
ST_39 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 642 'br' 'br_ln118' <Predicate = (trunc_ln == 8)> <Delay = 0.00>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 643 'br' 'br_ln118' <Predicate = (trunc_ln == 7)> <Delay = 0.00>
ST_39 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 644 'br' 'br_ln118' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_39 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 645 'br' 'br_ln118' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_39 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 646 'br' 'br_ln118' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_39 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 647 'br' 'br_ln118' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_39 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 648 'br' 'br_ln118' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_39 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 649 'br' 'br_ln118' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_39 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 650 'br' 'br_ln118' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_39 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln118 = br void %_Z4reluRf.exit160" [../src/hls/cnn.cpp:118]   --->   Operation 651 'br' 'br_ln118' <Predicate = (trunc_ln == 63)> <Delay = 0.00>

State 40 <SV = 35> <Delay = 3.10>
ST_40 : Operation 652 [1/1] (0.00ns)   --->   "%empty_71 = phi i32 %tmp, void %.split10, i32 0, void %branch31, i32 0, void %branch30, i32 0, void %branch29, i32 0, void %branch28, i32 0, void %branch27, i32 0, void %branch26, i32 0, void %branch25, i32 0, void %branch24, i32 0, void %branch23, i32 0, void %branch22, i32 0, void %branch21, i32 0, void %branch20, i32 0, void %branch19, i32 0, void %branch18, i32 0, void %branch17, i32 0, void %branch16, i32 0, void %branch15, i32 0, void %branch14, i32 0, void %branch13, i32 0, void %branch12, i32 0, void %branch11, i32 0, void %branch10, i32 0, void %branch9, i32 0, void %branch8, i32 0, void %branch7, i32 0, void %branch6, i32 0, void %branch5, i32 0, void %branch4, i32 0, void %branch3, i32 0, void %branch2, i32 0, void %branch1, i32 0, void" [../src/hls/cnn.cpp:49]   --->   Operation 652 'phi' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 653 [1/21] (1.75ns)   --->   "%urem_ln118 = urem i17 %add_ln118, i17 1682" [../src/hls/cnn.cpp:118]   --->   Operation 653 'urem' 'urem_ln118' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i17 %urem_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 654 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 655 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 655 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 656 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 656 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 657 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 657 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 658 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 658 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 659 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 659 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 660 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 660 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 661 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 661 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 662 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 662 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 663 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 663 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 664 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 664 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 665 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 665 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 666 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 666 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 667 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 667 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 668 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 668 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 669 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 669 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 670 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 670 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 671 [1/1] (0.00ns)   --->   "%output_16_addr = getelementptr i32 %output_16, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 671 'getelementptr' 'output_16_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "%output_17_addr = getelementptr i32 %output_17, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 672 'getelementptr' 'output_17_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 673 [1/1] (0.00ns)   --->   "%output_18_addr = getelementptr i32 %output_18, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 673 'getelementptr' 'output_18_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 674 [1/1] (0.00ns)   --->   "%output_19_addr = getelementptr i32 %output_19, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 674 'getelementptr' 'output_19_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 675 [1/1] (0.00ns)   --->   "%output_20_addr = getelementptr i32 %output_20, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 675 'getelementptr' 'output_20_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 676 [1/1] (0.00ns)   --->   "%output_21_addr = getelementptr i32 %output_21, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 676 'getelementptr' 'output_21_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 677 [1/1] (0.00ns)   --->   "%output_22_addr = getelementptr i32 %output_22, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 677 'getelementptr' 'output_22_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 678 [1/1] (0.00ns)   --->   "%output_23_addr = getelementptr i32 %output_23, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 678 'getelementptr' 'output_23_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 679 [1/1] (0.00ns)   --->   "%output_24_addr = getelementptr i32 %output_24, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 679 'getelementptr' 'output_24_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 680 [1/1] (0.00ns)   --->   "%output_25_addr = getelementptr i32 %output_25, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 680 'getelementptr' 'output_25_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 681 [1/1] (0.00ns)   --->   "%output_26_addr = getelementptr i32 %output_26, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 681 'getelementptr' 'output_26_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 682 [1/1] (0.00ns)   --->   "%output_27_addr = getelementptr i32 %output_27, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 682 'getelementptr' 'output_27_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 683 [1/1] (0.00ns)   --->   "%output_28_addr = getelementptr i32 %output_28, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 683 'getelementptr' 'output_28_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 684 [1/1] (0.00ns)   --->   "%output_29_addr = getelementptr i32 %output_29, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 684 'getelementptr' 'output_29_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 685 [1/1] (0.00ns)   --->   "%output_30_addr = getelementptr i32 %output_30, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 685 'getelementptr' 'output_30_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 686 [1/1] (0.00ns)   --->   "%output_31_addr = getelementptr i32 %output_31, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 686 'getelementptr' 'output_31_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 687 [1/1] (0.00ns)   --->   "%output_32_addr = getelementptr i32 %output_32, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 687 'getelementptr' 'output_32_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 688 [1/1] (0.00ns)   --->   "%output_33_addr = getelementptr i32 %output_33, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 688 'getelementptr' 'output_33_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 689 [1/1] (0.00ns)   --->   "%output_34_addr = getelementptr i32 %output_34, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 689 'getelementptr' 'output_34_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 690 [1/1] (0.00ns)   --->   "%output_35_addr = getelementptr i32 %output_35, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 690 'getelementptr' 'output_35_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 691 [1/1] (0.00ns)   --->   "%output_36_addr = getelementptr i32 %output_36, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 691 'getelementptr' 'output_36_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 692 [1/1] (0.00ns)   --->   "%output_37_addr = getelementptr i32 %output_37, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 692 'getelementptr' 'output_37_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 693 [1/1] (0.00ns)   --->   "%output_38_addr = getelementptr i32 %output_38, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 693 'getelementptr' 'output_38_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 694 [1/1] (0.00ns)   --->   "%output_39_addr = getelementptr i32 %output_39, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 694 'getelementptr' 'output_39_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 695 [1/1] (0.00ns)   --->   "%output_40_addr = getelementptr i32 %output_40, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 695 'getelementptr' 'output_40_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 696 [1/1] (0.00ns)   --->   "%output_41_addr = getelementptr i32 %output_41, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 696 'getelementptr' 'output_41_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 697 [1/1] (0.00ns)   --->   "%output_42_addr = getelementptr i32 %output_42, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 697 'getelementptr' 'output_42_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 698 [1/1] (0.00ns)   --->   "%output_43_addr = getelementptr i32 %output_43, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 698 'getelementptr' 'output_43_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 699 [1/1] (0.00ns)   --->   "%output_44_addr = getelementptr i32 %output_44, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 699 'getelementptr' 'output_44_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 700 [1/1] (0.00ns)   --->   "%output_45_addr = getelementptr i32 %output_45, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 700 'getelementptr' 'output_45_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 701 [1/1] (0.00ns)   --->   "%output_46_addr = getelementptr i32 %output_46, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 701 'getelementptr' 'output_46_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 702 [1/1] (0.00ns)   --->   "%output_47_addr = getelementptr i32 %output_47, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 702 'getelementptr' 'output_47_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 703 [1/1] (0.00ns)   --->   "%output_48_addr = getelementptr i32 %output_48, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 703 'getelementptr' 'output_48_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 704 [1/1] (0.00ns)   --->   "%output_49_addr = getelementptr i32 %output_49, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 704 'getelementptr' 'output_49_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 705 [1/1] (0.00ns)   --->   "%output_50_addr = getelementptr i32 %output_50, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 705 'getelementptr' 'output_50_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 706 [1/1] (0.00ns)   --->   "%output_51_addr = getelementptr i32 %output_51, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 706 'getelementptr' 'output_51_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 707 [1/1] (0.00ns)   --->   "%output_52_addr = getelementptr i32 %output_52, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 707 'getelementptr' 'output_52_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 708 [1/1] (0.00ns)   --->   "%output_53_addr = getelementptr i32 %output_53, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 708 'getelementptr' 'output_53_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 709 [1/1] (0.00ns)   --->   "%output_54_addr = getelementptr i32 %output_54, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 709 'getelementptr' 'output_54_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 710 [1/1] (0.00ns)   --->   "%output_55_addr = getelementptr i32 %output_55, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 710 'getelementptr' 'output_55_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 711 [1/1] (0.00ns)   --->   "%output_56_addr = getelementptr i32 %output_56, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 711 'getelementptr' 'output_56_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 712 [1/1] (0.00ns)   --->   "%output_57_addr = getelementptr i32 %output_57, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 712 'getelementptr' 'output_57_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 713 [1/1] (0.00ns)   --->   "%output_58_addr = getelementptr i32 %output_58, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 713 'getelementptr' 'output_58_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 714 [1/1] (0.00ns)   --->   "%output_59_addr = getelementptr i32 %output_59, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 714 'getelementptr' 'output_59_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 715 [1/1] (0.00ns)   --->   "%output_60_addr = getelementptr i32 %output_60, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 715 'getelementptr' 'output_60_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 716 [1/1] (0.00ns)   --->   "%output_61_addr = getelementptr i32 %output_61, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 716 'getelementptr' 'output_61_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 717 [1/1] (0.00ns)   --->   "%output_62_addr = getelementptr i32 %output_62, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 717 'getelementptr' 'output_62_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 718 [1/1] (0.00ns)   --->   "%output_63_addr = getelementptr i32 %output_63, i64 0, i64 %zext_ln118" [../src/hls/cnn.cpp:118]   --->   Operation 718 'getelementptr' 'output_63_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 719 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_62_addr" [../src/hls/cnn.cpp:118]   --->   Operation 719 'store' 'store_ln118' <Predicate = (trunc_ln == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 720 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_61_addr" [../src/hls/cnn.cpp:118]   --->   Operation 720 'store' 'store_ln118' <Predicate = (trunc_ln == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 721 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_60_addr" [../src/hls/cnn.cpp:118]   --->   Operation 721 'store' 'store_ln118' <Predicate = (trunc_ln == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 722 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_59_addr" [../src/hls/cnn.cpp:118]   --->   Operation 722 'store' 'store_ln118' <Predicate = (trunc_ln == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 723 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_58_addr" [../src/hls/cnn.cpp:118]   --->   Operation 723 'store' 'store_ln118' <Predicate = (trunc_ln == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 724 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_57_addr" [../src/hls/cnn.cpp:118]   --->   Operation 724 'store' 'store_ln118' <Predicate = (trunc_ln == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 725 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_56_addr" [../src/hls/cnn.cpp:118]   --->   Operation 725 'store' 'store_ln118' <Predicate = (trunc_ln == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 726 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_55_addr" [../src/hls/cnn.cpp:118]   --->   Operation 726 'store' 'store_ln118' <Predicate = (trunc_ln == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 727 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_54_addr" [../src/hls/cnn.cpp:118]   --->   Operation 727 'store' 'store_ln118' <Predicate = (trunc_ln == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 728 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_53_addr" [../src/hls/cnn.cpp:118]   --->   Operation 728 'store' 'store_ln118' <Predicate = (trunc_ln == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 729 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_52_addr" [../src/hls/cnn.cpp:118]   --->   Operation 729 'store' 'store_ln118' <Predicate = (trunc_ln == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 730 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_51_addr" [../src/hls/cnn.cpp:118]   --->   Operation 730 'store' 'store_ln118' <Predicate = (trunc_ln == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 731 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_50_addr" [../src/hls/cnn.cpp:118]   --->   Operation 731 'store' 'store_ln118' <Predicate = (trunc_ln == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 732 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_49_addr" [../src/hls/cnn.cpp:118]   --->   Operation 732 'store' 'store_ln118' <Predicate = (trunc_ln == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 733 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_48_addr" [../src/hls/cnn.cpp:118]   --->   Operation 733 'store' 'store_ln118' <Predicate = (trunc_ln == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 734 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_47_addr" [../src/hls/cnn.cpp:118]   --->   Operation 734 'store' 'store_ln118' <Predicate = (trunc_ln == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 735 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_46_addr" [../src/hls/cnn.cpp:118]   --->   Operation 735 'store' 'store_ln118' <Predicate = (trunc_ln == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 736 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_45_addr" [../src/hls/cnn.cpp:118]   --->   Operation 736 'store' 'store_ln118' <Predicate = (trunc_ln == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 737 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_44_addr" [../src/hls/cnn.cpp:118]   --->   Operation 737 'store' 'store_ln118' <Predicate = (trunc_ln == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 738 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_43_addr" [../src/hls/cnn.cpp:118]   --->   Operation 738 'store' 'store_ln118' <Predicate = (trunc_ln == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 739 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_42_addr" [../src/hls/cnn.cpp:118]   --->   Operation 739 'store' 'store_ln118' <Predicate = (trunc_ln == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 740 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_41_addr" [../src/hls/cnn.cpp:118]   --->   Operation 740 'store' 'store_ln118' <Predicate = (trunc_ln == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 741 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_40_addr" [../src/hls/cnn.cpp:118]   --->   Operation 741 'store' 'store_ln118' <Predicate = (trunc_ln == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 742 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_39_addr" [../src/hls/cnn.cpp:118]   --->   Operation 742 'store' 'store_ln118' <Predicate = (trunc_ln == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 743 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_38_addr" [../src/hls/cnn.cpp:118]   --->   Operation 743 'store' 'store_ln118' <Predicate = (trunc_ln == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 744 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_37_addr" [../src/hls/cnn.cpp:118]   --->   Operation 744 'store' 'store_ln118' <Predicate = (trunc_ln == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 745 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_36_addr" [../src/hls/cnn.cpp:118]   --->   Operation 745 'store' 'store_ln118' <Predicate = (trunc_ln == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 746 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_35_addr" [../src/hls/cnn.cpp:118]   --->   Operation 746 'store' 'store_ln118' <Predicate = (trunc_ln == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 747 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_34_addr" [../src/hls/cnn.cpp:118]   --->   Operation 747 'store' 'store_ln118' <Predicate = (trunc_ln == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 748 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_33_addr" [../src/hls/cnn.cpp:118]   --->   Operation 748 'store' 'store_ln118' <Predicate = (trunc_ln == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 749 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_32_addr" [../src/hls/cnn.cpp:118]   --->   Operation 749 'store' 'store_ln118' <Predicate = (trunc_ln == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 750 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_31_addr" [../src/hls/cnn.cpp:118]   --->   Operation 750 'store' 'store_ln118' <Predicate = (trunc_ln == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 751 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_30_addr" [../src/hls/cnn.cpp:118]   --->   Operation 751 'store' 'store_ln118' <Predicate = (trunc_ln == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 752 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_29_addr" [../src/hls/cnn.cpp:118]   --->   Operation 752 'store' 'store_ln118' <Predicate = (trunc_ln == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 753 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_28_addr" [../src/hls/cnn.cpp:118]   --->   Operation 753 'store' 'store_ln118' <Predicate = (trunc_ln == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 754 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_27_addr" [../src/hls/cnn.cpp:118]   --->   Operation 754 'store' 'store_ln118' <Predicate = (trunc_ln == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 755 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_26_addr" [../src/hls/cnn.cpp:118]   --->   Operation 755 'store' 'store_ln118' <Predicate = (trunc_ln == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 756 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_25_addr" [../src/hls/cnn.cpp:118]   --->   Operation 756 'store' 'store_ln118' <Predicate = (trunc_ln == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 757 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_24_addr" [../src/hls/cnn.cpp:118]   --->   Operation 757 'store' 'store_ln118' <Predicate = (trunc_ln == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 758 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_23_addr" [../src/hls/cnn.cpp:118]   --->   Operation 758 'store' 'store_ln118' <Predicate = (trunc_ln == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 759 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_22_addr" [../src/hls/cnn.cpp:118]   --->   Operation 759 'store' 'store_ln118' <Predicate = (trunc_ln == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 760 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_21_addr" [../src/hls/cnn.cpp:118]   --->   Operation 760 'store' 'store_ln118' <Predicate = (trunc_ln == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 761 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_20_addr" [../src/hls/cnn.cpp:118]   --->   Operation 761 'store' 'store_ln118' <Predicate = (trunc_ln == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 762 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_19_addr" [../src/hls/cnn.cpp:118]   --->   Operation 762 'store' 'store_ln118' <Predicate = (trunc_ln == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 763 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_18_addr" [../src/hls/cnn.cpp:118]   --->   Operation 763 'store' 'store_ln118' <Predicate = (trunc_ln == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 764 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_17_addr" [../src/hls/cnn.cpp:118]   --->   Operation 764 'store' 'store_ln118' <Predicate = (trunc_ln == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 765 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_16_addr" [../src/hls/cnn.cpp:118]   --->   Operation 765 'store' 'store_ln118' <Predicate = (trunc_ln == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 766 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_15_addr" [../src/hls/cnn.cpp:118]   --->   Operation 766 'store' 'store_ln118' <Predicate = (trunc_ln == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 767 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_14_addr" [../src/hls/cnn.cpp:118]   --->   Operation 767 'store' 'store_ln118' <Predicate = (trunc_ln == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 768 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_13_addr" [../src/hls/cnn.cpp:118]   --->   Operation 768 'store' 'store_ln118' <Predicate = (trunc_ln == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 769 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_12_addr" [../src/hls/cnn.cpp:118]   --->   Operation 769 'store' 'store_ln118' <Predicate = (trunc_ln == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 770 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_11_addr" [../src/hls/cnn.cpp:118]   --->   Operation 770 'store' 'store_ln118' <Predicate = (trunc_ln == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 771 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_10_addr" [../src/hls/cnn.cpp:118]   --->   Operation 771 'store' 'store_ln118' <Predicate = (trunc_ln == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 772 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_9_addr" [../src/hls/cnn.cpp:118]   --->   Operation 772 'store' 'store_ln118' <Predicate = (trunc_ln == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 773 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_8_addr" [../src/hls/cnn.cpp:118]   --->   Operation 773 'store' 'store_ln118' <Predicate = (trunc_ln == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 774 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_7_addr" [../src/hls/cnn.cpp:118]   --->   Operation 774 'store' 'store_ln118' <Predicate = (trunc_ln == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 775 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_6_addr" [../src/hls/cnn.cpp:118]   --->   Operation 775 'store' 'store_ln118' <Predicate = (trunc_ln == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 776 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_5_addr" [../src/hls/cnn.cpp:118]   --->   Operation 776 'store' 'store_ln118' <Predicate = (trunc_ln == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 777 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_4_addr" [../src/hls/cnn.cpp:118]   --->   Operation 777 'store' 'store_ln118' <Predicate = (trunc_ln == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 778 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_3_addr" [../src/hls/cnn.cpp:118]   --->   Operation 778 'store' 'store_ln118' <Predicate = (trunc_ln == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 779 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_2_addr" [../src/hls/cnn.cpp:118]   --->   Operation 779 'store' 'store_ln118' <Predicate = (trunc_ln == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 780 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_1_addr" [../src/hls/cnn.cpp:118]   --->   Operation 780 'store' 'store_ln118' <Predicate = (trunc_ln == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 781 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_0_addr" [../src/hls/cnn.cpp:118]   --->   Operation 781 'store' 'store_ln118' <Predicate = (trunc_ln == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 782 [1/1] (1.35ns)   --->   "%store_ln118 = store i32 %empty_71, i11 %output_63_addr" [../src/hls/cnn.cpp:118]   --->   Operation 782 'store' 'store_ln118' <Predicate = (trunc_ln == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_40 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge14.loopexit"   --->   Operation 783 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 41 <SV = 18> <Delay = 0.88>
ST_41 : Operation 784 [1/1] (0.88ns)   --->   "%add_ln80 = add i6 %select_ln77, i6 1" [../src/hls/cnn.cpp:80]   --->   Operation 784 'add' 'add_ln80' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 785 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten283', ../src/hls/cnn.cpp:77) with incoming values : ('add_ln77', ../src/hls/cnn.cpp:77) [72]  (0.489 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:77) with incoming values : ('select_ln77_1', ../src/hls/cnn.cpp:77) [73]  (0 ns)
	'add' operation ('add_ln77_1', ../src/hls/cnn.cpp:77) [115]  (0.887 ns)
	'select' operation ('select_ln77_1', ../src/hls/cnn.cpp:77) [116]  (0.44 ns)
	'mul' operation of DSP[124] ('mul_ln77', ../src/hls/cnn.cpp:77) [118]  (1.09 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[124] ('mul_ln77', ../src/hls/cnn.cpp:77) [118]  (1.09 ns)

 <State 4>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln83', ../src/hls/cnn.cpp:83) [122]  (0.897 ns)
	'add' operation of DSP[124] ('add_ln83_1', ../src/hls/cnn.cpp:83) [124]  (0.831 ns)

 <State 5>: 0.831ns
The critical path consists of the following:
	'add' operation of DSP[124] ('add_ln83_1', ../src/hls/cnn.cpp:83) [124]  (0.831 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:87) with incoming values : ('add_ln87', ../src/hls/cnn.cpp:87) [160]  (0 ns)
	'getelementptr' operation ('layer_2_bias_addr', ../src/hls/cnn.cpp:89) [169]  (0 ns)
	'load' operation ('output_sum[0]', ../src/hls/cnn.cpp:89) on array 'layer_2_bias' [170]  (1.35 ns)

 <State 7>: 2.21ns
The critical path consists of the following:
	'load' operation ('output_sum[0]', ../src/hls/cnn.cpp:89) on array 'layer_2_bias' [170]  (1.35 ns)
	multiplexor before 'phi' operation ('output_sum[0]') with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [267]  (0.863 ns)
	'phi' operation ('output_sum[0]') with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [267]  (0 ns)

 <State 8>: 1.91ns
The critical path consists of the following:
	'add' operation ('p_mid1219', ../src/hls/cnn.cpp:77) [270]  (0.887 ns)
	'sub' operation ('p_mid1231', ../src/hls/cnn.cpp:77) [274]  (0 ns)
	'add' operation ('add_ln100_3', ../src/hls/cnn.cpp:100) [275]  (1.03 ns)

 <State 9>: 6.97ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten107', ../src/hls/cnn.cpp:95) with incoming values : ('select_ln95_6', ../src/hls/cnn.cpp:95) [280]  (0 ns)
	'icmp' operation ('icmp_ln95', ../src/hls/cnn.cpp:95) [346]  (0.857 ns)
	'select' operation ('select_ln92', ../src/hls/cnn.cpp:92) [347]  (0.275 ns)
	'add' operation ('indvars_iv_next47_dup', ../src/hls/cnn.cpp:92) [363]  (0.746 ns)
	'add' operation ('p_mid1', ../src/hls/cnn.cpp:95) [368]  (0.887 ns)
	'sub' operation ('p_mid177', ../src/hls/cnn.cpp:95) [372]  (0 ns)
	'add' operation ('add_ln100_5', ../src/hls/cnn.cpp:100) [379]  (1.03 ns)
	'add' operation ('add_ln100_6', ../src/hls/cnn.cpp:100) [383]  (0.962 ns)
	'select' operation ('select_ln95_3', ../src/hls/cnn.cpp:95) [384]  (0.431 ns)
	'select' operation ('select_ln98_1', ../src/hls/cnn.cpp:98) [401]  (0.431 ns)
	'getelementptr' operation ('input_addr', ../src/hls/cnn.cpp:100) [403]  (0 ns)
	'load' operation ('input_load', ../src/hls/cnn.cpp:98) on array 'input_r' [404]  (1.35 ns)

 <State 10>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:98) on array 'input_r' [404]  (1.35 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:109) [422]  (4.67 ns)

 <State 11>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:109) [422]  (4.67 ns)

 <State 12>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:109) [422]  (4.67 ns)

 <State 13>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:109) [422]  (4.67 ns)

 <State 14>: 6.95ns
The critical path consists of the following:
	'phi' operation ('output_sum_31_7', ../src/hls/cnn.cpp:109) with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [284]  (0 ns)
	'mux' operation ('tmp_s', ../src/hls/cnn.cpp:109) [424]  (0.933 ns)
	'fadd' operation ('output_sum[0]', ../src/hls/cnn.cpp:109) [425]  (6.02 ns)

 <State 15>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('output_sum[0]', ../src/hls/cnn.cpp:109) [425]  (6.02 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('output_sum[0]', ../src/hls/cnn.cpp:109) [425]  (6.02 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('output_sum[0]', ../src/hls/cnn.cpp:109) [425]  (6.02 ns)

 <State 18>: 6.88ns
The critical path consists of the following:
	'fadd' operation ('output_sum[0]', ../src/hls/cnn.cpp:109) [425]  (6.02 ns)
	multiplexor before 'phi' operation ('output_sum[0]') with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [521]  (0.863 ns)
	'phi' operation ('output_sum[0]') with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [521]  (0 ns)

 <State 19>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('output_sum_31_9', ../src/hls/cnn.cpp:109) with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [531]  (0.489 ns)

 <State 20>: 2.78ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:115) with incoming values : ('add_ln115', ../src/hls/cnn.cpp:115) [563]  (0 ns)
	'add' operation ('add_ln118', ../src/hls/cnn.cpp:118) [681]  (1.03 ns)
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 22>: 4.28ns
The critical path consists of the following:
	'phi' operation ('output_sum_31_9', ../src/hls/cnn.cpp:109) with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [531]  (0 ns)
	'mux' operation ('tmp', ../src/hls/cnn.cpp:49) [573]  (0.933 ns)
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [580]  (3.35 ns)

 <State 23>: 8.45ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [580]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [581]  (0.331 ns)
	multiplexor before 'phi' operation ('output_sum_10_11', ../src/hls/cnn.cpp:109) with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [669]  (0.489 ns)
	'phi' operation ('output_sum_10_11', ../src/hls/cnn.cpp:109) with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [669]  (0 ns)
	'phi' operation ('output_sum_10_9', ../src/hls/cnn.cpp:109) with incoming values : ('output_sum[0]', ../src/hls/cnn.cpp:89) ('output_sum[0]', ../src/hls/cnn.cpp:109) [552]  (0 ns)
	'mux' operation ('tmp', ../src/hls/cnn.cpp:49) [573]  (0.933 ns)
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [580]  (3.35 ns)

 <State 24>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 25>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 26>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 27>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 28>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 29>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 30>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 31>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 32>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 33>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 34>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 35>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 36>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 37>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 38>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 39>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)

 <State 40>: 3.1ns
The critical path consists of the following:
	'urem' operation ('urem_ln118', ../src/hls/cnn.cpp:118) [685]  (1.75 ns)
	'getelementptr' operation ('output_62_addr', ../src/hls/cnn.cpp:118) [749]  (0 ns)
	'store' operation ('store_ln118', ../src/hls/cnn.cpp:118) of variable 'empty_71', ../src/hls/cnn.cpp:49 on array 'output_62' [753]  (1.35 ns)

 <State 41>: 0.887ns
The critical path consists of the following:
	'add' operation ('add_ln80', ../src/hls/cnn.cpp:80) [947]  (0.887 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
