module module_0 (
    input id_1,
    output [id_1 : id_1] id_2,
    output [id_1 : 1] id_3,
    output logic [id_2 : id_1] id_4,
    output id_5,
    output logic id_6,
    output id_7
);
  id_8 id_9 (
      .id_1(id_6[id_4]),
      .id_7(id_3)
  );
  id_10 id_11 (
      .id_4((id_5)),
      .id_4(id_2),
      .id_4(id_5),
      .id_3(id_2),
      .id_9(1'b0)
  );
  assign id_1 = id_1;
endmodule
