ERROR: System recieved a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be: 1) the depth setting of pointer type argument is much larger than it needed; 2)insufficient depth of array argument; 3)null pointer etc.
Current execution stopped during CodeState = CALL_C_DUT.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

failed
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_tiled_matvec_top glbl -prj tiled_matvec.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s tiled_matvec 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/AESL_autofifo_xtile_V_vec_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_xtile_V_vec_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/AESL_autofifo_Atile_V_vec_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Atile_V_vec_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/AESL_autofifo_xtile_V_vec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_xtile_V_vec_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/tiled_matvec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiled_matvec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/tiled_matvec.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_tiled_matvec_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/AESL_autofifo_Atile_V_vec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Atile_V_vec_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/AESL_automem_ypartial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_ypartial
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tiled_matvec
Compiling module xil_defaultlib.AESL_autofifo_Atile_V_vec_0
Compiling module xil_defaultlib.AESL_autofifo_Atile_V_vec_1
Compiling module xil_defaultlib.AESL_autofifo_xtile_V_vec_0
Compiling module xil_defaultlib.AESL_autofifo_xtile_V_vec_1
Compiling module xil_defaultlib.AESL_automem_ypartial
Compiling module xil_defaultlib.apatb_tiled_matvec_top
Compiling module work.glbl
Built simulation snapshot tiled_matvec

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/xsim.dir/tiled_matvec/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:06 . Memory (MB): peak = 402.613 ; gain = 0.000 ; free physical = 148 ; free virtual = 2984
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  1 11:09:33 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tiled_matvec/xsim_script.tcl
# xsim {tiled_matvec} -autoloadwcfg -tclbatch {tiled_matvec.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source tiled_matvec.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "445000"
// RTL Simulation : 2 / 4 [100.00%] @ "735000"
// RTL Simulation : 3 / 4 [100.00%] @ "1045000"
// RTL Simulation : 4 / 4 [100.00%] @ "1335000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1375 ns : File "/home/mickael/stageFGPA/TP/matvec/matvec/solution1/sim/verilog/tiled_matvec.autotb.v" Line 504
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun  1 11:09:50 2020...
failed
