[{"name":"謝飛虎","email":"","latestUpdate":"2007-10-11 11:14:43","objective":"本課程為大學部資訊領域基礎課程，教學目標如下：\n1.傳授學生各種數位邏輯元件與數位邏輯電路之工作原理。\n2.培育學生能將所學之數位邏輯知識，應用於各種數位系統之分析、設計、\n整合及創新。\n課程大綱：實際上課進度會依據授課時間調整。\n•數位邏輯課程簡介。\n•二進位系統（Binary systems）\n•布林代數與邏輯閘（Boolean algebra and logic gates）\n•閘階層之簡化（Gate-level minimization）\n•組合邏輯（Combinational logic）\n•同步循序邏輯（Synchronous sequential logic）\n•暫存器(記錄器)與計數器（Registers and counters）\n•記憶體和可規劃邏輯（Memory and programmable logic）\n•暫存器轉換階層（Register transfer level）\n•非同步循序邏輯（Asynchronous sequential logic）\n","schedule":"課程進度如下，實際上課進度會依據授課時間調整。\n週次 單元主題\n1. Binary systems\n2. Boolean algebra and Logic gates (1)\n3. Boolean algebra and Logic gates (2)\n4. Gate level Minimization (1)&nbsp;\n5. Gate level Minimization (2)\n6. Combinational Logic (1)&nbsp;\n7. Combinational Logic (2)\n8. Synchronous sequential logic (1)\n9. Synchronous sequential logic(2), 期中考\n10. Register and Counter (1)&nbsp;\n11. Register and Counter (2)\n12. Memory and Programmable Logic (1)\n13. Memory and Programmable Logic (2)\n14. Register Transfer Level (1)\n15. Register Transfer Level (2)\n16. Asynchronous sequential logic (1)&nbsp;\n17. Asynchronous sequential logic (2)\n18. 期末考","scorePolicy":"1.平時成績：20%，點名十次，每次全程到者加2分。\n2.作業： 20%，十次，每次2分。\n3.期中考：30% ，考5題。\n4.期末考：30% ，考5題。\n5.筆記、分組報告、上網討論互動及其他特殊表現加分。\n","materials":"教材 M. Morris Mano, Digital Design, 4/E 。\n參考教材 William Kleitz, Digital Electronics: A Practical Approach,\n8/E。","foreignLanguageTextbooks":false}]
