<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="150" />
   <name preferredWidth="190" />
  </columns>
 </systemtable>
 <library expandedCategories="Project/System,Project,Library" />
 <window width="1301" height="772" x="65" y="24" />
 <generation synthesis="VHDL" simulation="NONE" greybox="0" block_symbol_file="0" />
</preferences>
