 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 100
        -max_paths 100
Design : FullAdder
Version: F-2011.09-SP4
Date   : Tue Apr 12 10:55:55 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  Cin (in)                                 0.01       0.56 f
  U2/ZN (INVX0)                            0.09       0.64 r
  U3/ZN (INVX0)                            0.13       0.77 f
  HA2/Y (HalfAdder_0)                      0.00       0.77 f
  HA2/U1/Q (XOR2X1)                        0.50       1.27 r
  HA2/Sum (HalfAdder_0)                    0.00       1.27 r
  S (out)                                  0.10       1.37 r
  data arrival time                                   1.37

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.37
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  Cin (in)                                 0.01       0.56 r
  U2/ZN (INVX0)                            0.09       0.65 f
  U3/ZN (INVX0)                            0.12       0.77 r
  HA2/Y (HalfAdder_0)                      0.00       0.77 r
  HA2/U1/Q (XOR2X1)                        0.52       1.29 r
  HA2/Sum (HalfAdder_0)                    0.00       1.29 r
  S (out)                                  0.10       1.39 r
  data arrival time                                   1.39

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  Cin (in)                                 0.01       0.56 f
  U2/ZN (INVX0)                            0.09       0.64 r
  U3/ZN (INVX0)                            0.13       0.77 f
  HA2/Y (HalfAdder_0)                      0.00       0.77 f
  HA2/U1/Q (XOR2X1)                        0.54       1.31 f
  HA2/Sum (HalfAdder_0)                    0.00       1.31 f
  S (out)                                  0.10       1.41 f
  data arrival time                                   1.41

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  Cin (in)                                 0.01       0.56 r
  U2/ZN (INVX0)                            0.09       0.65 f
  U3/ZN (INVX0)                            0.12       0.77 r
  HA2/Y (HalfAdder_0)                      0.00       0.77 r
  HA2/U1/Q (XOR2X1)                        0.55       1.32 f
  HA2/Sum (HalfAdder_0)                    0.00       1.32 f
  S (out)                                  0.10       1.42 f
  data arrival time                                   1.42

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U2/Q (AND2X1)                        0.39       1.13 r
  HA1/Cout (HalfAdder_1)                   0.00       1.13 r
  U1/Q (OR2X1)                             0.24       1.37 r
  Cout (out)                               0.10       1.47 r
  data arrival time                                   1.47

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U2/Q (AND2X1)                        0.38       1.12 f
  HA1/Cout (HalfAdder_1)                   0.00       1.12 f
  U1/Q (OR2X1)                             0.27       1.39 f
  Cout (out)                               0.10       1.49 f
  data arrival time                                   1.49

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  Cin (in)                                 0.01       0.56 r
  U2/ZN (INVX0)                            0.09       0.65 f
  U3/ZN (INVX0)                            0.12       0.77 r
  HA2/Y (HalfAdder_0)                      0.00       0.77 r
  HA2/U1/Q (XOR2X1)                        0.62       1.39 f
  HA2/Sum (HalfAdder_0)                    0.00       1.39 f
  S (out)                                  0.10       1.49 f
  data arrival time                                   1.49

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  Cin (in)                                 0.01       0.56 f
  U2/ZN (INVX0)                            0.09       0.64 r
  U3/ZN (INVX0)                            0.13       0.77 f
  HA2/Y (HalfAdder_0)                      0.00       0.77 f
  HA2/U1/Q (XOR2X1)                        0.62       1.40 r
  HA2/Sum (HalfAdder_0)                    0.00       1.40 r
  S (out)                                  0.10       1.49 r
  data arrival time                                   1.49

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U2/Q (AND2X1)                        0.41       1.16 r
  HA1/Cout (HalfAdder_1)                   0.00       1.16 r
  U1/Q (OR2X1)                             0.24       1.40 r
  Cout (out)                               0.10       1.50 r
  data arrival time                                   1.50

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.50
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U2/Q (AND2X1)                        0.40       1.15 f
  HA1/Cout (HalfAdder_1)                   0.00       1.15 f
  U1/Q (OR2X1)                             0.27       1.42 f
  Cout (out)                               0.10       1.52 f
  data arrival time                                   1.52

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: Cin (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  Cin (in)                                 0.01       0.56 r
  U2/ZN (INVX0)                            0.09       0.65 f
  U3/ZN (INVX0)                            0.12       0.77 r
  HA2/Y (HalfAdder_0)                      0.00       0.77 r
  HA2/U2/Q (AND2X1)                        0.47       1.24 r
  HA2/Cout (HalfAdder_0)                   0.00       1.24 r
  U1/Q (OR2X1)                             0.22       1.46 r
  Cout (out)                               0.10       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: Cin (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  Cin (in)                                 0.01       0.56 f
  U2/ZN (INVX0)                            0.09       0.64 r
  U3/ZN (INVX0)                            0.13       0.77 f
  HA2/Y (HalfAdder_0)                      0.00       0.77 f
  HA2/U2/Q (AND2X1)                        0.45       1.22 f
  HA2/Cout (HalfAdder_0)                   0.00       1.22 f
  U1/Q (OR2X1)                             0.25       1.47 f
  Cout (out)                               0.10       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U1/Q (XOR2X1)                        0.54       1.74 r
  HA2/Sum (HalfAdder_0)                    0.00       1.74 r
  S (out)                                  0.10       1.84 r
  data arrival time                                   1.84

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U1/Q (XOR2X1)                        0.54       1.75 r
  HA2/Sum (HalfAdder_0)                    0.00       1.75 r
  S (out)                                  0.10       1.84 r
  data arrival time                                   1.84

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         1.09


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U1/Q (XOR2X1)                        0.54       1.76 r
  HA2/Sum (HalfAdder_0)                    0.00       1.76 r
  S (out)                                  0.10       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U1/Q (XOR2X1)                        0.56       1.76 f
  HA2/Sum (HalfAdder_0)                    0.00       1.76 f
  S (out)                                  0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U1/Q (XOR2X1)                        0.54       1.77 r
  HA2/Sum (HalfAdder_0)                    0.00       1.77 r
  S (out)                                  0.10       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U1/Q (XOR2X1)                        0.56       1.77 f
  HA2/Sum (HalfAdder_0)                    0.00       1.77 f
  S (out)                                  0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.50       1.24 f
  HA1/Sum (HalfAdder_1)                    0.00       1.24 f
  HA2/X (HalfAdder_0)                      0.00       1.24 f
  HA2/U1/Q (XOR2X1)                        0.53       1.78 r
  HA2/Sum (HalfAdder_0)                    0.00       1.78 r
  S (out)                                  0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.50       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U1/Q (XOR2X1)                        0.53       1.78 r
  HA2/Sum (HalfAdder_0)                    0.00       1.78 r
  S (out)                                  0.10       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U1/Q (XOR2X1)                        0.56       1.78 f
  HA2/Sum (HalfAdder_0)                    0.00       1.78 f
  S (out)                                  0.10       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.51       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U1/Q (XOR2X1)                        0.53       1.78 r
  HA2/Sum (HalfAdder_0)                    0.00       1.78 r
  S (out)                                  0.10       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U1/Q (XOR2X1)                        0.56       1.79 f
  HA2/Sum (HalfAdder_0)                    0.00       1.79 f
  S (out)                                  0.10       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         1.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.51       1.26 f
  HA1/Sum (HalfAdder_1)                    0.00       1.26 f
  HA2/X (HalfAdder_0)                      0.00       1.26 f
  HA2/U1/Q (XOR2X1)                        0.53       1.79 r
  HA2/Sum (HalfAdder_0)                    0.00       1.79 r
  S (out)                                  0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.50       1.24 f
  HA1/Sum (HalfAdder_1)                    0.00       1.24 f
  HA2/X (HalfAdder_0)                      0.00       1.24 f
  HA2/U1/Q (XOR2X1)                        0.56       1.80 f
  HA2/Sum (HalfAdder_0)                    0.00       1.80 f
  S (out)                                  0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.50       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U1/Q (XOR2X1)                        0.56       1.80 f
  HA2/Sum (HalfAdder_0)                    0.00       1.80 f
  S (out)                                  0.10       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.51       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U1/Q (XOR2X1)                        0.56       1.81 f
  HA2/Sum (HalfAdder_0)                    0.00       1.81 f
  S (out)                                  0.10       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.51       1.26 f
  HA1/Sum (HalfAdder_1)                    0.00       1.26 f
  HA2/X (HalfAdder_0)                      0.00       1.26 f
  HA2/U1/Q (XOR2X1)                        0.56       1.81 f
  HA2/Sum (HalfAdder_0)                    0.00       1.81 f
  S (out)                                  0.10       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.56       1.30 f
  HA1/Sum (HalfAdder_1)                    0.00       1.30 f
  HA2/X (HalfAdder_0)                      0.00       1.30 f
  HA2/U1/Q (XOR2X1)                        0.53       1.84 r
  HA2/Sum (HalfAdder_0)                    0.00       1.84 r
  S (out)                                  0.10       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         1.18


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U1/Q (XOR2X1)                        0.64       1.85 f
  HA2/Sum (HalfAdder_0)                    0.00       1.85 f
  S (out)                                  0.10       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U1/Q (XOR2X1)                        0.64       1.85 f
  HA2/Sum (HalfAdder_0)                    0.00       1.85 f
  S (out)                                  0.10       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.56       1.30 f
  HA1/Sum (HalfAdder_1)                    0.00       1.30 f
  HA2/X (HalfAdder_0)                      0.00       1.30 f
  HA2/U1/Q (XOR2X1)                        0.56       1.86 f
  HA2/Sum (HalfAdder_0)                    0.00       1.86 f
  S (out)                                  0.10       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.59       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U1/Q (XOR2X1)                        0.53       1.86 r
  HA2/Sum (HalfAdder_0)                    0.00       1.86 r
  S (out)                                  0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.58       1.33 r
  HA1/Sum (HalfAdder_1)                    0.00       1.33 r
  HA2/X (HalfAdder_0)                      0.00       1.33 r
  HA2/U1/Q (XOR2X1)                        0.54       1.87 r
  HA2/Sum (HalfAdder_0)                    0.00       1.87 r
  S (out)                                  0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U2/Q (AND2X1)                        0.44       1.65 r
  HA2/Cout (HalfAdder_0)                   0.00       1.65 r
  U1/Q (OR2X1)                             0.22       1.87 r
  Cout (out)                               0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U1/Q (XOR2X1)                        0.64       1.87 f
  HA2/Sum (HalfAdder_0)                    0.00       1.87 f
  S (out)                                  0.10       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.46       1.21 r
  HA1/Sum (HalfAdder_1)                    0.00       1.21 r
  HA2/X (HalfAdder_0)                      0.00       1.21 r
  HA2/U2/Q (AND2X1)                        0.44       1.65 r
  HA2/Cout (HalfAdder_0)                   0.00       1.65 r
  U1/Q (OR2X1)                             0.22       1.87 r
  Cout (out)                               0.10       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U1/Q (XOR2X1)                        0.64       1.87 f
  HA2/Sum (HalfAdder_0)                    0.00       1.87 f
  S (out)                                  0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.59       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U1/Q (XOR2X1)                        0.56       1.88 f
  HA2/Sum (HalfAdder_0)                    0.00       1.88 f
  S (out)                                  0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.60       1.35 r
  HA1/Sum (HalfAdder_1)                    0.00       1.35 r
  HA2/X (HalfAdder_0)                      0.00       1.35 r
  HA2/U1/Q (XOR2X1)                        0.54       1.88 r
  HA2/Sum (HalfAdder_0)                    0.00       1.88 r
  S (out)                                  0.10       1.98 r
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U2/Q (AND2X1)                        0.44       1.67 r
  HA2/Cout (HalfAdder_0)                   0.00       1.67 r
  U1/Q (OR2X1)                             0.22       1.89 r
  Cout (out)                               0.10       1.98 r
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.58       1.33 r
  HA1/Sum (HalfAdder_1)                    0.00       1.33 r
  HA2/X (HalfAdder_0)                      0.00       1.33 r
  HA2/U1/Q (XOR2X1)                        0.56       1.89 f
  HA2/Sum (HalfAdder_0)                    0.00       1.89 f
  S (out)                                  0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.48       1.23 r
  HA1/Sum (HalfAdder_1)                    0.00       1.23 r
  HA2/X (HalfAdder_0)                      0.00       1.23 r
  HA2/U2/Q (AND2X1)                        0.44       1.67 r
  HA2/Cout (HalfAdder_0)                   0.00       1.67 r
  U1/Q (OR2X1)                             0.22       1.89 r
  Cout (out)                               0.10       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.50       1.24 f
  HA1/Sum (HalfAdder_1)                    0.00       1.24 f
  HA2/X (HalfAdder_0)                      0.00       1.24 f
  HA2/U1/Q (XOR2X1)                        0.65       1.89 r
  HA2/Sum (HalfAdder_0)                    0.00       1.89 r
  S (out)                                  0.10       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         1.24


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.50       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U1/Q (XOR2X1)                        0.65       1.90 r
  HA2/Sum (HalfAdder_0)                    0.00       1.90 r
  S (out)                                  0.10       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.51       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U1/Q (XOR2X1)                        0.65       1.90 r
  HA2/Sum (HalfAdder_0)                    0.00       1.90 r
  S (out)                                  0.10       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.60       1.35 r
  HA1/Sum (HalfAdder_1)                    0.00       1.35 r
  HA2/X (HalfAdder_0)                      0.00       1.35 r
  HA2/U1/Q (XOR2X1)                        0.56       1.90 f
  HA2/Sum (HalfAdder_0)                    0.00       1.90 f
  S (out)                                  0.10       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.51       1.26 f
  HA1/Sum (HalfAdder_1)                    0.00       1.26 f
  HA2/X (HalfAdder_0)                      0.00       1.26 f
  HA2/U1/Q (XOR2X1)                        0.65       1.91 r
  HA2/Sum (HalfAdder_0)                    0.00       1.91 r
  S (out)                                  0.10       2.01 r
  data arrival time                                   2.01

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         1.26


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.50       1.24 f
  HA1/Sum (HalfAdder_1)                    0.00       1.24 f
  HA2/X (HalfAdder_0)                      0.00       1.24 f
  HA2/U2/Q (AND2X1)                        0.43       1.67 f
  HA2/Cout (HalfAdder_0)                   0.00       1.67 f
  U1/Q (OR2X1)                             0.25       1.92 f
  Cout (out)                               0.10       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         1.27


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.50       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U2/Q (AND2X1)                        0.43       1.68 f
  HA2/Cout (HalfAdder_0)                   0.00       1.68 f
  U1/Q (OR2X1)                             0.25       1.92 f
  Cout (out)                               0.10       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         1.27


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.51       1.25 f
  HA1/Sum (HalfAdder_1)                    0.00       1.25 f
  HA2/X (HalfAdder_0)                      0.00       1.25 f
  HA2/U2/Q (AND2X1)                        0.43       1.68 f
  HA2/Cout (HalfAdder_0)                   0.00       1.68 f
  U1/Q (OR2X1)                             0.25       1.93 f
  Cout (out)                               0.10       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         1.28


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.51       1.26 f
  HA1/Sum (HalfAdder_1)                    0.00       1.26 f
  HA2/X (HalfAdder_0)                      0.00       1.26 f
  HA2/U2/Q (AND2X1)                        0.43       1.69 f
  HA2/Cout (HalfAdder_0)                   0.00       1.69 f
  U1/Q (OR2X1)                             0.25       1.93 f
  Cout (out)                               0.10       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         1.28


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.56       1.30 f
  HA1/Sum (HalfAdder_1)                    0.00       1.30 f
  HA2/X (HalfAdder_0)                      0.00       1.30 f
  HA2/U1/Q (XOR2X1)                        0.65       1.96 r
  HA2/Sum (HalfAdder_0)                    0.00       1.96 r
  S (out)                                  0.10       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         1.30


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.58       1.33 r
  HA1/Sum (HalfAdder_1)                    0.00       1.33 r
  HA2/X (HalfAdder_0)                      0.00       1.33 r
  HA2/U1/Q (XOR2X1)                        0.64       1.97 f
  HA2/Sum (HalfAdder_0)                    0.00       1.97 f
  S (out)                                  0.10       2.07 f
  data arrival time                                   2.07

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         1.32


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.59       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U1/Q (XOR2X1)                        0.65       1.98 r
  HA2/Sum (HalfAdder_0)                    0.00       1.98 r
  S (out)                                  0.10       2.07 r
  data arrival time                                   2.07

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         1.32


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  B (in)                                   0.01       0.56 r
  HA1/Y (HalfAdder_1)                      0.00       0.56 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.56       1.30 f
  HA1/Sum (HalfAdder_1)                    0.00       1.30 f
  HA2/X (HalfAdder_0)                      0.00       1.30 f
  HA2/U2/Q (AND2X1)                        0.43       1.73 f
  HA2/Cout (HalfAdder_0)                   0.00       1.73 f
  U1/Q (OR2X1)                             0.25       1.98 f
  Cout (out)                               0.10       2.08 f
  data arrival time                                   2.08

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         1.33


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.60       1.35 r
  HA1/Sum (HalfAdder_1)                    0.00       1.35 r
  HA2/X (HalfAdder_0)                      0.00       1.35 r
  HA2/U1/Q (XOR2X1)                        0.64       1.99 f
  HA2/Sum (HalfAdder_0)                    0.00       1.99 f
  S (out)                                  0.10       2.09 f
  data arrival time                                   2.09

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  B (in)                                   0.01       0.56 f
  HA1/Y (HalfAdder_1)                      0.00       0.56 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.58       1.33 r
  HA1/Sum (HalfAdder_1)                    0.00       1.33 r
  HA2/X (HalfAdder_0)                      0.00       1.33 r
  HA2/U2/Q (AND2X1)                        0.44       1.77 r
  HA2/Cout (HalfAdder_0)                   0.00       1.77 r
  U1/Q (OR2X1)                             0.22       1.99 r
  Cout (out)                               0.10       2.09 r
  data arrival time                                   2.09

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 r
  A (in)                                   0.01       0.56 r
  HA1/X (HalfAdder_1)                      0.00       0.56 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.74 r
  HA1/U1/Q (XOR2X1)                        0.59       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U2/Q (AND2X1)                        0.43       1.76 f
  HA2/Cout (HalfAdder_0)                   0.00       1.76 f
  U1/Q (OR2X1)                             0.25       2.00 f
  Cout (out)                               0.10       2.10 f
  data arrival time                                   2.10

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.00       0.55 f
  A (in)                                   0.01       0.56 f
  HA1/X (HalfAdder_1)                      0.00       0.56 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.75 f
  HA1/U1/Q (XOR2X1)                        0.60       1.35 r
  HA1/Sum (HalfAdder_1)                    0.00       1.35 r
  HA2/X (HalfAdder_0)                      0.00       1.35 r
  HA2/U2/Q (AND2X1)                        0.44       1.79 r
  HA2/Cout (HalfAdder_0)                   0.00       1.79 r
  U1/Q (OR2X1)                             0.22       2.01 r
  Cout (out)                               0.10       2.11 r
  data arrival time                                   2.11

  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  clock uncertainty                        0.20       0.75
  output external delay                    0.00       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (MET)                                         1.36


1
