BENCHMARK 0:
x: -0.423951
y: 0.085353
z: 0.266415
side[0]: 0.559743
side[1]: 0.237317
side[2]: 0.376003
R[0]: 0.302949
R[1]: -0.722393
R[2]: 0.621587
R[4]: 0.933936
R[5]: 0.095217
R[6]: -0.344524
R[8]: 0.189696
R[9]: 0.684896
R[10]: 0.703515
aabb[0]: -0.711316
aabb[1]: -0.136587
aabb[2]: -0.252098
aabb[3]: 0.422805
aabb[4]: -0.000207
aabb[5]: 0.533036
-------
RESULTS
-------
Computer(.cpp file, data from 100 samples (# times code was run))
	Clock cycles
	min: 132
	max: 2007
	avg: 315
FPGA
	Clock Cycles: 185
====================
BENCHMARK 1:
x: 0.265094
y: 0.006721
z: 0.108058
side[0]: 0.218034
side[1]: 0.239283
side[2]: 0.509767
R[0]: -0.000380
R[1]: 0.838363
R[2]: 0.545112
R[4]: 0.000225
R[5]: -0.545113
R[6]: 0.838363
R[8]: 1.000000
R[9]: 0.000441
R[10]: 0.000018
aabb[0]: 0.025809
aabb[1]: 0.504378
aabb[2]: -0.272206
aabb[3]: 0.285649
aabb[4]: -0.001016
aabb[5]: 0.217133
-------
RESULTS
-------
Computer(.cpp file, data from 100 samples (# times code was run))
	Clock cycles
	min: 135
	max: 4174
	avg: 402
FPGA
	Clock Cycles: 204
====================
BENCHMARK 2:
x: -0.427188
y: 0.226362
z: 2.020542
side[0]: 0.559743
side[1]: 0.237317
side[2]: 0.376003
R[0]: 0.285123
R[1]: -0.712888
R[2]: 0.640700
R[4]: 0.903515
R[5]: 0.423029
R[6]: 0.068613
R[8]: -0.319948
R[9]: 0.559318
R[10]: 0.764720
aabb[0]: -0.712029
aabb[1]: -0.142348
aabb[2]: -0.089602
aabb[3]: 0.542326
aabb[4]: 1.720861
aabb[5]: 2.320223
-------
RESULTS
-------
Computer(.cpp file, data from 100 samples (# times code was run))
	Clock cycles
	min: 129
	max: 2070
	avg: 406
FPGA
	Clock Cycles: 183
==================
BENCHMARK 3:
x: 0.309279
y: -0.021344
z: 0.145064
side[0]: 0.218034
side[1]: 0.239283
side[2]: 0.509767
R[0]: 0.326646
R[1]: 0.771549
R[2]: 0.545908
R[4]: -0.209131
R[5]: -0.504273
R[6]: 0.837838
R[8]: 0.921719
R[9]: -0.387843
R[10]: -0.003364
aabb[0]: 0.042216
aabb[1]: 0.576341
aabb[2]: -0.318026
aabb[3]: 0.275338
aabb[4]: -0.002678
aabb[5]: 0.292807
-------
RESULTS
-------
Computer(.cpp file, data from 100 samples (# times code was run))
	Clock cycles
	min: 135
	max: 5607
	avg: 458
FPGA
	Clock Cycles: 187
===================
BENCHMARK 4:
x: 0.212268
y: 0.702116
z: 0.304740
side[0]: 0.325972
side[1]: 0.549803
side[2]: 0.110366
R[0]: -0.039279
R[1]: 0.065244
R[2]: 0.997096
R[4]: 0.977854
R[5]: 0.207801
R[6]: 0.024923
R[8]: -0.205571
R[9]: 0.975993
R[10]: -0.071961
aabb[0]: 0.132907
aabb[1]: 0.291628
aabb[2]: 0.484240
aabb[3]: 0.919993
aabb[4]: -0.001038
aabb[5]: 0.610518
-------
RESULTS
-------
Computer(.cpp file, data from 100 samples (# times code was run))
	Clock cycles
	min: 139
	max: 2142
	avg: 361
FPGA
	Clock Cycles: 189
===================
BENCHMARK 5:
x: -0.519193
y: -0.881738
z: 0.202967
side[0]: 0.498363
side[1]: 0.468783
side[2]: 0.406914
R[0]: -0.133444
R[1]: -0.991056
R[2]: 0.001101
R[4]: -0.991056
R[5]: 0.133445
R[6]: 0.000572
R[8]: -0.000714
R[9]: -0.001015
R[10]: -0.999999
aabb[0]: -0.784964
aabb[1]: -0.253422
aabb[2]: -1.160085
aabb[3]: -0.603391
aabb[4]: -0.000906
aabb[5]: 0.406840
-------
RESULTS
-------
Computer(.cpp file, data from 100 samples (# times code was run))
	Clock cycles
	min: 144
	max: 1458
	avg: 387
FPGA
	Clock Cycles: 190
====================

