// Seed: 1599414978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4
);
  generate
    tri1 id_6 = 1 < id_6.id_4, id_7;
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
