--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Superior.twx Superior.ncd -o Superior.twr Superior.pcf -ucf
pines.ucf

Design file:              Superior.ncd
Physical constraint file: Superior.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.328ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_1 (SLICE_X11Y42.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.252 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.BQ      Tcko                  0.408   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X12Y47.C1      net (fanout=2)        0.785   u0/cuenta<25>
    SLICE_X12Y47.C       Tilo                  0.205   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.A3      net (fanout=2)        0.654   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y44.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y42.A4      net (fanout=13)       0.696   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X11Y42.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.140ns logic, 2.135ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_19 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_19 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.DQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_19
    SLICE_X12Y47.C2      net (fanout=2)        0.625   u0/cuenta<19>
    SLICE_X12Y47.C       Tilo                  0.205   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.A3      net (fanout=2)        0.654   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y44.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y42.A4      net (fanout=13)       0.696   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X11Y42.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (1.123ns logic, 1.975ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/cuenta_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_1 to u0/cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.AQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_1
    SLICE_X12Y44.C2      net (fanout=2)        0.785   u0/cuenta<1>
    SLICE_X12Y44.C       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y44.A1      net (fanout=2)        0.456   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y44.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y42.A4      net (fanout=13)       0.696   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X11Y42.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_110
                                                       u0/cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (1.123ns logic, 1.937ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_4 (SLICE_X11Y42.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.252 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.BQ      Tcko                  0.408   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X12Y47.C1      net (fanout=2)        0.785   u0/cuenta<25>
    SLICE_X12Y47.C       Tilo                  0.205   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.A3      net (fanout=2)        0.654   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y44.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y42.D4      net (fanout=13)       0.658   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X11Y42.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.140ns logic, 2.097ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_19 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_19 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.DQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_19
    SLICE_X12Y47.C2      net (fanout=2)        0.625   u0/cuenta<19>
    SLICE_X12Y47.C       Tilo                  0.205   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.A3      net (fanout=2)        0.654   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y44.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y42.D4      net (fanout=13)       0.658   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X11Y42.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (1.123ns logic, 1.937ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_1 (FF)
  Destination:          u0/cuenta_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_1 to u0/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.AQ      Tcko                  0.391   u0/cuenta<4>
                                                       u0/cuenta_1
    SLICE_X12Y44.C2      net (fanout=2)        0.785   u0/cuenta<1>
    SLICE_X12Y44.C       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y44.A1      net (fanout=2)        0.456   u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y44.A       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y42.D4      net (fanout=13)       0.658   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X11Y42.CLK     Tas                   0.322   u0/cuenta<4>
                                                       u0/Mcount_cuenta_eqn_41
                                                       u0/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.123ns logic, 1.899ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_21 (SLICE_X11Y47.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.260 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_25 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.BQ      Tcko                  0.408   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X12Y47.C1      net (fanout=2)        0.785   u0/cuenta<25>
    SLICE_X12Y47.C       Tilo                  0.205   u0/cuenta<25>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y45.A5      net (fanout=2)        0.531   u0/PWR_4_o_cuenta[25]_equal_1_o<25>
    SLICE_X12Y45.A       Tilo                  0.205   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X11Y47.B4      net (fanout=13)       0.788   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y47.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.140ns logic, 2.104ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_17 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_17 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.BQ      Tcko                  0.391   u0/cuenta<19>
                                                       u0/cuenta_17
    SLICE_X12Y44.D1      net (fanout=2)        0.863   u0/cuenta<17>
    SLICE_X12Y44.D       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y45.A3      net (fanout=2)        0.459   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y45.A       Tilo                  0.205   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X11Y47.B4      net (fanout=13)       0.788   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y47.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.123ns logic, 2.110ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_12 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_12 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.DQ      Tcko                  0.391   u0/cuenta<12>
                                                       u0/cuenta_12
    SLICE_X12Y44.D2      net (fanout=2)        0.804   u0/cuenta<12>
    SLICE_X12Y44.D       Tilo                  0.205   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y45.A3      net (fanout=2)        0.459   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y45.A       Tilo                  0.205   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X11Y47.B4      net (fanout=13)       0.788   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X11Y47.CLK     Tas                   0.322   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (1.123ns logic, 2.051ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X16Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   u0/aux
                                                       u0/aux
    SLICE_X16Y38.D6      net (fanout=2)        0.023   u0/aux
    SLICE_X16Y38.CLK     Tah         (-Th)    -0.190   u0/aux
                                                       u0/aux_INV_2_o1_INV_0
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X12Y44.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.086 - 0.087)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_9 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X13Y44.A5      net (fanout=2)        0.184   u0/cuenta<9>
    SLICE_X13Y44.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X12Y44.A6      net (fanout=2)        0.015   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.544ns logic, 0.199ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.086 - 0.085)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_7 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.CQ      Tcko                  0.198   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X13Y44.A4      net (fanout=2)        0.246   u0/cuenta<7>
    SLICE_X13Y44.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X12Y44.A6      net (fanout=2)        0.015   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.544ns logic, 0.261ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_16 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.086 - 0.090)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_16 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.AQ      Tcko                  0.198   u0/cuenta<19>
                                                       u0/cuenta_16
    SLICE_X13Y44.A6      net (fanout=2)        0.264   u0/cuenta<16>
    SLICE_X13Y44.A       Tilo                  0.156   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X12Y44.A6      net (fanout=2)        0.015   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.544ns logic, 0.279ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X12Y44.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_13 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_13 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.200   u0/cuenta<15>
                                                       u0/cuenta_13
    SLICE_X12Y44.D6      net (fanout=2)        0.119   u0/cuenta<13>
    SLICE_X12Y44.D       Tilo                  0.142   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y44.A5      net (fanout=2)        0.113   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.532ns logic, 0.232ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_14 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_14 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.200   u0/cuenta<15>
                                                       u0/cuenta_14
    SLICE_X12Y44.D5      net (fanout=2)        0.164   u0/cuenta<14>
    SLICE_X12Y44.D       Tilo                  0.142   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y44.A5      net (fanout=2)        0.113   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.532ns logic, 0.277ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_6 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.086 - 0.085)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_6 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.BQ      Tcko                  0.198   u0/cuenta<8>
                                                       u0/cuenta_6
    SLICE_X12Y44.D4      net (fanout=2)        0.244   u0/cuenta<6>
    SLICE_X12Y44.D       Tilo                  0.142   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X12Y44.A5      net (fanout=2)        0.113   u0/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.190   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.530ns logic, 0.357ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/cuenta<0>/CLK
  Logical resource: u0/unseg/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u0/cuenta<0>/SR
  Logical resource: u0/unseg/SR
  Location pin: SLICE_X12Y44.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.328|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.328ns{1}   (Maximum frequency: 300.481MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 25 20:57:27 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



