
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003511                       # Number of seconds simulated
sim_ticks                                  3511180449                       # Number of ticks simulated
final_tick                               531521959749                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174447                       # Simulator instruction rate (inst/s)
host_op_rate                                   220467                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302735                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887624                       # Number of bytes of host memory used
host_seconds                                 11598.22                       # Real time elapsed on the host
sim_insts                                  2023271643                       # Number of instructions simulated
sim_ops                                    2557026379                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        99840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        87296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               197504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       110080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            110080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          780                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          682                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1543                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             860                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  860                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1531109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28434882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1421744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24862294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56250028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1531109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1421744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2952853                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31351280                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31351280                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31351280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1531109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28434882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1421744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24862294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87601308                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8420098                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191945                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2599979                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210960                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1325298                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240879                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340384                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9342                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3283460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17432224                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191945                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3652127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1137412                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        467215                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611040                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8326288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.593427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.375633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4674161     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          255169      3.06%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264939      3.18%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420042      5.04%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          196702      2.36%     69.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          281665      3.38%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          188467      2.26%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138630      1.66%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1906513     22.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8326288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.379086                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.070311                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3457728                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       422257                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494363                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29320                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922609                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542346                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20822845                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3533                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922609                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3632638                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98956                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        97872                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3346939                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227264                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20071257                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        130963                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28103398                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93579530                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93579530                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10942947                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           595683                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       964441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9785                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315958                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18815640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14950304                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27119                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6474613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19990065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8326288                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.795555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.932168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2864053     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1814212     21.79%     56.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1182252     14.20%     70.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       795190      9.55%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       734239      8.82%     88.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406556      4.88%     93.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       370266      4.45%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81474      0.98%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78046      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8326288                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113084     78.18%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15826     10.94%     89.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15734     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12477756     83.46%     83.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198585      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482968      9.92%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       789307      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14950304                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.775550                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144644                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009675                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38398654                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25293836                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14521945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15094948                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        20839                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742760                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       253629                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922609                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58104                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12774                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18819112                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865835                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       964441                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1755                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14677564                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383065                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272735                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2143152                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087178                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760087                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743158                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14532786                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14521945                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9533220                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27104394                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351722                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6506757                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212986                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7403679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.663006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2808603     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107420     28.46%     66.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838776     11.33%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421227      5.69%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387137      5.23%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       176746      2.39%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190472      2.57%     93.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        97786      1.32%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       375512      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7403679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       375512                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25847116                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38561901                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  93810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.842010                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.842010                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65902149                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20138072                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19172525                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8420098                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3132538                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2551584                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211926                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1280903                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1220806                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331294                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9472                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3284521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17087825                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3132538                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1552100                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3790805                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1090026                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        438452                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1609133                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8389972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4599167     54.82%     54.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          393181      4.69%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          391433      4.67%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          487398      5.81%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152089      1.81%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190799      2.27%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          158914      1.89%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146696      1.75%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1870295     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8389972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372031                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029409                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3445056                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       411264                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3624124                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33678                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        875849                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530538                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20378490                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        875849                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3600371                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48232                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       183791                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3500357                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       181366                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19678576                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112461                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27620068                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91692080                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91692080                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17162580                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10457483                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3660                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1951                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           496982                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1826211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8540                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291566                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18503700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14905236                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31037                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6166793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18608176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8389972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776554                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2959409     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1750127     20.86%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1170230     13.95%     70.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       812964      9.69%     79.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       809555      9.65%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       388868      4.63%     94.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       368763      4.40%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59829      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70227      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8389972                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95283     75.80%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15656     12.45%     88.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14766     11.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12456471     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186719      1.25%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1702      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1474830      9.89%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785514      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14905236                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770197                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125705                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008434                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38357186                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24674280                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14489519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15030941                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18235                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       705858                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234438                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        875849                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25706                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18507375                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39931                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1826211                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945816                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1934                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247651                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14647969                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1377505                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       257267                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136830                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2092059                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            759325                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739644                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14506349                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14489519                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9408491                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26544637                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720825                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354440                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9983512                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12306732                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6200687                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3482                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213465                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7514123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164214                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2938797     39.11%     39.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2061508     27.44%     66.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837732     11.15%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       455652      6.06%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399786      5.32%     89.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162772      2.17%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182906      2.43%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107396      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       367574      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7514123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9983512                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12306732                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831731                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120353                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1785864                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11078550                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254365                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       367574                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25653786                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37891506                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9983512                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12306732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9983512                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843400                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843400                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185676                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185676                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65751755                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20134973                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18821901                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.l2.replacements                           1543                       # number of replacements
system.l2.tagsinuse                       8188.502792                       # Cycle average of tags in use
system.l2.total_refs                           551095                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9728                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.650391                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           105.309119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.648727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    356.589603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.303806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    342.257918                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4161.515977                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3148.877642                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012855                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004596                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.043529                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004432                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.041780                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.507998                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.384384                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999573                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3554                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3176                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6733                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1918                       # number of Writeback hits
system.l2.Writeback_hits::total                  1918                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    93                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3217                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6826                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3606                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3217                       # number of overall hits
system.l2.overall_hits::total                    6826                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          780                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          682                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1543                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          780                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          682                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1543                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          780                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          682                       # number of overall misses
system.l2.overall_misses::total                  1543                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1958368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     36607674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1562296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     31924081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72052419                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1958368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     36607674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1562296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     31924081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72052419                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1958368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     36607674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1562296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     31924081                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72052419                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8276                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1918                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1918                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                93                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4386                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3899                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8369                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4386                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3899                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8369                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.179972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.176776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.186443                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.177839                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.174917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184371                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.177839                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.174917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184371                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46627.809524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46932.915385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40058.871795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46809.502933                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46696.318211                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46627.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46932.915385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40058.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46809.502933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46696.318211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46627.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46932.915385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40058.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46809.502933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46696.318211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  860                       # number of writebacks
system.l2.writebacks::total                       860                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1543                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1543                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1717184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     32097249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1333539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     27973994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     63121966                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1717184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     32097249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1333539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     27973994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63121966                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1717184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     32097249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1333539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     27973994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63121966                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.186443                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.177839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.174917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184371                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.177839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.174917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184371                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40885.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41150.319231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34193.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41017.586510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40908.597537                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40885.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41150.319231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34193.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41017.586510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40908.597537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40885.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41150.319231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34193.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41017.586510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40908.597537                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.506752                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001619805                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1979485.780632                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.506752                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063312                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803697                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1610990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1610990                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1610990                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1610990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1610990                       # number of overall hits
system.cpu0.icache.overall_hits::total        1610990                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2628572                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2628572                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2628572                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2628572                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2628572                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2628572                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611040                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611040                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611040                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611040                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52571.440000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52571.440000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52571.440000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52571.440000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52571.440000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52571.440000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2200435                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2200435                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2200435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2200435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2200435                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2200435                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50009.886364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50009.886364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50009.886364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50009.886364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50009.886364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50009.886364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4386                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153340660                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4642                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33033.317536                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.056197                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.943803                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.871313                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.128687                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083086                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790282                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790282                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790282                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790282                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10860                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10860                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11027                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11027                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11027                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11027                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    338643067                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    338643067                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5322147                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5322147                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    343965214                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    343965214                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    343965214                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    343965214                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1093946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1093946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801309                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801309                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801309                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801309                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009927                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009927                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006122                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31182.602855                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31182.602855                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31869.143713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31869.143713                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31193.000272                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31193.000272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31193.000272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31193.000272                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          925                       # number of writebacks
system.cpu0.dcache.writebacks::total              925                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6526                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6526                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6641                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6641                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6641                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4334                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4334                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4386                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4386                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4386                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4386                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     66546702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     66546702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1164757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1164757                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     67711459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     67711459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     67711459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     67711459                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002435                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002435                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002435                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002435                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15354.568989                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15354.568989                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22399.173077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22399.173077                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15438.089147                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15438.089147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15438.089147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15438.089147                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.289165                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004905985                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1978161.387795                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.289165                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059758                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809758                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1609084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1609084                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1609084                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1609084                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1609084                       # number of overall hits
system.cpu1.icache.overall_hits::total        1609084                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2341424                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2341424                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2341424                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2341424                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2341424                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2341424                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1609133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1609133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1609133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1609133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1609133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1609133                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47784.163265                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47784.163265                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47784.163265                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47784.163265                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47784.163265                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47784.163265                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1875636                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1875636                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1875636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1875636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1875636                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1875636                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46890.900000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46890.900000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46890.900000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46890.900000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46890.900000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46890.900000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3899                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148401628                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4155                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35716.396631                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.460996                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.539004                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865082                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134918                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1080047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1080047                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707610                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1871                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1871                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1787657                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1787657                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1787657                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1787657                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          174                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7748                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7748                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    203673157                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    203673157                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6123159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6123159                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    209796316                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    209796316                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    209796316                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    209796316                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1087621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1087621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       707784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       707784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795405                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795405                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795405                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795405                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006964                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000246                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004315                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004315                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004315                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26891.095458                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26891.095458                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35190.568966                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35190.568966                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27077.480124                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27077.480124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27077.480124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27077.480124                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          993                       # number of writebacks
system.cpu1.dcache.writebacks::total              993                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3716                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3716                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3849                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3849                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3849                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3899                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     62874513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     62874513                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1027740                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1027740                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     63902253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     63902253                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     63902253                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     63902253                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16297.178072                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16297.178072                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25066.829268                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25066.829268                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16389.395486                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16389.395486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16389.395486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16389.395486                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
