Microchip MPLAB XC8 Compiler V2.40

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.40\pic\dat\20220703182018_en.msgs \
  -cn \
  -h+dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.sym \
  --cmf=dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.cmf \
  -z -Q10F322 -oC:\Users\EED-R&I\AppData\Local\Temp\xcAsatk.4 \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/production/PIC10F322_LED_Dimmer_With_Deep_Sleep.production.map \
  --md=C:\Users\EED-R&I\AppData\Local\Temp\xcAsatk.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-01FFh -ASTRCODE=00h-01FFh \
  -ASTRING=00h-0FFhx2 -ACONST=00h-0FFhx2 -AENTRY=00h-0FFhx2 \
  -ABANK0=040h-07Dh -ARAM=040h-07Dh -AABS1=040h-07Fh -ACOMMON=07Eh-07Fh \
  -ASFR0=00h-03Fh -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h \
  -DIDLOC=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\EED-R&I\AppData\Local\Temp\xcAsatk.o \
  dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.o 

Object code version is 3.11

Machine type is 10F322



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\EED-R&I\AppData\Local\Temp\xcAsatk.o
                end_init                              A        A        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1        0       4
dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.o
                cinit                                 B        B        5        8       0
                intentry                              4        4        6        8       0
                config                             2007     2007        1        0       4
                text19                              1FB      1FB        2        8       0
                text18                              1B4      1B4       11        8       0
                text17                              1E9      1E9        6        8       0
                text16                              1E1      1E1        8        8       0
                text15                              1F9      1F9        2        8       0
                text14                              1C5      1C5        B        8       0
                text13                              167      167       14        8       0
                text12                              1F7      1F7        2        8       0
                text11                              1F4      1F4        3        8       0
                text10                              1D0      1D0        9        8       0
                text9                               14D      14D       1A        8       0
                text8                                7C       7C       66        8       0
                text7                                E2       E2       46        8       0
                text6                                10       10       6C        8       0
                text5                               1A1      1A1       13        8       0
                text4                               18E      18E       13        8       0
                text3                               17B      17B       13        8       0
                text2                               1EF      1EF        5        8       0
                text1                               1D9      1D9        8        8       0
                maintext                            128      128       25        8       0
                cstackBANK0                          40       40       1A       40       1
                bssBANK0                             5A       5A        3       40       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              A        A        1         0
                cinit                                 B        B        5         0
                intentry                              4        4        6         0
                reset_vec                             0        0        1         0
                text19                              1FB      1FB        2         0
                text18                              1B4      1B4       11         0
                text17                              1E9      1E9        6         0
                text16                              1E1      1E1        8         0
                text15                              1F9      1F9        2         0
                text14                              1C5      1C5        B         0
                text13                              167      167       14         0
                text12                              1F7      1F7        2         0
                text11                              1F4      1F4        3         0
                text10                              1D0      1D0        9         0
                text9                               14D      14D       1A         0
                text8                                7C       7C       66         0
                text7                                E2       E2       46         0
                text6                                10       10       6C         0
                text5                               1A1      1A1       13         0
                text4                               18E      18E       13         0
                text3                               17B      17B       13         0
                text2                               1EF      1EF        5         0
                text1                               1D9      1D9        8         0
                maintext                            128      128       25         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          40       40       1A         1
                bssBANK0                             5A       5A        3         1

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   STACK          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  0001F9  0001FD         8       0  CODE        2
                cstackBANK0                    000040  00001D  00005D        40       1  BANK0       1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            005D-007D             21           1
        CODE             0001-0003              3           2
                         01FD-01FF              3
        CONST            0001-0003              3           2
                         01FD-01FF              3
        ENTRY            0001-0003              3           2
                         01FD-01FF              3
        IDLOC            2000-2003              4           2
        RAM              005D-007D             21           1
        SFR0             0000-003F             40           1
        STRCODE          0001-0003              3           2
                         01FD-01FF              3
        STRING           0001-0003              3           2
                         01FD-01FF              3

                                  Symbol Table

?___lldiv                              cstackBANK0  0044
?___lmul                               cstackBANK0  0044
PWM_Set_Duty@duty                      cstackBANK0  0052
PWM_Set_Duty@temp                      cstackBANK0  0058
_ADCON                                 (abs)        001F
_ANSELA                                (abs)        0008
_Button_Get_State                      text15       01F9
_Button_ISR_Executables                text17       01E9
_Button_Init                           text14       01C5
_Button_Pressed                        text18       01B4
_Button_State                          bssBANK0     005A
_FVRCON                                (abs)        001D
_INTCON                                (abs)        000B
_ISRs                                  text16       01E1
_LATA                                  (abs)        0007
_OPTION_REG                            (abs)        000E
_PIR1                                  (abs)        000C
_PORTA                                 (abs)        0005
_PR2                                   (abs)        0012
_PWM2CON                               (abs)        0019
_PWM2DCH                               (abs)        0018
_PWM2DCL                               (abs)        0017
_PWM_Clear_Execution_Status            text19       01FB
_PWM_Disable                           text13       0167
_PWM_Enable                            text9        014D
_PWM_Get_Execution_Status              text12       01F7
_PWM_Off                               text10       01D0
_PWM_On_100_Percent_Duty_Cycle         text5        01A1
_PWM_On_20_Percent_Duty_Cycle          text4        018E
_PWM_On_50_Percent_Duty_Cycle          text3        017B
_PWM_Set_Duty                          text6        0010
_PWM_Set_Execution_Status              text11       01F4
_Sleep_Init                            text1        01D9
_Sleep_Unused_GPIO_Config              text2        01EF
_T2CON                                 (abs)        0013
_TMR2                                  (abs)        0011
_TRISA                                 (abs)        0006
_VREGCON                               (abs)        003E
_WPUA                                  (abs)        0009
__Habs1                                abs1         0000
__Hbank0                               bank0        0000
__HbssBANK0                            bssBANK0     0000
__Hcinit                               cinit        0010
__Hclrtext                             clrtext      0000
__Hcode                                code         0000
__Hcommon                              common       0000
__Hconfig                              config       2008
__HcstackBANK0                         cstackBANK0  0000
__HcstackCOMMON                        cstackCOMMON 0000
__Heeprom_data                         eeprom_data  0000
__Hend_init                            end_init     000B
__Hfunctab                             functab      0000
__Hinit                                init         000A
__Hintentry                            intentry     000A
__Hmaintext                            maintext     0000
__Hpowerup                             powerup      0000
__Hram                                 ram          0000
__Hreset_vec                           reset_vec    0001
__Hsfr0                                sfr0         0000
__Hspace_0                             (abs)        01FD
__Hspace_1                             (abs)        005D
__Hspace_2                             (abs)        0000
__Hspace_3                             (abs)        0000
__Hspace_4                             (abs)        400F
__Hstack                               stack        0000
__Hstrings                             strings      0000
__Htext                                text         0000
__Labs1                                abs1         0000
__Lbank0                               bank0        0000
__LbssBANK0                            bssBANK0     0000
__Lcinit                               cinit        000B
__Lclrtext                             clrtext      0000
__Lcode                                code         0000
__Lcommon                              common       0000
__Lconfig                              config       0000
__LcstackBANK0                         cstackBANK0  0000
__LcstackCOMMON                        cstackCOMMON 0000
__Leeprom_data                         eeprom_data  0000
__Lend_init                            end_init     000A
__Lfunctab                             functab      0000
__Linit                                init         000A
__Lintentry                            intentry     0004
__Lmaintext                            maintext     0000
__Lpowerup                             powerup      0000
__Lram                                 ram          0000
__Lreset_vec                           reset_vec    0000
__Lsfr0                                sfr0         0000
__Lspace_0                             (abs)        0000
__Lspace_1                             (abs)        0000
__Lspace_2                             (abs)        0000
__Lspace_3                             (abs)        0000
__Lspace_4                             (abs)        0000
__Lstack                               stack        0000
__Lstrings                             strings      0000
__Ltext                                text         0000
__S0                                   (abs)        01FD
__S1                                   (abs)        005D
___int_sp                              stack        0000
___latbits                             (abs)        0000
___lldiv                               text8        007C
___lldiv@counter                       cstackBANK0  0051
___lldiv@dividend                      cstackBANK0  0048
___lldiv@divisor                       cstackBANK0  0044
___lldiv@quotient                      cstackBANK0  004D
___lmul                                text7        00E2
___lmul@multiplicand                   cstackBANK0  0048
___lmul@multiplier                     cstackBANK0  0044
___lmul@product                        cstackBANK0  004D
___sp                                  stack        0000
___stackhi                             (abs)        0000
___stacklo                             (abs)        0000
__end_of_Button_Get_State              text15       01FB
__end_of_Button_ISR_Executables        text17       01EF
__end_of_Button_Init                   text14       01D0
__end_of_Button_Pressed                text18       01C5
__end_of_ISRs                          text16       01E9
__end_of_PWM_Clear_Execution_Status    text19       01FD
__end_of_PWM_Disable                   text13       017B
__end_of_PWM_Enable                    text9        0167
__end_of_PWM_Get_Execution_Status      text12       01F9
__end_of_PWM_Off                       text10       01D9
__end_of_PWM_On_100_Percent_Duty_Cycle text5        01B4
__end_of_PWM_On_20_Percent_Duty_Cycle  text4        01A1
__end_of_PWM_On_50_Percent_Duty_Cycle  text3        018E
__end_of_PWM_Set_Duty                  text6        007C
__end_of_PWM_Set_Execution_Status      text11       01F7
__end_of_Sleep_Init                    text1        01E1
__end_of_Sleep_Unused_GPIO_Config      text2        01F4
__end_of___lldiv                       text8        00E2
__end_of___lmul                        text7        0128
__end_of__initialization               cinit        000E
__end_of_main                          maintext     014D
__initialization                       cinit        000B
__pbssBANK0                            bssBANK0     005A
__pcstackBANK0                         cstackBANK0  0040
__pcstackCOMMON                        cstackCOMMON 0000
__pintentry                            intentry     0004
__pmaintext                            maintext     0128
__ptext1                               text1        01D9
__ptext10                              text10       01D0
__ptext11                              text11       01F4
__ptext12                              text12       01F7
__ptext13                              text13       0167
__ptext14                              text14       01C5
__ptext15                              text15       01F9
__ptext16                              text16       01E1
__ptext17                              text17       01E9
__ptext18                              text18       01B4
__ptext19                              text19       01FB
__ptext2                               text2        01EF
__ptext3                               text3        017B
__ptext4                               text4        018E
__ptext5                               text5        01A1
__ptext6                               text6        0010
__ptext7                               text7        00E2
__ptext8                               text8        007C
__ptext9                               text9        014D
_executed                              bssBANK0     005C
_main                                  maintext     0128
_sleep_mode                            bssBANK0     005B
btemp                                  (abs)        007E
end_of_initialization                  cinit        000E
interrupt_function                     intentry     0004
intlevel0                              functab      0000
intlevel1                              functab      0000
intlevel2                              functab      0000
intlevel3                              functab      0000
intlevel4                              functab      0000
intlevel5                              functab      0000
reset_vec                              reset_vec    0000
saved_w                                (abs)        007E
start                                  init         000A
start_initialization                   cinit        000B
wtemp0                                 (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
button.c
		_Button_ISR_Executables		CODE           	01E9	0000	6
		_Button_Init   		CODE           	01C5	0000	11
		_Button_Get_State		CODE           	01F9	0000	2
		_Button_Pressed		CODE           	01B4	0000	17

button.c estimated size: 36

sleep.c
		_Sleep_Unused_GPIO_Config		CODE           	01EF	0000	5
		_Sleep_Init    		CODE           	01D9	0000	8

sleep.c estimated size: 13

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\__lldiv.c
		___lldiv       		CODE           	007C	0000	102

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\__lldiv.c estimated size: 102

pwm.c
		_PWM_Get_Execution_Status		CODE           	01F7	0000	2
		_PWM_Off       		CODE           	01D0	0000	9
		_PWM_Set_Execution_Status		CODE           	01F4	0000	3
		_PWM_On_100_Percent_Duty_Cycle		CODE           	01A1	0000	19
		_PWM_Set_Duty  		CODE           	0010	0000	108
		_PWM_Disable   		CODE           	0167	0000	20
		_PWM_On_20_Percent_Duty_Cycle		CODE           	018E	0000	19
		_PWM_On_50_Percent_Duty_Cycle		CODE           	017B	0000	19
		_PWM_Enable    		CODE           	014D	0000	26
		_PWM_Clear_Execution_Status		CODE           	01FB	0000	2

pwm.c estimated size: 227

shared
		__initialization		CODE           	000B	0000	3

shared estimated size: 3

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\Umul32.c
		___lmul        		CODE           	00E2	0000	70

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\Umul32.c estimated size: 70

main.c
		_ISRs          		CODE           	01E1	0000	8
		_main          		CODE           	0128	0000	37

main.c estimated size: 45

