--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Microprocessor.twx Microprocessor.ncd -o Microprocessor.twr
Microprocessor.pcf -ucf Microprocessor.ucf

Design file:              Microprocessor.ncd
Physical constraint file: Microprocessor.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock frequency_2
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.773(R)|    2.459(R)|clock_OBUF        |   0.000|
instruction<1>|    2.184(R)|    2.524(R)|clock_OBUF        |   0.000|
instruction<2>|    4.677(R)|    2.634(R)|clock_OBUF        |   0.000|
instruction<3>|    4.248(R)|    2.453(R)|clock_OBUF        |   0.000|
instruction<4>|    5.075(R)|    0.770(R)|clock_OBUF        |   0.000|
instruction<5>|    4.705(R)|    0.574(R)|clock_OBUF        |   0.000|
instruction<6>|    3.103(R)|    2.743(R)|clock_OBUF        |   0.000|
instruction<7>|    4.187(R)|    2.859(R)|clock_OBUF        |   0.000|
reset         |   -0.098(R)|    2.743(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock frequency_4
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
instruction<0>|    4.588(R)|    2.687(R)|clock_OBUF        |   0.000|
instruction<1>|    1.999(R)|    2.752(R)|clock_OBUF        |   0.000|
instruction<2>|    4.492(R)|    2.862(R)|clock_OBUF        |   0.000|
instruction<3>|    4.063(R)|    2.681(R)|clock_OBUF        |   0.000|
instruction<4>|    4.890(R)|    0.998(R)|clock_OBUF        |   0.000|
instruction<5>|    4.520(R)|    0.802(R)|clock_OBUF        |   0.000|
instruction<6>|    2.918(R)|    2.971(R)|clock_OBUF        |   0.000|
instruction<7>|    4.002(R)|    3.087(R)|clock_OBUF        |   0.000|
reset         |   -0.283(R)|    2.971(R)|clock_OBUF        |   0.000|
--------------+------------+------------+------------------+--------+

Clock frequency_2 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.357(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.352(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.329(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.311(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.455(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.316(R)|clock_OBUF        |   0.000|
instruction_address<6>|   10.832(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.598(R)|clock_OBUF        |   0.000|
mem_read              |   10.757(R)|clock_OBUF        |   0.000|
mem_write             |   10.547(R)|clock_OBUF        |   0.000|
op<0>                 |    8.757(R)|clock_OBUF        |   0.000|
op<1>                 |    8.759(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.708(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.269(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.476(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.265(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.457(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.493(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.520(R)|clock_OBUF        |   0.000|
pc_low<0>             |   11.998(R)|clock_OBUF        |   0.000|
pc_low<1>             |   12.229(R)|clock_OBUF        |   0.000|
pc_low<2>             |   12.201(R)|clock_OBUF        |   0.000|
pc_low<3>             |   11.784(R)|clock_OBUF        |   0.000|
pc_low<4>             |   10.929(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.766(R)|clock_OBUF        |   0.000|
pc_low<6>             |   11.811(R)|clock_OBUF        |   0.000|
reg_num<0>            |   12.254(R)|clock_OBUF        |   0.000|
reg_num<1>            |   10.394(R)|clock_OBUF        |   0.000|
reg_num<2>            |   12.032(R)|clock_OBUF        |   0.000|
reg_num<3>            |   12.029(R)|clock_OBUF        |   0.000|
reg_num<4>            |   12.386(R)|clock_OBUF        |   0.000|
reg_num<5>            |   12.520(R)|clock_OBUF        |   0.000|
reg_num<6>            |   11.526(R)|clock_OBUF        |   0.000|
reg_write             |    9.522(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   13.508(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   13.072(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   13.722(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   13.867(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   14.084(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   13.838(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.168(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   13.605(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   13.561(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   13.982(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   14.182(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   14.114(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   14.114(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   13.225(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock frequency_4 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
instruction_address<0>|   10.585(R)|clock_OBUF        |   0.000|
instruction_address<1>|   10.580(R)|clock_OBUF        |   0.000|
instruction_address<2>|   10.557(R)|clock_OBUF        |   0.000|
instruction_address<3>|   10.539(R)|clock_OBUF        |   0.000|
instruction_address<4>|   10.683(R)|clock_OBUF        |   0.000|
instruction_address<5>|   10.544(R)|clock_OBUF        |   0.000|
instruction_address<6>|   11.060(R)|clock_OBUF        |   0.000|
instruction_address<7>|   10.826(R)|clock_OBUF        |   0.000|
mem_read              |   10.985(R)|clock_OBUF        |   0.000|
mem_write             |   10.775(R)|clock_OBUF        |   0.000|
op<0>                 |    8.985(R)|clock_OBUF        |   0.000|
op<1>                 |    8.987(R)|clock_OBUF        |   0.000|
pc_high<0>            |   11.936(R)|clock_OBUF        |   0.000|
pc_high<1>            |   11.497(R)|clock_OBUF        |   0.000|
pc_high<2>            |   11.704(R)|clock_OBUF        |   0.000|
pc_high<3>            |   11.493(R)|clock_OBUF        |   0.000|
pc_high<4>            |   11.685(R)|clock_OBUF        |   0.000|
pc_high<5>            |   11.721(R)|clock_OBUF        |   0.000|
pc_high<6>            |   11.748(R)|clock_OBUF        |   0.000|
pc_low<0>             |   12.226(R)|clock_OBUF        |   0.000|
pc_low<1>             |   12.457(R)|clock_OBUF        |   0.000|
pc_low<2>             |   12.429(R)|clock_OBUF        |   0.000|
pc_low<3>             |   12.012(R)|clock_OBUF        |   0.000|
pc_low<4>             |   11.157(R)|clock_OBUF        |   0.000|
pc_low<5>             |   11.994(R)|clock_OBUF        |   0.000|
pc_low<6>             |   12.039(R)|clock_OBUF        |   0.000|
reg_num<0>            |   12.482(R)|clock_OBUF        |   0.000|
reg_num<1>            |   10.622(R)|clock_OBUF        |   0.000|
reg_num<2>            |   12.260(R)|clock_OBUF        |   0.000|
reg_num<3>            |   12.257(R)|clock_OBUF        |   0.000|
reg_num<4>            |   12.614(R)|clock_OBUF        |   0.000|
reg_num<5>            |   12.748(R)|clock_OBUF        |   0.000|
reg_num<6>            |   11.754(R)|clock_OBUF        |   0.000|
reg_write             |    9.750(R)|clock_OBUF        |   0.000|
rwd_0<0>              |   13.736(R)|clock_OBUF        |   0.000|
rwd_0<1>              |   13.300(R)|clock_OBUF        |   0.000|
rwd_0<2>              |   13.950(R)|clock_OBUF        |   0.000|
rwd_0<3>              |   14.095(R)|clock_OBUF        |   0.000|
rwd_0<4>              |   14.312(R)|clock_OBUF        |   0.000|
rwd_0<5>              |   14.066(R)|clock_OBUF        |   0.000|
rwd_0<6>              |   14.396(R)|clock_OBUF        |   0.000|
rwd_1<0>              |   13.833(R)|clock_OBUF        |   0.000|
rwd_1<1>              |   13.789(R)|clock_OBUF        |   0.000|
rwd_1<2>              |   14.210(R)|clock_OBUF        |   0.000|
rwd_1<3>              |   14.410(R)|clock_OBUF        |   0.000|
rwd_1<4>              |   14.342(R)|clock_OBUF        |   0.000|
rwd_1<5>              |   14.342(R)|clock_OBUF        |   0.000|
rwd_1<6>              |   13.453(R)|clock_OBUF        |   0.000|
----------------------+------------+------------------+--------+

Clock oscillator to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clock       |    9.488(R)|oscillator_BUFGP  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock frequency_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.291|         |         |         |
frequency_4    |    7.291|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frequency_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frequency_2    |    7.291|         |         |         |
frequency_4    |    7.291|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    4.619|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
frequency_2    |clock          |    7.405|
frequency_4    |clock          |    7.633|
---------------+---------------+---------+


Analysis completed Mon Jun 15 20:42:52 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



