I have been tracking down an off by one error "on-chip", that does not match simulations.
If I build and load the verilog with yosys and nextpnr, the error is present and the design broken
If I build this this GOWIN's toolchain, the design works as expected.
