#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb 28 23:27:14 2022
# Process ID: 26748
# Current directory: C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.runs/synth_1
# Command line: vivado.exe -log Top_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl
# Log file: C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.runs/synth_1/Top_Module.vds
# Journal file: C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Module.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1137.121 ; gain = 0.000
Command: synth_design -top Top_Module -part xc7a50tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.125 ; gain = 38.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Top_Module.v:4]
INFO: [Synth 8-6157] synthesizing module 'ad1' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/ad1.v:5]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
	Parameter param bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ad1' (2#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/ad1.v:5]
INFO: [Synth 8-6157] synthesizing module 'data_update' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/data_update.v:3]
WARNING: [Synth 8-567] referenced signal 'data_in' should be on the sensitivity list [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/data_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'data_update' (3#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/data_update.v:3]
INFO: [Synth 8-6157] synthesizing module 'Frequency_Counter' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/new/Frequency_Counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Frequency_Counter' (4#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/new/Frequency_Counter.v:4]
WARNING: [Synth 8-689] width (21) of port connection 'slow_signal' does not match port width (1) of module 'Frequency_Counter' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Top_Module.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (21) of module 'Frequency_Counter' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Top_Module.v:32]
INFO: [Synth 8-6157] synthesizing module 'BCD_Converter' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/BCD_Converter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Converter' (5#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/BCD_Converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'SS_Decoder' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/SS_Decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SS_Decoder' (6#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/SS_Decoder.v:2]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider__parameterized0' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
	Parameter param bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider__parameterized0' (6#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider__parameterized1' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
	Parameter param bound to: 781249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider__parameterized1' (6#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider__parameterized2' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
	Parameter param bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider__parameterized2' (6#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Clock_Divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (7#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (8#1) [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/Top_Module.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1229.711 ; gain = 92.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1229.711 ; gain = 92.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1229.711 ; gain = 92.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1229.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/constrs_1/imports/frequency/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/constrs_1/imports/frequency/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/constrs_1/imports/frequency/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1347.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SS_Decoder'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.srcs/sources_1/imports/frequency/data_update.v:12]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                         00000001 |                             0001
                  iSTATE |                         00000010 |                             0010
                 iSTATE0 |                         00000100 |                             0011
                 iSTATE1 |                         00001000 |                             0100
                 iSTATE2 |                         00010000 |                             0101
                 iSTATE3 |                         00100000 |                             0110
                 iSTATE4 |                         01000000 |                             0111
                 iSTATE5 |                         10000000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'one-hot' in module 'SS_Decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 4     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 4     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   8 Input   20 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	  10 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1347.273 ; gain = 210.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |    12|
|5     |LUT3   |     6|
|6     |LUT4   |    23|
|7     |LUT5   |    28|
|8     |LUT6   |    30|
|9     |FDRE   |    89|
|10    |IBUF   |     1|
|11    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1354.344 ; gain = 99.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1354.344 ; gain = 217.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1364.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1364.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 1364.148 ; gain = 227.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/jiwoo/Desktop/Verilog study/Frequency_Counter/Frequency_Counter.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 28 23:29:04 2022...
