

================================================================
== Vitis HLS Report for 'CORDIC_V'
================================================================
* Date:           Fri Jun 17 13:15:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  8.579 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|      145|  2.200 us|  5.800 us|   55|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_179  |CORDIC_V_Pipeline_VITIS_LOOP_94_2  |        2|       11|  80.000 ns|  0.440 us|    2|   11|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |       50|      140|    5 ~ 14|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    2541|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      39|      68|    -|
|Memory           |        0|     -|       8|       2|    -|
|Multiplexer      |        -|     -|       -|      97|    -|
|Register         |        -|     -|     209|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     256|    2708|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_179  |CORDIC_V_Pipeline_VITIS_LOOP_94_2  |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |Total                                         |                                   |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_8ns_25_4_1_U175  |mul_mul_16s_8ns_25_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    +--------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_V30_U  |CORDIC_V_cordic_phase_V30_ROM_AUTO_1R  |        0|  8|   2|    0|    11|    8|     1|           88|
    +--------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                       |        0|  8|   2|    0|    11|    8|     1|           88|
    +--------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln91_fu_333_p2         |         +|   0|  0|   12|           4|           1|
    |add_ln952_fu_922_p2        |         +|   0|  0|   24|          17|           7|
    |add_ln961_2_fu_968_p2      |         +|   0|  0|   39|          32|           7|
    |add_ln961_fu_660_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_2_fu_1048_p2     |         +|   0|  0|   17|          11|          11|
    |add_ln968_fu_742_p2        |         +|   0|  0|   17|          11|          11|
    |lsb_index_2_fu_848_p2      |         +|   0|  0|   39|          32|           7|
    |lsb_index_fu_500_p2        |         +|   0|  0|   39|          32|           7|
    |m_14_fu_696_p2             |         +|   0|  0|   71|          64|          64|
    |m_18_fu_1002_p2            |         +|   0|  0|   71|          64|          64|
    |x_V_5_fu_409_p2            |         +|   0|  0|   23|          16|          16|
    |y_V_11_fu_404_p2           |         +|   0|  0|   23|          16|          16|
    |z_V_3_fu_375_p2            |         +|   0|  0|   23|          16|          16|
    |sub_ln947_2_fu_838_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln947_fu_494_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln950_2_fu_874_p2      |         -|   0|  0|   12|           3|           5|
    |sub_ln950_fu_530_p2        |         -|   0|  0|   13|           5|           6|
    |sub_ln962_2_fu_952_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln962_fu_636_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_1_fu_1042_p2     |         -|   0|  0|   17|           4|          11|
    |sub_ln968_fu_736_p2        |         -|   0|  0|   17|           5|          11|
    |tmp_V_7_fu_794_p2          |         -|   0|  0|   23|           1|          16|
    |tmp_V_fu_458_p2            |         -|   0|  0|   30|           1|          23|
    |x_V_2_fu_255_p2            |         -|   0|  0|   23|           1|          16|
    |x_V_4_fu_399_p2            |         -|   0|  0|   23|          16|          16|
    |x_V_fu_203_p2              |         -|   0|  0|   23|           1|          16|
    |y_V_12_fu_414_p2           |         -|   0|  0|   23|          16|          16|
    |y_V_9_fu_261_p2            |         -|   0|  0|   23|           1|          16|
    |y_V_fu_209_p2              |         -|   0|  0|   23|           1|          16|
    |z_V_2_fu_369_p2            |         -|   0|  0|   23|          16|          16|
    |and_ln949_fu_916_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln952_4_fu_630_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln952_5_fu_984_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_562_p2        |       and|   0|  0|   23|          23|          23|
    |p_Result_245_fu_890_p2     |       and|   0|  0|   17|          17|          17|
    |p_Result_s_fu_546_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln91_fu_327_p2        |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln938_2_fu_780_p2     |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln938_fu_446_p2       |      icmp|   0|  0|   16|          25|           1|
    |icmp_ln949_2_fu_864_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_fu_516_p2       |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln950_fu_896_p2       |      icmp|   0|  0|   13|          17|           1|
    |icmp_ln952_fu_596_p2       |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_2_fu_946_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_fu_624_p2       |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln950_2_fu_884_p2     |      lshr|   0|  0|   49|           2|          17|
    |lshr_ln950_fu_540_p2       |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln961_2_fu_978_p2     |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln961_fu_670_p2       |      lshr|   0|  0|  179|          64|          64|
    |a_fu_936_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln952_fu_572_p2         |        or|   0|  0|   23|          23|          23|
    |m_13_fu_684_p3             |    select|   0|  0|   64|           1|          64|
    |m_21_fu_800_p3             |    select|   0|  0|   16|           1|          16|
    |m_fu_990_p3                |    select|   0|  0|   64|           1|          64|
    |output_o1_fu_772_p3        |    select|   0|  0|   64|           1|           1|
    |output_o2_fu_1078_p3       |    select|   0|  0|   64|           1|           1|
    |select_ln1548_fu_239_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln946_1_fu_1030_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln946_fu_724_p3     |    select|   0|  0|   10|           1|          10|
    |select_ln949_fu_652_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln961_fu_676_p3     |    select|   0|  0|    2|           1|           1|
    |tmp_V_9_fu_464_p3          |    select|   0|  0|   22|           1|          23|
    |x_V_1_fu_215_p3            |    select|   0|  0|   16|           1|          16|
    |x_V_3_fu_291_p3            |    select|   0|  0|   16|           1|          16|
    |x_V_6_fu_419_p3            |    select|   0|  0|   16|           1|          16|
    |y_V_10_fu_283_p3           |    select|   0|  0|   16|           1|          16|
    |y_V_13_fu_426_p3           |    select|   0|  0|   16|           1|          16|
    |y_V_8_fu_223_p3            |    select|   0|  0|   16|           1|          16|
    |z_V_1_fu_275_p3            |    select|   0|  0|   11|           1|          12|
    |z_V_4_fu_381_p3            |    select|   0|  0|   16|           1|          16|
    |z_V_fu_267_p3              |    select|   0|  0|   11|           1|          12|
    |shl_ln952_fu_552_p2        |       shl|   0|  0|   96|           1|          32|
    |shl_ln962_2_fu_962_p2      |       shl|   0|  0|  179|          64|          64|
    |shl_ln962_fu_646_p2        |       shl|   0|  0|  179|          64|          64|
    |xor_ln952_2_fu_910_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_610_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2541|        1043|        1335|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  43|          8|    1|          8|
    |ap_return_0      |   9|          2|   64|        128|
    |ap_return_1      |   9|          2|   64|        128|
    |k_fu_142         |   9|          2|    4|          8|
    |p_Val2_s_fu_138  |   9|          2|   16|         32|
    |r_V_17_fu_130    |   9|          2|   16|         32|
    |y_V_4_fu_134     |   9|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  97|         20|  181|        368|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   7|   0|    7|          0|
    |ap_return_0_preg                                           |  64|   0|   64|          0|
    |ap_return_1_preg                                           |  64|   0|   64|          0|
    |grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |k_3_reg_1147                                               |   4|   0|    4|          0|
    |k_fu_142                                                   |   4|   0|    4|          0|
    |p_Val2_s_fu_138                                            |  16|   0|   16|          0|
    |r_V_17_fu_130                                              |  16|   0|   16|          0|
    |r_V_17_load_1_reg_1155                                     |  16|   0|   16|          0|
    |tmp_427_reg_1165                                           |   1|   0|    1|          0|
    |y_V_4_fu_134                                               |  16|   0|   16|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 209|   0|  209|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|      CORDIC_V|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|      CORDIC_V|  return value|
|x_in         |   in|   16|     ap_none|          x_in|        scalar|
|y_in         |   in|   16|     ap_none|          y_in|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

