==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dct.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 187.215 ; gain = 93.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 187.215 ; gain = 93.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 187.215 ; gain = 93.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'read_data' into 'dct' (dct.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.cpp:133) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 187.215 ; gain = 93.484
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (dct.cpp:55) in function 'dct_1d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (dct.cpp:59) in function 'dct_1d' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'buf_2d_in' (dct.cpp:124) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_inbuf' (dct.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'write_data' into 'dct' (dct.cpp:133) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d' (dct.cpp:48)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 187.215 ; gain = 93.484
INFO: [XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (dct.cpp:103:29) in function 'read_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (dct.cpp:82:1) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (dct.cpp:93:1) in function 'dct_2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' (dct.cpp:115:29) in function 'dct'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 194.297 ; gain = 100.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.681 seconds; current allocated memory: 141.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 141.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DCT_Outer_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 141.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 142.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 142.452 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 142.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 143.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 143.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 143.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_0' to 'dct_1d_dct_coeff_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_1' to 'dct_1d_dct_coeff_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_2' to 'dct_1d_dct_coeff_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_3' to 'dct_1d_dct_coeff_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_4' to 'dct_1d_dct_coeff_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_5' to 'dct_1d_dct_coeff_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_6' to 'dct_1d_dct_coeff_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_1d_dct_coeff_table_7' to 'dct_1d_dct_coeff_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mul_mul_16s_15s_29_1_1' to 'dct_mul_mul_16s_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_16s_15s_14ns_29_1_1' to 'dct_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_16s_14ns_29s_29_1_1' to 'dct_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dct_mac_muladd_16s_15s_29s_29_1_1' to 'dct_mac_muladd_16mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_16kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_16lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mac_muladd_16mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dct_mul_mul_16s_1jbC': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 144.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 145.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 146.411 MB.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_ibs_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dct_2d_row_outbuf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_2d_col_inbuf_0_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 214.109 ; gain = 120.379
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
INFO: [HLS 200-112] Total elapsed time: 32.404 seconds; peak allocated memory: 146.411 MB.
