#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 08:32:52 2018
# Process ID: 5436
# Current directory: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10188 C:\git\SR\lab12\zad12_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
launch_simulation
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -reset -force -quiet
remove_files  -fileset median5x5_0 C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci
create_ip -name median5x5 -vendor xilinx.com -library user -version 1.0 -module_name median5x5_0 -dir c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
generate_target all [get_files c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci]
export_ip_user_files -of_objects [get_files c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_project C:/git/SR/lab12/median5x5/median5x5.xpr
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
current_project hdmi_vga_zybo
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project median5x5
current_project hdmi_vga_zybo
upgrade_ip -srcset median5x5_0 [get_ips  {median5x5_0 hdmi_vga_vp_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {median5x5_0 hdmi_vga_vp_0_1}] -no_script -sync -force -quiet
generate_target all [get_files c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci]
export_ip_user_files -of_objects [get_files c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 50 us
restart
run 50 us
open_bd_design {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab12/Resources/vp/component.xml
update_compile_order -fileset sources_1
current_project median5x5
set_property core_revision 20 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project vp_v1_0_project
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  c:/git/SR/lab12/Resources/vp/src/median5x5_0/median5x5_0.xci]
catch { config_ip_cache -export [get_ips -all median5x5_0] }
export_ip_user_files -of_objects [get_files c:/git/SR/lab12/Resources/vp/src/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/git/SR/lab12/Resources/vp/src/median5x5_0/median5x5_0.xci]
launch_runs -jobs 8 median5x5_0_synth_1
export_simulation -of_objects [get_files c:/git/SR/lab12/Resources/vp/src/median5x5_0/median5x5_0.xci] -directory c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files -ipstatic_source_dir c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/questa} {riviera=c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/git/sr/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property core_revision 21 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
current_project hdmi_vga_zybo
upgrade_ip -vlnv xilinx.com:user:rgb2hsv:1.0 [get_ips  hdmi_vga_vp_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_vga_vp_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
catch { config_ip_cache -export [get_ips -all hdmi_vga_vp_0_1] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs -jobs 8 hdmi_vga_vp_0_1_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name rgb2hsv_v1_0_project -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/rgb2hsv_v1_0_project c:/git/SR/lab12/Resources/rgb2hsv/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_project
startgroup
current_project hdmi_vga_zybo
create_bd_cell -type ip -vlnv xilinx.com:user:vp:1.0 vp_1
endgroup
delete_bd_objs [get_bd_nets dvi2rgb_1_vid_pHSync] [get_bd_nets dvi2rgb_1_vid_pData] [get_bd_nets vp_0_de_out] [get_bd_nets dvi2rgb_1_vid_pVDE] [get_bd_nets dvi2rgb_1_vid_pVSync] [get_bd_nets vp_0_h_sync_out] [get_bd_nets vp_0_v_sync_out] [get_bd_nets vp_0_pixel_out] [get_bd_cells vp_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vp_v1_0_project -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.tmp/vp_v1_0_project c:/git/SR/lab12/Resources/vp/component.xml
update_compile_order -fileset sources_1
close_project
current_project hdmi_vga_zybo
set_property location {3.5 766 289} [get_bd_cells vp_1]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pData] [get_bd_pins vp_1/pixel_in]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pHSync] [get_bd_pins vp_1/h_sync_in]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pVSync] [get_bd_pins vp_1/v_sync_in]
connect_bd_net [get_bd_pins dvi2rgb_1/vid_pVDE] [get_bd_pins vp_1/de_in]
connect_bd_net [get_bd_pins vp_1/clk] [get_bd_pins dvi2rgb_1/PixelClk]
connect_bd_net [get_bd_ports sw] [get_bd_pins vp_1/sw]
connect_bd_net [get_bd_pins vp_1/de_out] [get_bd_pins rgb2vga_1/rgb_pVDE]
connect_bd_net [get_bd_pins vp_1/h_sync_out] [get_bd_pins rgb2vga_1/rgb_pHSync]
connect_bd_net [get_bd_pins vp_1/v_sync_out] [get_bd_pins rgb2vga_1/rgb_pVSync]
connect_bd_net [get_bd_pins vp_1/pixel_out] [get_bd_pins rgb2vga_1/rgb_pData]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property  ip_repo_paths  c:/git/SR/lab12/Resources [current_project]
update_ip_catalog
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
