// Seed: 3371104071
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  uwire id_3;
  assign id_3 = id_0 - 1;
  wire id_4;
endmodule
module module_0 (
    input uwire id_0,
    output wor module_1,
    output wor id_2,
    output logic id_3,
    input tri id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8,
    output tri0 id_9,
    output wire id_10,
    output wire id_11,
    input tri id_12,
    input tri id_13,
    input uwire id_14,
    input tri0 id_15,
    input wor id_16,
    output tri1 id_17
    , id_26,
    input supply1 id_18,
    output uwire id_19,
    input wor id_20,
    input wor id_21,
    output wand id_22,
    input supply1 id_23
    , id_27,
    input wor id_24
);
  wire id_28;
  reg id_29;
  supply1 id_30 = id_12;
  always @((id_6)) begin : LABEL_0
    if (1) begin : LABEL_0
      id_29 <= 1;
    end else begin : LABEL_0
      assign id_29 = 1 | 1 | 1'b0 | 1;
      id_3 <= 1;
    end
  end
  id_31(
      .id_0(id_9),
      .id_1(id_1),
      .id_2(1),
      .id_3(1 == id_6),
      .id_4({1{1}}),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_17)
  );
  module_0 modCall_1 (
      id_6,
      id_16
  );
  assign modCall_1.type_0 = 0;
  tri0 id_32 = 1'h0;
  wire id_33;
endmodule
