// Seed: 3659401047
module module_0;
  supply0 id_1;
  assign id_1 = -1'd0;
  assign module_2.id_18 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input uwire id_6
);
  assign id_2 = id_5;
  logic id_8;
  ;
  logic id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    input tri id_2,
    input tri1 id_3,
    input wire id_4,
    input tri id_5,
    output tri id_6,
    output logic id_7,
    input wand id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input supply0 id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri0 id_15
);
  for (id_17 = -1; id_9; id_17 = -1'b0)
  for (id_18 = 1; id_10; id_7 = id_13) begin : LABEL_0
    logic id_19 = id_1 != 1;
  end
  module_0 modCall_1 ();
endmodule
