INFO: [VRFC 10-163] Analyzing VHDL file "/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.srcs/sim_1/imports/new/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
