Final project of Logical Circuit Lab by:
Ashkan Rafiei Nezhad & Amirhossein Khadivi
