--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 11 09:32:57 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     topff00
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets oscraw0_c]
            808 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_67__i19  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_67__i12  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_67__i19 to \OS00/OS01/sdiv_67__i12 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_67__i19 to \OS00/OS01/sdiv_67__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_67__i19 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[19]
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_2_lut_rep_13
Route         2   e 0.954                                  \OS00/OS01/n1172
LUT4        ---     0.448              D to Z              \OS00/OS01/i3_3_lut_4_lut
Route         2   e 0.954                                  \OS00/OS01/n1080
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_3_lut_4_lut
Route         1   e 0.788                                  \OS00/OS01/n59
LUT4        ---     0.448              B to Z              \OS00/OS01/n62_bdd_4_lut
Route         1   e 0.788                                  \OS00/OS01/n1168
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.529                                  \OS00/OS01/n476
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_67__i19  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_67__i12  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_67__i19 to \OS00/OS01/sdiv_67__i12 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_67__i19 to \OS00/OS01/sdiv_67__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_67__i19 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[19]
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_2_lut_rep_13
Route         2   e 0.954                                  \OS00/OS01/n1172
LUT4        ---     0.448              D to Z              \OS00/OS01/i3_3_lut_4_lut
Route         2   e 0.954                                  \OS00/OS01/n1080
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut_4_lut
Route         1   e 0.788                                  \OS00/OS01/n62
LUT4        ---     0.448              A to Z              \OS00/OS01/n62_bdd_4_lut
Route         1   e 0.788                                  \OS00/OS01/n1168
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.529                                  \OS00/OS01/n476
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_67__i19  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_67__i19  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_67__i19 to \OS00/OS01/sdiv_67__i19 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_67__i19 to \OS00/OS01/sdiv_67__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_67__i19 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[19]
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_2_lut_rep_13
Route         2   e 0.954                                  \OS00/OS01/n1172
LUT4        ---     0.448              D to Z              \OS00/OS01/i3_3_lut_4_lut
Route         2   e 0.954                                  \OS00/OS01/n1080
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut_4_lut
Route         1   e 0.788                                  \OS00/OS01/n62
LUT4        ---     0.448              A to Z              \OS00/OS01/n62_bdd_4_lut
Route         1   e 0.788                                  \OS00/OS01/n1168
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut
Route        21   e 1.529                                  \OS00/OS01/n476
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.

Report: 9.024 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets oscdiv0_c]
            5 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 997.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \FF00/Qt_75  (from oscdiv0_c +)
   Destination:    FD1S3AX    D              \FF00/Qt_75  (to oscdiv0_c +)

   Delay:                   2.738ns  (31.1% logic, 68.9% route), 2 logic levels.

 Constraint Details:

      2.738ns data_path \FF00/Qt_75 to \FF00/Qt_75 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 997.116ns

 Path Details: \FF00/Qt_75 to \FF00/Qt_75

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \FF00/Qt_75 (from oscdiv0_c)
Route         3   e 1.099                                  Qt0_c
LUT4        ---     0.448              A to Z              \FF00/i649_3_lut
Route         1   e 0.788                                  \FF00/n266
                  --------
                    2.738  (31.1% logic, 68.9% route), 2 logic levels.


Passed:  The following path meets requirements by 997.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \FF00/Qt_75  (from oscdiv0_c +)
   Destination:    FD1S3AY    D              \FF00/NQt_76  (to oscdiv0_c +)

   Delay:                   2.738ns  (31.1% logic, 68.9% route), 2 logic levels.

 Constraint Details:

      2.738ns data_path \FF00/Qt_75 to \FF00/NQt_76 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 997.116ns

 Path Details: \FF00/Qt_75 to \FF00/NQt_76

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \FF00/Qt_75 (from oscdiv0_c)
Route         3   e 1.099                                  Qt0_c
LUT4        ---     0.448              A to Z              \FF00/i1010_2_lut
Route         1   e 0.788                                  \FF00/n736
                  --------
                    2.738  (31.1% logic, 68.9% route), 2 logic levels.


Passed:  The following path meets requirements by 997.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \FF00/QtJK_77  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \FF00/QtJK_77  (to oscdiv0_c +)

   Delay:                   2.738ns  (31.1% logic, 68.9% route), 2 logic levels.

 Constraint Details:

      2.738ns data_path \FF00/QtJK_77 to \FF00/QtJK_77 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 997.116ns

 Path Details: \FF00/QtJK_77 to \FF00/QtJK_77

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \FF00/QtJK_77 (from oscdiv0_c)
Route         3   e 1.099                                  QtJK0_c
LUT4        ---     0.448              D to Z              \FF00/i1006_4_lut
Route         1   e 0.788                                  \FF00/n7
                  --------
                    2.738  (31.1% logic, 68.9% route), 2 logic levels.

Report: 2.884 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscraw0_c]               |  1000.000 ns|     9.024 ns|     6  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscdiv0_c]               |  1000.000 ns|     2.884 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  813 paths, 84 nets, and 168 connections (62.7% coverage)


Peak memory: 57081856 bytes, TRCE: 1359872 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
