test -e work || vlib work 
echo "Compile your vhdl DUT here"
Compile your vhdl DUT here
vcom -covermultiuserenv  /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/vhdl/vhdl_dut.vhd
QuestaSim-64 vcom 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:25 on Nov 29,2025
vcom -covermultiuserenv /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/vhdl/vhdl_dut.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity vhdl_dut
-- Compiling architecture rtl of vhdl_dut
End time: 12:13:25 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
echo "Compile your verilog DUT here"
Compile your verilog DUT here
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/verilog_dut.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Controller_Pipeline.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/data_defs.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Decode_Pipelined.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Execute.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Fetch.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Mem_Access.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/TopLevelLC3.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/WriteBack.v
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:25 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/verilog_dut.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Controller_Pipeline.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/data_defs.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Decode_Pipelined.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Execute.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Fetch.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Mem_Access.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/TopLevelLC3.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/WriteBack.v 
-- Compiling module verilog_dut
-- Compiling module Controller_Pipeline
-- Compiling module Decode
-- Compiling module Execute
-- Compiling module extension
-- Compiling module ALU
-- Compiling module Fetch
-- Compiling module MemAccess
-- Compiling module LC3
-- Compiling module Writeback
-- Compiling module RegFile

Top level modules:
	verilog_dut
	LC3
End time: 12:13:26 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:26 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f 
-- Compiling package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:26 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:26 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f 
-- Compiling package uvmf_base_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:27 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:27 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
-- Compiling package fetch_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:28 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:28 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
-- Compiling package fetch_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_in_pkg_hdl

Top level modules:
	--none--
End time: 12:13:29 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:29 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f 
-- Compiling package fetch_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg_hdl
-- Compiling interface fetch_in_if
-- Compiling package fetch_in_monitor_bfm_sv_unit
-- Compiling interface fetch_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_in_driver_bfm_sv_unit
-- Compiling interface fetch_in_driver_bfm

Top level modules:
	--none--
End time: 12:13:30 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:30 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
-- Compiling package fetch_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:30 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:30 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
-- Compiling package fetch_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_out_pkg_hdl

Top level modules:
	--none--
End time: 12:13:31 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:31 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f 
-- Compiling package fetch_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_out_pkg_hdl
-- Compiling interface fetch_out_if
-- Compiling package fetch_out_monitor_bfm_sv_unit
-- Compiling interface fetch_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_out_driver_bfm_sv_unit
-- Compiling interface fetch_out_driver_bfm

Top level modules:
	--none--
End time: 12:13:32 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:32 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hdl.f 
-- Compiling package imem_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:33 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:33 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hvl.f 
-- Compiling package imem_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package imem_pkg_hdl

Top level modules:
	--none--
End time: 12:13:34 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:34 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_xrtl.f 
-- Compiling package imem_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package imem_pkg_hdl
-- Compiling interface imem_if
-- Compiling package imem_monitor_bfm_sv_unit
-- Compiling interface imem_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package imem_pkg
-- Importing package uvmf_base_pkg
-- Compiling package imem_driver_bfm_sv_unit
-- Compiling interface imem_driver_bfm

Top level modules:
	--none--
End time: 12:13:35 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:35 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
-- Compiling package decode_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:35 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:35 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
-- Compiling package decode_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_in_pkg_hdl

Top level modules:
	--none--
End time: 12:13:36 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:36 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f 
-- Compiling package decode_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg_hdl
-- Compiling interface decode_in_if
-- Compiling package decode_in_monitor_bfm_sv_unit
-- Compiling interface decode_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_in_driver_bfm_sv_unit
-- Compiling interface decode_in_driver_bfm

Top level modules:
	--none--
End time: 12:13:37 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:37 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
-- Compiling package decode_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:38 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:38 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
-- Compiling package decode_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_out_pkg_hdl

Top level modules:
	--none--
End time: 12:13:39 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:39 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f 
-- Compiling package decode_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_out_pkg_hdl
-- Compiling interface decode_out_if
-- Compiling package decode_out_monitor_bfm_sv_unit
-- Compiling interface decode_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_out_driver_bfm_sv_unit
-- Compiling interface decode_out_driver_bfm

Top level modules:
	--none--
End time: 12:13:40 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:40 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
-- Compiling package execute_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:40 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:40 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
-- Compiling package execute_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_in_pkg_hdl

Top level modules:
	--none--
End time: 12:13:41 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:41 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f 
-- Compiling package execute_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_in_pkg_hdl
-- Compiling interface execute_in_if
-- Compiling package execute_in_monitor_bfm_sv_unit
-- Compiling interface execute_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_in_driver_bfm_sv_unit
-- Compiling interface execute_in_driver_bfm

Top level modules:
	--none--
End time: 12:13:43 on Nov 29,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:43 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
-- Compiling package execute_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:43 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:43 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
-- Compiling package execute_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 12:13:44 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:44 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f 
-- Compiling package execute_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_out_pkg_hdl
-- Compiling interface execute_out_if
-- Compiling package execute_out_monitor_bfm_sv_unit
-- Compiling interface execute_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_out_driver_bfm_sv_unit
-- Compiling interface execute_out_driver_bfm

Top level modules:
	--none--
End time: 12:13:45 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:45 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
-- Compiling package memaccess_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:46 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:46 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
-- Compiling package memaccess_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_in_pkg_hdl

Top level modules:
	--none--
End time: 12:13:47 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:47 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f 
-- Compiling package memaccess_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_in_pkg_hdl
-- Compiling interface memaccess_in_if
-- Compiling package memaccess_in_monitor_bfm_sv_unit
-- Compiling interface memaccess_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_in_driver_bfm_sv_unit
-- Compiling interface memaccess_in_driver_bfm

Top level modules:
	--none--
End time: 12:13:48 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:48 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
-- Compiling package memaccess_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:48 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:48 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
-- Compiling package memaccess_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_out_pkg_hdl

Top level modules:
	--none--
End time: 12:13:49 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:49 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f 
-- Compiling package memaccess_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_out_pkg_hdl
-- Compiling interface memaccess_out_if
-- Compiling package memaccess_out_monitor_bfm_sv_unit
-- Compiling interface memaccess_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_out_driver_bfm_sv_unit
-- Compiling interface memaccess_out_driver_bfm

Top level modules:
	--none--
End time: 12:13:50 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:50 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
-- Compiling package writeback_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:51 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:51 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
-- Compiling package writeback_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_in_pkg_hdl

Top level modules:
	--none--
End time: 12:13:52 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:52 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f 
-- Compiling package writeback_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg_hdl
-- Compiling interface writeback_in_if
-- Compiling package writeback_in_monitor_bfm_sv_unit
-- Compiling interface writeback_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_in_driver_bfm_sv_unit
-- Compiling interface writeback_in_driver_bfm

Top level modules:
	--none--
End time: 12:13:53 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:53 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
-- Compiling package writeback_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:53 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:53 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
-- Compiling package writeback_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_out_pkg_hdl

Top level modules:
	--none--
End time: 12:13:54 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:54 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f 
-- Compiling package writeback_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_out_pkg_hdl
-- Compiling interface writeback_out_if
-- Compiling package writeback_out_monitor_bfm_sv_unit
-- Compiling interface writeback_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_out_driver_bfm_sv_unit
-- Compiling interface writeback_out_driver_bfm

Top level modules:
	--none--
End time: 12:13:56 on Nov 29,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:56 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hdl.f 
-- Compiling package controller_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:56 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:56 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hvl.f 
-- Compiling package controller_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package controller_in_pkg_hdl

Top level modules:
	--none--
End time: 12:13:57 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:57 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_xrtl.f 
-- Compiling package controller_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_in_pkg_hdl
-- Compiling interface controller_in_if
-- Compiling package controller_in_monitor_bfm_sv_unit
-- Compiling interface controller_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package controller_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package controller_in_driver_bfm_sv_unit
-- Compiling interface controller_in_driver_bfm

Top level modules:
	--none--
End time: 12:13:58 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:58 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hdl.f 
-- Compiling package controller_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:13:59 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:13:59 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hvl.f 
-- Compiling package controller_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package controller_out_pkg_hdl

Top level modules:
	--none--
End time: 12:13:59 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:00 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_xrtl.f 
-- Compiling package controller_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_out_pkg_hdl
-- Compiling interface controller_out_if
-- Compiling package controller_out_monitor_bfm_sv_unit
-- Compiling interface controller_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package controller_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package controller_out_driver_bfm_sv_unit
-- Compiling interface controller_out_driver_bfm

Top level modules:
	--none--
End time: 12:14:01 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:01 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hdl.f 
-- Compiling package dmem_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:14:01 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:01 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hvl.f 
-- Compiling package dmem_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package dmem_pkg_hdl

Top level modules:
	--none--
End time: 12:14:02 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:02 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_xrtl.f 
-- Compiling package dmem_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package dmem_pkg_hdl
-- Compiling interface dmem_if
-- Compiling package dmem_monitor_bfm_sv_unit
-- Compiling interface dmem_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package dmem_pkg
-- Importing package uvmf_base_pkg
-- Compiling package dmem_driver_bfm_sv_unit
-- Compiling interface dmem_driver_bfm

Top level modules:
	--none--
End time: 12:14:04 on Nov 29,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv +incdir+../../../verification_ip/environment_packages/lc3_prediction_pkg \
../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:04 on Nov 29,2025
vlog -sv "+incdir+../../../verification_ip/environment_packages/lc3_prediction_pkg" ../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv 
-- Compiling package lc3_prediction_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	--none--
End time: 12:14:04 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:04 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv 
-- Compiling package fetch_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 12:14:05 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:05 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv 
-- Compiling package decode_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 12:14:06 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:06 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv 
-- Compiling package execute_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 12:14:07 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:07 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv 
-- Compiling package memaccess_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vlog-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.

Top level modules:
	--none--
End time: 12:14:08 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:08 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv 
-- Compiling package writeback_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 12:14:09 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg/controller_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:09 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg/controller_env_pkg.sv 
-- Compiling package controller_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl

Top level modules:
	--none--
End time: 12:14:10 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg/lc3_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:10 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg/lc3_env_pkg.sv 
-- Compiling package lc3_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl

Top level modules:
	--none--
End time: 12:14:11 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters/LC3_parameters_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:11 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters/LC3_parameters_pkg.sv 
-- Compiling package LC3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 12:14:12 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences/LC3_sequences_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:12 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences/LC3_sequences_pkg.sv 
-- Compiling package LC3_sequences_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package execute_env_pkg
-- Importing package memaccess_env_pkg
-- Importing package writeback_env_pkg
-- Importing package controller_env_pkg

Top level modules:
	--none--
End time: 12:14:13 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests/LC3_tests_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:13 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests/LC3_tests_pkg.sv 
-- Compiling package LC3_tests_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg

Top level modules:
	--none--
End time: 12:14:14 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/questa_mvc_src/sv +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hvl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:14 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/questa_mvc_src/sv" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hvl.f 
-- Compiling module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg

Top level modules:
	hvl_top
End time: 12:14:15 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hdl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:15 on Nov 29,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hdl.f 
-- Compiling module hdl_top
-- Importing package LC3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	hdl_top
End time: 12:14:16 on Nov 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vopt      hvl_top hdl_top    -o optimized_batch_top_tb
QuestaSim-64 vopt 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 12:14:16 on Nov 29,2025
vopt hvl_top hdl_top -o optimized_batch_top_tb 

Top level modules:
	hvl_top
	hdl_top

Analyzing design...
-- Loading module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg
-- Loading module hdl_top
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface fetch_in_if
-- Loading interface fetch_out_if
-- Loading interface decode_in_if
-- Loading interface decode_out_if
-- Loading interface execute_in_if
-- Loading interface execute_out_if
-- Loading interface memaccess_in_if
-- Loading interface memaccess_out_if
-- Loading interface writeback_in_if
-- Loading interface writeback_out_if
-- Loading interface controller_in_if
-- Loading interface controller_out_if
-- Loading interface imem_if
-- Loading interface dmem_if
-- Loading interface fetch_in_monitor_bfm
-- Loading interface fetch_in_driver_bfm
-- Loading interface fetch_out_monitor_bfm
-- Loading interface fetch_out_driver_bfm
-- Loading interface decode_in_monitor_bfm
-- Loading interface decode_in_driver_bfm
-- Loading interface decode_out_monitor_bfm
-- Loading interface decode_out_driver_bfm
-- Loading interface execute_in_monitor_bfm
-- Loading interface execute_in_driver_bfm
-- Loading interface execute_out_monitor_bfm
-- Loading interface execute_out_driver_bfm
-- Loading interface memaccess_in_monitor_bfm
-- Loading interface memaccess_in_driver_bfm
-- Loading interface memaccess_out_monitor_bfm
-- Loading interface memaccess_out_driver_bfm
-- Loading interface writeback_in_monitor_bfm
-- Loading interface writeback_in_driver_bfm
-- Loading interface writeback_out_monitor_bfm
-- Loading interface writeback_out_driver_bfm
-- Loading interface controller_in_monitor_bfm
-- Loading interface controller_in_driver_bfm
-- Loading interface controller_out_monitor_bfm
-- Loading interface controller_out_driver_bfm
-- Loading interface imem_monitor_bfm
-- Loading interface imem_driver_bfm
-- Loading interface dmem_monitor_bfm
-- Loading interface dmem_driver_bfm
-- Loading module LC3
-- Loading module Fetch
-- Loading module Decode
-- Loading module Execute
-- Loading module ALU
-- Loading module extension
-- Loading module MemAccess
-- Loading module Writeback
-- Loading module RegFile
-- Loading module Controller_Pipeline
Optimizing 169 design-units (inlining 10/42 module instances):
-- Optimizing interface dmem_if(fast)
-- Optimizing interface imem_if(fast)
-- Optimizing interface controller_out_if(fast)
-- Optimizing interface controller_in_if(fast)
-- Optimizing interface writeback_out_if(fast)
-- Optimizing interface writeback_in_if(fast)
-- Optimizing interface memaccess_out_if(fast)
-- Optimizing interface memaccess_in_if(fast)
-- Optimizing interface execute_out_if(fast)
-- Optimizing interface execute_in_if(fast)
-- Optimizing interface decode_out_if(fast)
-- Optimizing interface decode_in_if(fast)
-- Optimizing interface fetch_out_if(fast)
-- Optimizing interface fetch_in_if(fast)
-- Optimizing package fetch_in_pkg_hdl(fast)
-- Optimizing package fetch_in_if_sv_unit(fast)
-- Optimizing package fetch_out_pkg_hdl(fast)
-- Optimizing package fetch_out_if_sv_unit(fast)
-- Optimizing package decode_in_if_sv_unit(fast)
-- Optimizing package decode_out_if_sv_unit(fast)
-- Optimizing package execute_in_if_sv_unit(fast)
-- Optimizing package execute_out_pkg_hdl(fast)
-- Optimizing package execute_out_if_sv_unit(fast)
-- Optimizing package memaccess_in_if_sv_unit(fast)
-- Optimizing package memaccess_out_if_sv_unit(fast)
-- Optimizing package writeback_in_pkg_hdl(fast)
-- Optimizing package writeback_in_if_sv_unit(fast)
-- Optimizing package writeback_out_pkg_hdl(fast)
-- Optimizing package writeback_out_if_sv_unit(fast)
-- Optimizing package controller_in_pkg_hdl(fast)
-- Optimizing package controller_in_if_sv_unit(fast)
-- Optimizing package controller_out_pkg_hdl(fast)
-- Optimizing package controller_out_if_sv_unit(fast)
-- Optimizing package imem_pkg_hdl(fast)
-- Optimizing package imem_if_sv_unit(fast)
-- Optimizing package dmem_pkg_hdl(fast)
-- Optimizing package dmem_if_sv_unit(fast)
-- Optimizing package fetch_in_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_in_driver_bfm_sv_unit(fast)
-- Optimizing package fetch_out_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_out_driver_bfm_sv_unit(fast)
-- Optimizing package decode_in_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_in_driver_bfm_sv_unit(fast)
-- Optimizing package decode_out_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_out_driver_bfm_sv_unit(fast)
-- Optimizing package execute_in_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_in_driver_bfm_sv_unit(fast)
-- Optimizing package execute_out_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_out_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_driver_bfm_sv_unit(fast)
-- Optimizing module hvl_top(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uvmf_base_pkg(fast)
-- Optimizing package decode_out_pkg(fast)
-- Optimizing package execute_in_pkg(fast)
-- Optimizing package execute_out_pkg(fast)
-- Optimizing package writeback_in_pkg(fast)
-- Optimizing package controller_in_pkg(fast)
-- Optimizing package controller_out_pkg(fast)
-- Optimizing package imem_pkg(fast)
-- Optimizing interface execute_in_monitor_bfm(fast__1)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package uvmf_base_pkg_hdl(fast)
-- Optimizing package LC3_parameters_pkg(fast)
-- Optimizing package decode_in_pkg_hdl(fast)
-- Optimizing package decode_out_pkg_hdl(fast)
-- Optimizing package execute_in_pkg_hdl(fast)
-- Optimizing package memaccess_in_pkg_hdl(fast)
-- Optimizing package memaccess_out_pkg_hdl(fast)
-- Optimizing package LC3_tests_pkg(fast)
-- Inlining interface decode_in_if(fast__1)
-- Optimizing module hdl_top(fast)
-- Optimizing interface controller_out_monitor_bfm(fast__1)
-- Optimizing interface execute_out_monitor_bfm(fast__1)
-- Optimizing interface writeback_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_driver_bfm(fast__1)
-- Optimizing interface controller_in_monitor_bfm(fast__1)
-- Optimizing interface decode_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_in_monitor_bfm(fast__1)
-- Optimizing interface imem_driver_bfm(fast__1)
-- Optimizing interface dmem_monitor_bfm(fast__1)
-- Optimizing interface fetch_in_monitor_bfm(fast__1)
-- Optimizing interface decode_in_monitor_bfm(fast__1)
-- Optimizing interface imem_monitor_bfm(fast__1)
-- Optimizing interface fetch_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_out_monitor_bfm(fast__1)
-- Optimizing interface writeback_out_monitor_bfm(fast__1)
-- Optimizing interface execute_in_if(fast__1)
-- Optimizing interface execute_out_if(fast__1)
-- Optimizing interface controller_out_if(fast__1)
-- Optimizing interface writeback_in_if(fast__1)
-- Optimizing interface controller_in_if(fast__1)
-- Optimizing interface decode_out_if(fast__1)
-- Optimizing interface memaccess_in_if(fast__1)
-- Optimizing interface memaccess_out_if(fast__1)
-- Optimizing interface dmem_if(fast__1)
-- Optimizing interface fetch_in_if(fast__1)
-- Optimizing interface imem_if(fast__1)
-- Optimizing interface fetch_out_if(fast__1)
-- Optimizing interface writeback_out_if(fast__1)
-- Optimizing package writeback_in_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_in_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_out_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_out_driver_bfm_sv_unit(fast)
-- Optimizing package controller_in_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_in_driver_bfm_sv_unit(fast)
-- Optimizing package controller_out_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_out_driver_bfm_sv_unit(fast)
-- Optimizing package imem_monitor_bfm_sv_unit(fast)
-- Optimizing package imem_driver_bfm_sv_unit(fast)
-- Optimizing package dmem_monitor_bfm_sv_unit(fast)
-- Optimizing package dmem_driver_bfm_sv_unit(fast)
-- Optimizing interface dmem_monitor_bfm(fast)
-- Optimizing interface dmem_driver_bfm(fast)
-- Optimizing interface imem_monitor_bfm(fast)
-- Optimizing interface imem_driver_bfm(fast)
-- Optimizing interface controller_out_monitor_bfm(fast)
-- Optimizing interface controller_out_driver_bfm(fast)
-- Optimizing interface controller_in_monitor_bfm(fast)
-- Optimizing interface controller_in_driver_bfm(fast)
-- Optimizing interface writeback_out_monitor_bfm(fast)
-- Optimizing interface writeback_out_driver_bfm(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast)
-- Optimizing interface writeback_in_driver_bfm(fast)
-- Optimizing interface memaccess_out_monitor_bfm(fast)
-- Optimizing interface memaccess_out_driver_bfm(fast)
-- Optimizing interface memaccess_in_monitor_bfm(fast)
-- Optimizing interface memaccess_in_driver_bfm(fast)
-- Optimizing interface execute_out_monitor_bfm(fast)
-- Optimizing interface execute_out_driver_bfm(fast)
-- Optimizing interface execute_in_monitor_bfm(fast)
-- Optimizing interface execute_in_driver_bfm(fast)
-- Optimizing interface decode_out_monitor_bfm(fast)
-- Optimizing interface decode_out_driver_bfm(fast)
-- Optimizing interface decode_in_monitor_bfm(fast)
-- Optimizing interface decode_in_driver_bfm(fast)
-- Optimizing interface fetch_out_monitor_bfm(fast)
-- Optimizing interface fetch_out_driver_bfm(fast)
-- Optimizing interface fetch_in_monitor_bfm(fast)
-- Optimizing interface fetch_in_driver_bfm(fast)
-- Optimizing package fetch_in_pkg(fast)
-- Optimizing package fetch_out_pkg(fast)
-- Optimizing package decode_in_pkg(fast)
-- Optimizing package memaccess_in_pkg(fast)
-- Optimizing package memaccess_out_pkg(fast)
-- Optimizing package writeback_out_pkg(fast)
-- Optimizing package dmem_pkg(fast)
-- Optimizing package lc3_prediction_pkg(fast)
-- Optimizing package fetch_env_pkg(fast)
-- Optimizing package decode_env_pkg(fast)
-- Optimizing package execute_env_pkg(fast)
-- Optimizing package memaccess_env_pkg(fast)
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
-- Optimizing package writeback_env_pkg(fast)
-- Optimizing package controller_env_pkg(fast)
-- Optimizing package lc3_env_pkg(fast)
-- Optimizing package LC3_sequences_pkg(fast)
-- Inlining module Fetch(fast)
-- Inlining module Decode(fast)
-- Inlining module ALU(fast)
-- Inlining module extension(fast)
-- Inlining module Execute(fast)
-- Inlining module MemAccess(fast)
-- Inlining module RegFile(fast)
-- Inlining module Writeback(fast)
-- Inlining module Controller_Pipeline(fast)
-- Optimizing module LC3(fast)
Optimized design name is optimized_batch_top_tb
End time: 12:14:32 on Nov 29,2025, Elapsed time: 0:00:16
Errors: 0, Warnings: 2
vopt    +acc   hvl_top hdl_top    -o optimized_debug_top_tb
QuestaSim-64 vopt 2025.1_1 Compiler 2025.02 Feb 13 2025
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
Start time: 12:14:32 on Nov 29,2025
vopt "+acc" hvl_top hdl_top -o optimized_debug_top_tb 

Top level modules:
	hvl_top
	hdl_top

Analyzing design...
-- Loading module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg
-- Loading module hdl_top
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface fetch_in_if
-- Loading interface fetch_out_if
-- Loading interface decode_in_if
-- Loading interface decode_out_if
-- Loading interface execute_in_if
-- Loading interface execute_out_if
-- Loading interface memaccess_in_if
-- Loading interface memaccess_out_if
-- Loading interface writeback_in_if
-- Loading interface writeback_out_if
-- Loading interface controller_in_if
-- Loading interface controller_out_if
-- Loading interface imem_if
-- Loading interface dmem_if
-- Loading interface fetch_in_monitor_bfm
-- Loading interface fetch_in_driver_bfm
-- Loading interface fetch_out_monitor_bfm
-- Loading interface fetch_out_driver_bfm
-- Loading interface decode_in_monitor_bfm
-- Loading interface decode_in_driver_bfm
-- Loading interface decode_out_monitor_bfm
-- Loading interface decode_out_driver_bfm
-- Loading interface execute_in_monitor_bfm
-- Loading interface execute_in_driver_bfm
-- Loading interface execute_out_monitor_bfm
-- Loading interface execute_out_driver_bfm
-- Loading interface memaccess_in_monitor_bfm
-- Loading interface memaccess_in_driver_bfm
-- Loading interface memaccess_out_monitor_bfm
-- Loading interface memaccess_out_driver_bfm
-- Loading interface writeback_in_monitor_bfm
-- Loading interface writeback_in_driver_bfm
-- Loading interface writeback_out_monitor_bfm
-- Loading interface writeback_out_driver_bfm
-- Loading interface controller_in_monitor_bfm
-- Loading interface controller_in_driver_bfm
-- Loading interface controller_out_monitor_bfm
-- Loading interface controller_out_driver_bfm
-- Loading interface imem_monitor_bfm
-- Loading interface imem_driver_bfm
-- Loading interface dmem_monitor_bfm
-- Loading interface dmem_driver_bfm
-- Loading module LC3
-- Loading module Fetch
-- Loading module Decode
-- Loading module Execute
-- Loading module ALU
-- Loading module extension
-- Loading module MemAccess
-- Loading module Writeback
-- Loading module RegFile
-- Loading module Controller_Pipeline
Optimizing 169 design-units (inlining 0/42 module instances):
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package LC3_parameters_pkg(fast)
-- Optimizing package fetch_in_pkg_hdl(fast)
-- Optimizing package fetch_in_if_sv_unit(fast)
-- Optimizing package fetch_out_pkg_hdl(fast)
-- Optimizing package fetch_out_if_sv_unit(fast)
-- Optimizing package decode_in_if_sv_unit(fast)
-- Optimizing package decode_out_if_sv_unit(fast)
-- Optimizing package execute_in_pkg_hdl(fast)
-- Optimizing package execute_in_if_sv_unit(fast)
-- Optimizing package execute_out_pkg_hdl(fast)
-- Optimizing package execute_out_if_sv_unit(fast)
-- Optimizing package memaccess_in_pkg_hdl(fast)
-- Optimizing package memaccess_in_if_sv_unit(fast)
-- Optimizing package memaccess_out_pkg_hdl(fast)
-- Optimizing package memaccess_out_if_sv_unit(fast)
-- Optimizing package writeback_in_pkg_hdl(fast)
-- Optimizing package writeback_in_if_sv_unit(fast)
-- Optimizing package writeback_out_pkg_hdl(fast)
-- Optimizing package writeback_out_if_sv_unit(fast)
-- Optimizing package controller_in_pkg_hdl(fast)
-- Optimizing package controller_in_if_sv_unit(fast)
-- Optimizing package controller_out_pkg_hdl(fast)
-- Optimizing package controller_out_if_sv_unit(fast)
-- Optimizing package imem_pkg_hdl(fast)
-- Optimizing package imem_if_sv_unit(fast)
-- Optimizing package dmem_pkg_hdl(fast)
-- Optimizing package dmem_if_sv_unit(fast)
-- Optimizing package fetch_in_monitor_bfm_sv_unit(fast)
-- Optimizing interface decode_out_if(fast__1)
-- Optimizing interface memaccess_in_if(fast__1)
-- Optimizing interface memaccess_out_if(fast__1)
-- Optimizing interface dmem_if(fast__1)
-- Optimizing interface fetch_in_if(fast__1)
-- Optimizing interface decode_in_if(fast__1)
-- Optimizing interface imem_if(fast__1)
-- Optimizing interface fetch_out_if(fast__1)
-- Optimizing interface writeback_out_if(fast__1)
-- Optimizing module hvl_top(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uvmf_base_pkg(fast)
-- Optimizing package execute_in_pkg(fast)
-- Optimizing package execute_out_pkg(fast)
-- Optimizing package writeback_in_pkg(fast)
-- Optimizing package controller_in_pkg(fast)
-- Optimizing package controller_out_pkg(fast)
-- Optimizing package imem_pkg(fast)
-- Optimizing package dmem_pkg(fast)
-- Optimizing package fetch_in_driver_bfm_sv_unit(fast)
-- Optimizing package fetch_out_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_out_driver_bfm_sv_unit(fast)
-- Optimizing package decode_in_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_in_driver_bfm_sv_unit(fast)
-- Optimizing package decode_out_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_out_driver_bfm_sv_unit(fast)
-- Optimizing package execute_in_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_in_driver_bfm_sv_unit(fast)
-- Optimizing package execute_out_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_out_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_in_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_in_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_out_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_out_driver_bfm_sv_unit(fast)
-- Optimizing package controller_in_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_in_driver_bfm_sv_unit(fast)
-- Optimizing package controller_out_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_out_driver_bfm_sv_unit(fast)
-- Optimizing package imem_monitor_bfm_sv_unit(fast)
-- Optimizing package imem_driver_bfm_sv_unit(fast)
-- Optimizing package dmem_monitor_bfm_sv_unit(fast)
-- Optimizing package dmem_driver_bfm_sv_unit(fast)
-- Optimizing interface dmem_monitor_bfm(fast)
-- Optimizing interface dmem_driver_bfm(fast)
-- Optimizing interface imem_monitor_bfm(fast)
-- Optimizing interface imem_driver_bfm(fast)
-- Optimizing interface controller_out_monitor_bfm(fast)
-- Optimizing interface controller_out_driver_bfm(fast)
-- Optimizing interface controller_in_monitor_bfm(fast)
-- Optimizing interface controller_in_driver_bfm(fast)
-- Optimizing interface writeback_out_monitor_bfm(fast)
-- Optimizing interface writeback_out_driver_bfm(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast)
-- Optimizing interface writeback_in_driver_bfm(fast)
-- Optimizing interface memaccess_out_monitor_bfm(fast)
-- Optimizing interface memaccess_out_driver_bfm(fast)
-- Optimizing interface memaccess_in_monitor_bfm(fast)
-- Optimizing interface memaccess_in_driver_bfm(fast)
-- Optimizing interface execute_out_monitor_bfm(fast)
-- Optimizing interface execute_out_driver_bfm(fast)
-- Optimizing interface execute_in_monitor_bfm(fast)
-- Optimizing interface execute_in_driver_bfm(fast)
-- Optimizing interface decode_out_monitor_bfm(fast)
-- Optimizing interface decode_out_driver_bfm(fast)
-- Optimizing interface decode_in_monitor_bfm(fast)
-- Optimizing interface decode_in_driver_bfm(fast)
-- Optimizing interface fetch_out_monitor_bfm(fast)
-- Optimizing interface fetch_out_driver_bfm(fast)
-- Optimizing interface fetch_in_monitor_bfm(fast)
-- Optimizing interface fetch_in_driver_bfm(fast)
-- Optimizing interface dmem_if(fast)
-- Optimizing interface imem_if(fast)
-- Optimizing interface controller_out_if(fast)
-- Optimizing interface controller_in_if(fast)
-- Optimizing interface writeback_out_if(fast)
-- Optimizing interface writeback_in_if(fast)
-- Optimizing interface memaccess_out_if(fast)
-- Optimizing interface memaccess_in_if(fast)
-- Optimizing interface execute_out_if(fast)
-- Optimizing interface execute_in_if(fast)
-- Optimizing interface decode_out_if(fast)
-- Optimizing interface decode_in_if(fast)
-- Optimizing interface fetch_out_if(fast)
-- Optimizing interface fetch_in_if(fast)
-- Optimizing package uvmf_base_pkg_hdl(fast)
-- Optimizing package decode_in_pkg_hdl(fast)
-- Optimizing package decode_out_pkg_hdl(fast)
-- Optimizing package LC3_tests_pkg(fast)
-- Optimizing module Controller_Pipeline(fast)
-- Optimizing module hdl_top(fast)
-- Optimizing module Execute(fast)
-- Optimizing interface execute_in_monitor_bfm(fast__1)
-- Optimizing interface execute_out_monitor_bfm(fast__1)
-- Optimizing module Decode(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_driver_bfm(fast__1)
-- Optimizing interface controller_in_monitor_bfm(fast__1)
-- Optimizing interface decode_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_in_monitor_bfm(fast__1)
-- Optimizing interface imem_driver_bfm(fast__1)
-- Optimizing interface dmem_monitor_bfm(fast__1)
-- Optimizing interface fetch_in_monitor_bfm(fast__1)
-- Optimizing interface decode_in_monitor_bfm(fast__1)
-- Optimizing interface imem_monitor_bfm(fast__1)
-- Optimizing interface fetch_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_out_monitor_bfm(fast__1)
-- Optimizing interface writeback_out_monitor_bfm(fast__1)
-- Optimizing module LC3(fast)
-- Optimizing module RegFile(fast)
-- Optimizing module Writeback(fast)
-- Optimizing module MemAccess(fast)
-- Optimizing module ALU(fast)
-- Optimizing module Fetch(fast)
-- Optimizing module extension(fast)
-- Optimizing interface execute_in_if(fast__1)
-- Optimizing interface execute_out_if(fast__1)
-- Optimizing interface controller_out_if(fast__1)
-- Optimizing interface writeback_in_if(fast__1)
-- Optimizing interface controller_in_if(fast__1)
-- Optimizing package fetch_in_pkg(fast)
-- Optimizing package fetch_out_pkg(fast)
-- Optimizing package decode_in_pkg(fast)
-- Optimizing package decode_out_pkg(fast)
-- Optimizing package memaccess_in_pkg(fast)
-- Optimizing package memaccess_out_pkg(fast)
-- Optimizing package writeback_out_pkg(fast)
-- Optimizing package lc3_prediction_pkg(fast)
-- Optimizing package fetch_env_pkg(fast)
-- Optimizing package decode_env_pkg(fast)
-- Optimizing package execute_env_pkg(fast)
-- Optimizing package memaccess_env_pkg(fast)
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
-- Optimizing package writeback_env_pkg(fast)
-- Optimizing package controller_env_pkg(fast)
-- Optimizing package lc3_env_pkg(fast)
-- Optimizing package LC3_sequences_pkg(fast)
-- Optimizing interface controller_out_monitor_bfm(fast__1)
Optimized design name is optimized_debug_top_tb
End time: 12:14:50 on Nov 29,2025, Elapsed time: 0:00:18
Errors: 0, Warnings: 3
vsim -c    -sv_seed random +UVM_TESTNAME=lc3_alu_add_test +UVM_VERBOSITY=UVM_HIGH -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase  -uvmcontrol=none  -printsimstats    -do " coverage save -onexit lc3_alu_add_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2025.1_1

# vsim -c -sv_seed random "+UVM_TESTNAME=lc3_alu_add_test" "+UVM_VERBOSITY=UVM_HIGH" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit lc3_alu_add_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 12:14:53 on Nov 29,2025
# //  Questa Sim-64
# //  Version 2025.1_1 linux_x86_64 Feb 13 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.controller_in_driver_bfm(fast)
# Loading work.controller_in_monitor_bfm(fast)
# Loading work.controller_out_driver_bfm(fast)
# Loading work.controller_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.controller_out_pkg_hdl(fast)
# Loading work.controller_out_pkg(fast)
# Loading work.controller_in_pkg_hdl(fast)
# Loading work.controller_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.controller_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.LC3_parameters_pkg(fast)
# Loading work.LC3_sequences_pkg(fast)
# Loading work.LC3_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.controller_in_if_sv_unit(fast)
# Loading work.controller_in_if(fast__1)
# Loading work.controller_out_if_sv_unit(fast)
# Loading work.controller_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.controller_in_monitor_bfm_sv_unit(fast)
# Loading work.controller_in_monitor_bfm(fast__1)
# Loading work.controller_out_monitor_bfm_sv_unit(fast)
# Loading work.controller_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 1354963334
#  coverage save -onexit lc3_alu_add_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.4_2
# //  (C) 2013-2024 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test lc3_alu_add_test...
# UVM_INFO @ 0.000ns: uvm_test_top [lc3_alu_add_test] Harry-> alu_add_seq overridding seq(base)...
# Harry-> build_phase is called
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# 
#### Factory Configuration (*)
# 
# No instance overrides are registered with this factory
# 
# Type Overrides:
# 
#   Requested Type           Override Type                  
#   -----------------------  -------------------------------
#   imem_responder_sequence  imem_responder_alu_add_sequence
# 
# All types registered with the factory: 267 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   LC3_bench_sequence_base
#   controller_env_configuration
#   controller_environment
#   controller_in2reg_adapter
#   controller_in_agent
#   controller_in_configuration
#   controller_in_driver
#   controller_in_monitor
#   controller_in_random_sequence
#   controller_in_responder_sequence
#   controller_in_sequence_base
#   controller_in_transaction
#   controller_in_transaction_coverage
#   controller_out2reg_adapter
#   controller_out_agent
#   controller_out_configuration
#   controller_out_driver
#   controller_out_monitor
#   controller_out_random_sequence
#   controller_out_responder_sequence
#   controller_out_sequence_base
#   controller_out_transaction
#   controller_out_transaction_coverage
#   decode_env_configuration
#   decode_environment
#   decode_in2reg_adapter
#   decode_in_agent
#   decode_in_configuration
#   decode_in_driver
#   decode_in_monitor
#   decode_in_random_sequence
#   decode_in_responder_sequence
#   decode_in_sequence_base
#   decode_in_transaction
#   decode_in_transaction_coverage
#   decode_out2reg_adapter
#   decode_out_agent
#   decode_out_configuration
#   decode_out_driver
#   decode_out_monitor
#   decode_out_random_sequence
#   decode_out_responder_sequence
#   decode_out_sequence_base
#   decode_out_transaction
#   decode_out_transaction_coverage
#   dmem2reg_adapter
#   dmem_agent
#   dmem_configuration
#   dmem_driver
#   dmem_monitor
#   dmem_random_sequence
#   dmem_responder_sequence
#   dmem_sequence_base
#   dmem_transaction
#   dmem_transaction_coverage
#   example_derived_test
#   example_derived_test_sequence
#   execute_env_configuration
#   execute_environment
#   execute_in2reg_adapter
#   execute_in_agent
#   execute_in_configuration
#   execute_in_driver
#   execute_in_monitor
#   execute_in_random_sequence
#   execute_in_responder_sequence
#   execute_in_sequence_base
#   execute_in_transaction
#   execute_in_transaction_coverage
#   execute_out2reg_adapter
#   execute_out_agent
#   execute_out_configuration
#   execute_out_driver
#   execute_out_monitor
#   execute_out_random_sequence
#   execute_out_responder_sequence
#   execute_out_sequence_base
#   execute_out_transaction
#   execute_out_transaction_coverage
#   fetch_env_configuration
#   fetch_environment
#   fetch_in2reg_adapter
#   fetch_in_agent
#   fetch_in_configuration
#   fetch_in_driver
#   fetch_in_monitor
#   fetch_in_random_sequence
#   fetch_in_responder_sequence
#   fetch_in_sequence_base
#   fetch_in_transaction
#   fetch_in_transaction_coverage
#   fetch_out2reg_adapter
#   fetch_out_agent
#   fetch_out_configuration
#   fetch_out_driver
#   fetch_out_monitor
#   fetch_out_random_sequence
#   fetch_out_responder_sequence
#   fetch_out_sequence_base
#   fetch_out_transaction
#   fetch_out_transaction_coverage
#   imem2reg_adapter
#   imem_agent
#   imem_alu_sequence
#   imem_alu_transaction
#   imem_configuration
#   imem_driver
#   imem_monitor
#   imem_random_sequence
#   imem_responder_alu_add_sequence
#   imem_responder_mem_ldr_sequence
#   imem_responder_sequence
#   imem_sequence_base
#   imem_transaction
#   imem_transaction_coverage
#   lc3_alu_add_test
#   lc3_alu_test
#   lc3_env_configuration
#   lc3_environment
#   lc3_ldr_test
#   memaccess_env_configuration
#   memaccess_environment
#   memaccess_in2reg_adapter
#   memaccess_in_agent
#   memaccess_in_configuration
#   memaccess_in_driver
#   memaccess_in_monitor
#   memaccess_in_random_sequence
#   memaccess_in_responder_sequence
#   memaccess_in_sequence_base
#   memaccess_in_transaction
#   memaccess_in_transaction_coverage
#   memaccess_out2reg_adapter
#   memaccess_out_agent
#   memaccess_out_configuration
#   memaccess_out_driver
#   memaccess_out_monitor
#   memaccess_out_random_sequence
#   memaccess_out_responder_sequence
#   memaccess_out_sequence_base
#   memaccess_out_transaction
#   memaccess_out_transaction_coverage
#   questa_uvm_recorder
#   register_test
#   register_test_sequence
#   test_top
#   writeback_env_configuration
#   writeback_environment
#   writeback_in2reg_adapter
#   writeback_in_agent
#   writeback_in_configuration
#   writeback_in_driver
#   writeback_in_monitor
#   writeback_in_random_sequence
#   writeback_in_responder_sequence
#   writeback_in_sequence_base
#   writeback_in_transaction
#   writeback_in_transaction_coverage
#   writeback_out2reg_adapter
#   writeback_out_agent
#   writeback_out_configuration
#   writeback_out_driver
#   writeback_out_monitor
#   writeback_out_random_sequence
#   writeback_out_responder_sequence
#   writeback_out_sequence_base
#   writeback_out_transaction
#   writeback_out_transaction_coverage
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO @ 0.000ns: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------------------------------------------------
# Name                                         Type                                                  Size  Value
# --------------------------------------------------------------------------------------------------------------
# uvm_test_top                                 lc3_alu_add_test                                      -     @537 
#   environment                                lc3_environment                                       -     @627 
#     controller_env                           controller_environment                                -     @760 
#       controller_in_agent                    controller_in_agent                                   -     @890 
#         controller_in_agent_monitor          controller_in_monitor                                 -     @1045
#           monitored_ap                       uvm_analysis_port                                     -     @1060
#         monitored_ap                         uvm_analysis_port                                     -     @1052
#       controller_out_agent                   controller_out_agent                                  -     @897 
#         controller_out_agent_monitor         controller_out_monitor                                -     @1070
#           monitored_ap                       uvm_analysis_port                                     -     @1085
#         monitored_ap                         uvm_analysis_port                                     -     @1077
#       controller_pred                        uvm_component                                         -     @904 
#         analysis_export                      uvm_analysis_imp_analysis_export                      -     @1093
#         analysis_port                        uvm_analysis_port                                     -     @1101
#       controller_scoreboard                  uvm_scoreboard                                        -     @911 
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @926 
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @918 
#       vsqr                                   uvm_sequencer                                         -     @934 
#         rsp_export                           uvm_analysis_export                                   -     @941 
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1035
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     decode_env                               decode_environment                                    -     @732 
#       dec_in_agent                           decode_in_agent                                       -     @1116
#         dec_in_agent_monitor                 decode_in_monitor                                     -     @1271
#           monitored_ap                       uvm_analysis_port                                     -     @1286
#         monitored_ap                         uvm_analysis_port                                     -     @1278
#       dec_out_agent                          decode_out_agent                                      -     @1123
#         dec_out_agent_monitor                decode_out_monitor                                    -     @1296
#           monitored_ap                       uvm_analysis_port                                     -     @1311
#         monitored_ap                         uvm_analysis_port                                     -     @1303
#       pred                                   uvm_component                                         -     @1130
#         decode_in_ae                         uvm_analysis_imp_decode_in_ae                         -     @1319
#         decode_out_ap                        uvm_analysis_port                                     -     @1327
#       scbd                                   uvm_scoreboard                                        -     @1137
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @1152
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @1144
#       vsqr                                   uvm_sequencer                                         -     @1160
#         rsp_export                           uvm_analysis_export                                   -     @1167
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1261
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     dmem_agent                               dmem_agent                                            -     @774 
#       dmem_agent_driver                      dmem_driver                                           -     @1471
#         rsp_port                             uvm_analysis_port                                     -     @1486
#         seq_item_port                        uvm_seq_item_pull_port                                -     @1478
#       dmem_agent_monitor                     dmem_monitor                                          -     @1344
#         monitored_ap                         uvm_analysis_port                                     -     @1494
#       monitored_ap                           uvm_analysis_port                                     -     @1351
#       sequencer                              uvm_sequencer                                         -     @1359
#         rsp_export                           uvm_analysis_export                                   -     @1366
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1460
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     execute_env                              execute_environment                                   -     @739 
#       exe_in_agent                           execute_in_agent                                      -     @1507
#         exe_in_agent_monitor                 execute_in_monitor                                    -     @1662
#           monitored_ap                       uvm_analysis_port                                     -     @1677
#         monitored_ap                         uvm_analysis_port                                     -     @1669
#       exe_out_agent                          execute_out_agent                                     -     @1514
#         exe_out_agent_monitor                execute_out_monitor                                   -     @1687
#           monitored_ap                       uvm_analysis_port                                     -     @1702
#         monitored_ap                         uvm_analysis_port                                     -     @1694
#       exe_pred                               uvm_component                                         -     @1521
#         execute_ae                           uvm_analysis_imp_execute_ae                           -     @1710
#         execute_ap                           uvm_analysis_port                                     -     @1718
#       exe_scoreboard                         uvm_scoreboard                                        -     @1528
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @1543
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @1535
#       vsqr                                   uvm_sequencer                                         -     @1551
#         rsp_export                           uvm_analysis_export                                   -     @1558
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1652
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     fetch_env                                fetch_environment                                     -     @725 
#       fetch_in_agent                         fetch_in_agent                                        -     @1733
#         fetch_in_agent_monitor               fetch_in_monitor                                      -     @1888
#           monitored_ap                       uvm_analysis_port                                     -     @1903
#         monitored_ap                         uvm_analysis_port                                     -     @1895
#       fetch_out_agent                        fetch_out_agent                                       -     @1740
#         fetch_out_agent_monitor              fetch_out_monitor                                     -     @1913
#           monitored_ap                       uvm_analysis_port                                     -     @1928
#         monitored_ap                         uvm_analysis_port                                     -     @1920
#       fetch_predictor                        uvm_component                                         -     @1747
#         analysis_export                      uvm_analysis_imp_analysis_export                      -     @1936
#         analysis_port                        uvm_analysis_port                                     -     @1944
#       fetch_scoreboard                       uvm_scoreboard                                        -     @1754
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @1769
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @1761
#       vsqr                                   uvm_sequencer                                         -     @1777
#         rsp_export                           uvm_analysis_export                                   -     @1784
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1878
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     imem_agent                               imem_agent                                            -     @767 
#       imem_agent_driver                      imem_driver                                           -     @2088
#         rsp_port                             uvm_analysis_port                                     -     @2103
#         seq_item_port                        uvm_seq_item_pull_port                                -     @2095
#       imem_agent_monitor                     imem_monitor                                          -     @1961
#         monitored_ap                         uvm_analysis_port                                     -     @2111
#       monitored_ap                           uvm_analysis_port                                     -     @1968
#       sequencer                              uvm_sequencer                                         -     @1976
#         rsp_export                           uvm_analysis_export                                   -     @1983
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @2077
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     memaccess_env                            memaccess_environment                                 -     @746 
#       memaccess_in_agt                       memaccess_in_agent                                    -     @2124
#         memaccess_in_agt_monitor             memaccess_in_monitor                                  -     @2279
#           monitored_ap                       uvm_analysis_port                                     -     @2294
#         monitored_ap                         uvm_analysis_port                                     -     @2286
#       memaccess_out_agt                      memaccess_out_agent                                   -     @2131
#         memaccess_out_agt_monitor            memaccess_out_monitor                                 -     @2304
#           monitored_ap                       uvm_analysis_port                                     -     @2319
#         monitored_ap                         uvm_analysis_port                                     -     @2311
#       memaccess_predictor                    uvm_component                                         -     @2138
#         memaccess_analysis_predictor_export  uvm_analysis_imp_memaccess_analysis_predictor_export  -     @2327
#         memaccess_analysis_predictor_port    uvm_analysis_port                                     -     @2335
#       memaccess_sb                           uvm_scoreboard                                        -     @2145
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @2160
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @2152
#       vsqr                                   uvm_sequencer                                         -     @2168
#         rsp_export                           uvm_analysis_export                                   -     @2175
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @2269
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     vsqr                                     uvm_sequencer                                         -     @781 
#       rsp_export                             uvm_analysis_export                                   -     @788 
#       seq_item_export                        uvm_seq_item_pull_imp                                 -     @882 
#       arbitration_queue                      array                                                 0     -    
#       lock_queue                             array                                                 0     -    
#       num_last_reqs                          integral                                              32    'd1  
#       num_last_rsps                          integral                                              32    'd1  
#     writeback_env                            writeback_environment                                 -     @753 
#       vsqr                                   uvm_sequencer                                         -     @2399
#         rsp_export                           uvm_analysis_export                                   -     @2406
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @2500
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#       writeback_in_agent                     writeback_in_agent                                    -     @2355
#         monitored_ap                         uvm_analysis_port                                     -     @2522
#         writeback_in_agent_monitor           writeback_in_monitor                                  -     @2515
#           monitored_ap                       uvm_analysis_port                                     -     @2530
#       writeback_out_agent                    writeback_out_agent                                   -     @2362
#         monitored_ap                         uvm_analysis_port                                     -     @2547
#         writeback_out_agent_monitor          writeback_out_monitor                                 -     @2540
#           monitored_ap                       uvm_analysis_port                                     -     @2555
#       writeback_pred                         uvm_component                                         -     @2369
#         writeback_in_agent_ae                uvm_analysis_imp_writeback_in_agent_ae                -     @2563
#         writeback_sb_ap                      uvm_analysis_port                                     -     @2571
#       writeback_sb                           uvm_scoreboard                                        -     @2376
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @2391
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @2383
# --------------------------------------------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(339) @ 0.000ns: reporter [Questa UVM] End Of Elaboration
# UVM_INFO @ 0.000ns: uvm_test_top [ALU_ADD_TEST] ===== LC3 ALU ADD TEST START =====
# UVM_INFO @ 9.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 9.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 19.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 19.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 19.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000000 end_time:0x000000000000001d transaction_view_h:0x00000000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 29.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000000 end_time:0x000000000000001d transaction_view_h:0x00000000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000000 end_time:0x000000000000001d transaction_view_h:0x00000000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000000 end_time:0x000000000000001d transaction_view_h:0x00000000 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 29.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 39.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 39.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 39.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_ERROR @ 49.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] NO PREDICTED ENTRY TO COMPARE AGAINST:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 49.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 49.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 49.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000001d end_time:0x000000000000003b transaction_view_h:0x00000000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 59.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000001d end_time:0x000000000000003b transaction_view_h:0x00000000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000001d end_time:0x000000000000003b transaction_view_h:0x00000000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000001d end_time:0x000000000000003b transaction_view_h:0x00000000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 59.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 59.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 59.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 69.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 69.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 79.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 79.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 79.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000003b end_time:0x0000000000000059 transaction_view_h:0x00000000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 89.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000003b end_time:0x0000000000000059 transaction_view_h:0x00000000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000003b end_time:0x0000000000000059 transaction_view_h:0x00000000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000003b end_time:0x0000000000000059 transaction_view_h:0x00000000 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 89.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_ERROR @ 99.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] NO PREDICTED ENTRY TO COMPARE AGAINST:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 99.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 99.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 99.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 109.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 109.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000059 end_time:0x0000000000000077 transaction_view_h:0x00000000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 119.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000059 end_time:0x0000000000000077 transaction_view_h:0x00000000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000059 end_time:0x0000000000000077 transaction_view_h:0x00000000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000059 end_time:0x0000000000000077 transaction_view_h:0x00000000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 119.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 119.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 119.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 129.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 129.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 139.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 139.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 139.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000077 end_time:0x0000000000000095 transaction_view_h:0x00000000 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 149.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000077 end_time:0x0000000000000095 transaction_view_h:0x00000000 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000077 end_time:0x0000000000000095 transaction_view_h:0x00000000 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000077 end_time:0x0000000000000095 transaction_view_h:0x00000000 
# UVM_ERROR @ 149.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] NO PREDICTED ENTRY TO COMPARE AGAINST:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 149.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 159.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 159.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 159.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 169.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 169.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000095 end_time:0x00000000000000b3 transaction_view_h:0x00000000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 179.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000095 end_time:0x00000000000000b3 transaction_view_h:0x00000000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000095 end_time:0x00000000000000b3 transaction_view_h:0x00000000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000095 end_time:0x00000000000000b3 transaction_view_h:0x00000000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 179.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 179.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 179.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 189.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 189.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_ERROR @ 199.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] NO PREDICTED ENTRY TO COMPARE AGAINST:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 199.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 199.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 199.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000000b3 end_time:0x00000000000000d1 transaction_view_h:0x00000000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 209.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000000b3 end_time:0x00000000000000d1 transaction_view_h:0x00000000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000000b3 end_time:0x00000000000000d1 transaction_view_h:0x00000000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000000b3 end_time:0x00000000000000d1 transaction_view_h:0x00000000 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 209.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 209.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 219.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 219.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 219.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 219.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000000 end_time:0x00000000000000db transaction_view_h:0x00000000 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000000 end_time:0x00000000000000db transaction_view_h:0x00000000 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000000 end_time:0x00000000000000db transaction_view_h:0x00000000 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 219.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 229.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 229.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000db end_time:0x00000000000000e5 transaction_view_h:0x00000000 
# UVM_ERROR @ 229.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000db end_time:0x00000000000000e5 transaction_view_h:0x00000000 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000db end_time:0x00000000000000e5 transaction_view_h:0x00000000 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 229.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000000d1 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000000d1 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000000d1 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000000d1 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 239.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 239.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 239.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 239.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000e5 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_ERROR @ 239.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000e5 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000e5 end_time:0x00000000000000ef transaction_view_h:0x00000000 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 239.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 249.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000ef end_time:0x00000000000000f9 transaction_view_h:0x00000000 
# UVM_ERROR @ 249.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000ef end_time:0x00000000000000f9 transaction_view_h:0x00000000 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000ef end_time:0x00000000000000f9 transaction_view_h:0x00000000 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 249.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 259.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 259.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 259.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 259.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000f9 end_time:0x0000000000000103 transaction_view_h:0x00000000 
# UVM_ERROR @ 259.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000f9 end_time:0x0000000000000103 transaction_view_h:0x00000000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000f9 end_time:0x0000000000000103 transaction_view_h:0x00000000 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 259.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000000ef end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000000ef end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000000ef end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000000ef end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 269.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 269.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000103 end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_ERROR @ 269.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000103 end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000103 end_time:0x000000000000010d transaction_view_h:0x00000000 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 269.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 279.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 279.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 279.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 279.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000010d end_time:0x0000000000000117 transaction_view_h:0x00000000 
# UVM_ERROR @ 279.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000010d end_time:0x0000000000000117 transaction_view_h:0x00000000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000010d end_time:0x0000000000000117 transaction_view_h:0x00000000 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 279.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 289.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 289.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000117 end_time:0x0000000000000121 transaction_view_h:0x00000000 
# UVM_ERROR @ 289.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000117 end_time:0x0000000000000121 transaction_view_h:0x00000000 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000117 end_time:0x0000000000000121 transaction_view_h:0x00000000 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 289.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000010d end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000010d end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000010d end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000010d end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 299.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 299.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 299.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000121 end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_ERROR @ 299.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000121 end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000121 end_time:0x000000000000012b transaction_view_h:0x00000000 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 299.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 309.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 309.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000012b end_time:0x0000000000000135 transaction_view_h:0x00000000 
# UVM_ERROR @ 309.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000012b end_time:0x0000000000000135 transaction_view_h:0x00000000 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000012b end_time:0x0000000000000135 transaction_view_h:0x00000000 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 309.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 319.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 319.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 319.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 319.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000135 end_time:0x000000000000013f transaction_view_h:0x00000000 
# UVM_ERROR @ 319.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000135 end_time:0x000000000000013f transaction_view_h:0x00000000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000135 end_time:0x000000000000013f transaction_view_h:0x00000000 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 319.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000012b end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000012b end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000012b end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000012b end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 329.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 329.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000013f end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_ERROR @ 329.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000013f end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000013f end_time:0x0000000000000149 transaction_view_h:0x00000000 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 329.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 339.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 339.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 339.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 339.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000149 end_time:0x0000000000000153 transaction_view_h:0x00000000 
# UVM_ERROR @ 339.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000149 end_time:0x0000000000000153 transaction_view_h:0x00000000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000149 end_time:0x0000000000000153 transaction_view_h:0x00000000 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 339.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 349.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000153 end_time:0x000000000000015d transaction_view_h:0x00000000 
# UVM_ERROR @ 349.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000153 end_time:0x000000000000015d transaction_view_h:0x00000000 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000153 end_time:0x000000000000015d transaction_view_h:0x00000000 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 349.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000149 end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000149 end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000149 end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000149 end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 359.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 359.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 359.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 359.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000015d end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_ERROR @ 359.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000015d end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000015d end_time:0x0000000000000167 transaction_view_h:0x00000000 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 359.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 369.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 369.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000167 end_time:0x0000000000000171 transaction_view_h:0x00000000 
# UVM_ERROR @ 369.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000167 end_time:0x0000000000000171 transaction_view_h:0x00000000 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000167 end_time:0x0000000000000171 transaction_view_h:0x00000000 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 369.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 379.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 379.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 379.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 379.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000171 end_time:0x000000000000017b transaction_view_h:0x00000000 
# UVM_ERROR @ 379.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000171 end_time:0x000000000000017b transaction_view_h:0x00000000 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000171 end_time:0x000000000000017b transaction_view_h:0x00000000 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 379.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000167 end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000167 end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000167 end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000167 end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 389.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 389.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000017b end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_ERROR @ 389.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000017b end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000017b end_time:0x0000000000000185 transaction_view_h:0x00000000 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 389.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 399.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 399.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 399.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000185 end_time:0x000000000000018f transaction_view_h:0x00000000 
# UVM_ERROR @ 399.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000185 end_time:0x000000000000018f transaction_view_h:0x00000000 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000185 end_time:0x000000000000018f transaction_view_h:0x00000000 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 399.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 409.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 409.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000018f end_time:0x0000000000000199 transaction_view_h:0x00000000 
# UVM_ERROR @ 409.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000018f end_time:0x0000000000000199 transaction_view_h:0x00000000 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000018f end_time:0x0000000000000199 transaction_view_h:0x00000000 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 409.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000185 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000185 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000185 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000185 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 419.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 419.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 419.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 419.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000199 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_ERROR @ 419.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000199 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000199 end_time:0x00000000000001a3 transaction_view_h:0x00000000 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 419.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 429.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 429.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001a3 end_time:0x00000000000001ad transaction_view_h:0x00000000 
# UVM_ERROR @ 429.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001a3 end_time:0x00000000000001ad transaction_view_h:0x00000000 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001a3 end_time:0x00000000000001ad transaction_view_h:0x00000000 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 429.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 439.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 439.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 439.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 439.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001ad end_time:0x00000000000001b7 transaction_view_h:0x00000000 
# UVM_ERROR @ 439.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001ad end_time:0x00000000000001b7 transaction_view_h:0x00000000 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001ad end_time:0x00000000000001b7 transaction_view_h:0x00000000 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 439.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001a3 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001a3 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001a3 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001a3 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 449.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001b7 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_ERROR @ 449.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001b7 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001b7 end_time:0x00000000000001c1 transaction_view_h:0x00000000 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 449.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 459.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 459.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 459.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 459.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001c1 end_time:0x00000000000001cb transaction_view_h:0x00000000 
# UVM_ERROR @ 459.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001c1 end_time:0x00000000000001cb transaction_view_h:0x00000000 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001c1 end_time:0x00000000000001cb transaction_view_h:0x00000000 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 459.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 469.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 469.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001cb end_time:0x00000000000001d5 transaction_view_h:0x00000000 
# UVM_ERROR @ 469.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001cb end_time:0x00000000000001d5 transaction_view_h:0x00000000 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001cb end_time:0x00000000000001d5 transaction_view_h:0x00000000 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 469.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001c1 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001c1 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001c1 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001c1 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 479.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 479.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 479.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 479.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001d5 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_ERROR @ 479.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001d5 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001d5 end_time:0x00000000000001df transaction_view_h:0x00000000 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 479.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 489.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 489.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001df end_time:0x00000000000001e9 transaction_view_h:0x00000000 
# UVM_ERROR @ 489.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001df end_time:0x00000000000001e9 transaction_view_h:0x00000000 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001df end_time:0x00000000000001e9 transaction_view_h:0x00000000 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 489.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 499.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 499.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 499.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001e9 end_time:0x00000000000001f3 transaction_view_h:0x00000000 
# UVM_ERROR @ 499.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001e9 end_time:0x00000000000001f3 transaction_view_h:0x00000000 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001e9 end_time:0x00000000000001f3 transaction_view_h:0x00000000 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 499.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001df end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001df end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001df end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001df end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 509.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 509.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001f3 end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_ERROR @ 509.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001f3 end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001f3 end_time:0x00000000000001fd transaction_view_h:0x00000000 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 509.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 519.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 519.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 519.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 519.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001fd end_time:0x0000000000000207 transaction_view_h:0x00000000 
# UVM_ERROR @ 519.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001fd end_time:0x0000000000000207 transaction_view_h:0x00000000 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001fd end_time:0x0000000000000207 transaction_view_h:0x00000000 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 519.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 529.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 529.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000207 end_time:0x0000000000000211 transaction_view_h:0x00000000 
# UVM_ERROR @ 529.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000207 end_time:0x0000000000000211 transaction_view_h:0x00000000 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000207 end_time:0x0000000000000211 transaction_view_h:0x00000000 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 529.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001fd end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000001fd end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001fd end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000001fd end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 539.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 539.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 539.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 539.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000211 end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_ERROR @ 539.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000211 end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000211 end_time:0x000000000000021b transaction_view_h:0x00000000 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 539.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 549.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000021b end_time:0x0000000000000225 transaction_view_h:0x00000000 
# UVM_ERROR @ 549.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000021b end_time:0x0000000000000225 transaction_view_h:0x00000000 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000021b end_time:0x0000000000000225 transaction_view_h:0x00000000 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 549.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 559.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 559.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 559.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 559.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000225 end_time:0x000000000000022f transaction_view_h:0x00000000 
# UVM_ERROR @ 559.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000225 end_time:0x000000000000022f transaction_view_h:0x00000000 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000225 end_time:0x000000000000022f transaction_view_h:0x00000000 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 559.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000021b end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000021b end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000021b end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000021b end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 569.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 569.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000022f end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_ERROR @ 569.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000022f end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000022f end_time:0x0000000000000239 transaction_view_h:0x00000000 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 569.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 579.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 579.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 579.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 579.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000239 end_time:0x0000000000000243 transaction_view_h:0x00000000 
# UVM_ERROR @ 579.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000239 end_time:0x0000000000000243 transaction_view_h:0x00000000 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000239 end_time:0x0000000000000243 transaction_view_h:0x00000000 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 579.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 589.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 589.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000243 end_time:0x000000000000024d transaction_view_h:0x00000000 
# UVM_ERROR @ 589.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000243 end_time:0x000000000000024d transaction_view_h:0x00000000 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000243 end_time:0x000000000000024d transaction_view_h:0x00000000 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 589.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000239 end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000239 end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000239 end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000239 end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 599.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 599.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 599.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000024d end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_ERROR @ 599.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000024d end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000024d end_time:0x0000000000000257 transaction_view_h:0x00000000 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 599.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 609.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 609.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000257 end_time:0x0000000000000261 transaction_view_h:0x00000000 
# UVM_ERROR @ 609.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000257 end_time:0x0000000000000261 transaction_view_h:0x00000000 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000257 end_time:0x0000000000000261 transaction_view_h:0x00000000 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 609.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 619.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 619.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 619.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 619.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000261 end_time:0x000000000000026b transaction_view_h:0x00000000 
# UVM_ERROR @ 619.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000261 end_time:0x000000000000026b transaction_view_h:0x00000000 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000261 end_time:0x000000000000026b transaction_view_h:0x00000000 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 619.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000257 end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000257 end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000257 end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000257 end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 629.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 629.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000026b end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_ERROR @ 629.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000026b end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000026b end_time:0x0000000000000275 transaction_view_h:0x00000000 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 629.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 639.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 639.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 639.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 639.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000275 end_time:0x000000000000027f transaction_view_h:0x00000000 
# UVM_ERROR @ 639.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000275 end_time:0x000000000000027f transaction_view_h:0x00000000 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000275 end_time:0x000000000000027f transaction_view_h:0x00000000 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 639.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 649.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000027f end_time:0x0000000000000289 transaction_view_h:0x00000000 
# UVM_ERROR @ 649.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000027f end_time:0x0000000000000289 transaction_view_h:0x00000000 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000027f end_time:0x0000000000000289 transaction_view_h:0x00000000 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 649.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000275 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000275 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000275 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000275 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 659.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 659.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 659.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 659.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000289 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_ERROR @ 659.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000289 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000289 end_time:0x0000000000000293 transaction_view_h:0x00000000 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 659.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 669.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 669.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000293 end_time:0x000000000000029d transaction_view_h:0x00000000 
# UVM_ERROR @ 669.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000293 end_time:0x000000000000029d transaction_view_h:0x00000000 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000293 end_time:0x000000000000029d transaction_view_h:0x00000000 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 669.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 679.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 679.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 679.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 679.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000029d end_time:0x00000000000002a7 transaction_view_h:0x00000000 
# UVM_ERROR @ 679.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000029d end_time:0x00000000000002a7 transaction_view_h:0x00000000 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000029d end_time:0x00000000000002a7 transaction_view_h:0x00000000 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 679.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000293 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000293 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000293 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000293 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 689.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 689.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002a7 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_ERROR @ 689.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002a7 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002a7 end_time:0x00000000000002b1 transaction_view_h:0x00000000 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 689.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 699.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 699.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 699.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002b1 end_time:0x00000000000002bb transaction_view_h:0x00000000 
# UVM_ERROR @ 699.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002b1 end_time:0x00000000000002bb transaction_view_h:0x00000000 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002b1 end_time:0x00000000000002bb transaction_view_h:0x00000000 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 699.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 709.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 709.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002bb end_time:0x00000000000002c5 transaction_view_h:0x00000000 
# UVM_ERROR @ 709.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002bb end_time:0x00000000000002c5 transaction_view_h:0x00000000 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002bb end_time:0x00000000000002c5 transaction_view_h:0x00000000 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 709.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000002b1 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000002b1 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000002b1 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000002b1 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 719.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 719.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 719.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 719.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002c5 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_ERROR @ 719.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002c5 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002c5 end_time:0x00000000000002cf transaction_view_h:0x00000000 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 719.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 729.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 729.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002cf end_time:0x00000000000002d9 transaction_view_h:0x00000000 
# UVM_ERROR @ 729.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002cf end_time:0x00000000000002d9 transaction_view_h:0x00000000 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002cf end_time:0x00000000000002d9 transaction_view_h:0x00000000 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 729.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 739.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 739.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 739.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 739.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002d9 end_time:0x00000000000002e3 transaction_view_h:0x00000000 
# UVM_ERROR @ 739.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002d9 end_time:0x00000000000002e3 transaction_view_h:0x00000000 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002d9 end_time:0x00000000000002e3 transaction_view_h:0x00000000 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 739.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000002cf end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000002cf end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000002cf end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000002cf end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 749.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002e3 end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_ERROR @ 749.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002e3 end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002e3 end_time:0x00000000000002ed transaction_view_h:0x00000000 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 749.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 759.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 759.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 759.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 759.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002ed end_time:0x00000000000002f7 transaction_view_h:0x00000000 
# UVM_ERROR @ 759.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002ed end_time:0x00000000000002f7 transaction_view_h:0x00000000 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002ed end_time:0x00000000000002f7 transaction_view_h:0x00000000 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 759.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 769.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 769.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002f7 end_time:0x0000000000000301 transaction_view_h:0x00000000 
# UVM_ERROR @ 769.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002f7 end_time:0x0000000000000301 transaction_view_h:0x00000000 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002f7 end_time:0x0000000000000301 transaction_view_h:0x00000000 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 769.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000002ed end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000002ed end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000002ed end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000002ed end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 779.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 779.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 779.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 779.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000301 end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_ERROR @ 779.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000301 end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000301 end_time:0x000000000000030b transaction_view_h:0x00000000 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 779.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 789.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 789.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000030b end_time:0x0000000000000315 transaction_view_h:0x00000000 
# UVM_ERROR @ 789.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000030b end_time:0x0000000000000315 transaction_view_h:0x00000000 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000030b end_time:0x0000000000000315 transaction_view_h:0x00000000 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 789.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 799.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 799.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 799.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000315 end_time:0x000000000000031f transaction_view_h:0x00000000 
# UVM_ERROR @ 799.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000315 end_time:0x000000000000031f transaction_view_h:0x00000000 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000315 end_time:0x000000000000031f transaction_view_h:0x00000000 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 799.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000030b end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x000000000000030b end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000030b end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x000000000000030b end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 809.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 809.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000031f end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_ERROR @ 809.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000031f end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000031f end_time:0x0000000000000329 transaction_view_h:0x00000000 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 809.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 819.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 819.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 819.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 819.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000329 end_time:0x0000000000000333 transaction_view_h:0x00000000 
# UVM_ERROR @ 819.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000329 end_time:0x0000000000000333 transaction_view_h:0x00000000 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000329 end_time:0x0000000000000333 transaction_view_h:0x00000000 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 819.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 829.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 829.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000333 end_time:0x000000000000033d transaction_view_h:0x00000000 
# UVM_ERROR @ 829.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000333 end_time:0x000000000000033d transaction_view_h:0x00000000 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000333 end_time:0x000000000000033d transaction_view_h:0x00000000 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 829.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000329 end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000329 end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000329 end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000329 end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 839.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 839.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 839.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 839.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000033d end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_ERROR @ 839.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000033d end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000033d end_time:0x0000000000000347 transaction_view_h:0x00000000 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 839.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 849.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000347 end_time:0x0000000000000351 transaction_view_h:0x00000000 
# UVM_ERROR @ 849.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000347 end_time:0x0000000000000351 transaction_view_h:0x00000000 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000347 end_time:0x0000000000000351 transaction_view_h:0x00000000 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 849.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 859.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 859.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 859.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 859.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000351 end_time:0x000000000000035b transaction_view_h:0x00000000 
# UVM_ERROR @ 859.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000351 end_time:0x000000000000035b transaction_view_h:0x00000000 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000351 end_time:0x000000000000035b transaction_view_h:0x00000000 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 859.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000347 end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000347 end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000347 end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000347 end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 869.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 869.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000035b end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_ERROR @ 869.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000035b end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000035b end_time:0x0000000000000365 transaction_view_h:0x00000000 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 869.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 879.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 879.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 879.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 879.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000365 end_time:0x000000000000036f transaction_view_h:0x00000000 
# UVM_ERROR @ 879.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000365 end_time:0x000000000000036f transaction_view_h:0x00000000 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000365 end_time:0x000000000000036f transaction_view_h:0x00000000 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 879.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 889.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 889.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000036f end_time:0x0000000000000379 transaction_view_h:0x00000000 
# UVM_ERROR @ 889.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000036f end_time:0x0000000000000379 transaction_view_h:0x00000000 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000036f end_time:0x0000000000000379 transaction_view_h:0x00000000 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 889.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000365 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000365 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000365 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000365 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 899.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 899.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 899.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000379 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_ERROR @ 899.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000379 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000379 end_time:0x0000000000000383 transaction_view_h:0x00000000 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 899.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 909.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 909.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000383 end_time:0x000000000000038d transaction_view_h:0x00000000 
# UVM_ERROR @ 909.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000383 end_time:0x000000000000038d transaction_view_h:0x00000000 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000383 end_time:0x000000000000038d transaction_view_h:0x00000000 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 909.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 919.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 919.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 919.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 919.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000038d end_time:0x0000000000000397 transaction_view_h:0x00000000 
# UVM_ERROR @ 919.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000038d end_time:0x0000000000000397 transaction_view_h:0x00000000 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000038d end_time:0x0000000000000397 transaction_view_h:0x00000000 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 919.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000383 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x0000000000000383 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000383 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x0000000000000383 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 929.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 929.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000397 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_ERROR @ 929.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000397 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000397 end_time:0x00000000000003a1 transaction_view_h:0x00000000 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 929.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 939.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 939.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 939.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 939.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003a1 end_time:0x00000000000003ab transaction_view_h:0x00000000 
# UVM_ERROR @ 939.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003a1 end_time:0x00000000000003ab transaction_view_h:0x00000000 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003a1 end_time:0x00000000000003ab transaction_view_h:0x00000000 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 939.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 949.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003ab end_time:0x00000000000003b5 transaction_view_h:0x00000000 
# UVM_ERROR @ 949.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003ab end_time:0x00000000000003b5 transaction_view_h:0x00000000 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003ab end_time:0x00000000000003b5 transaction_view_h:0x00000000 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 949.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000003a1 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000003a1 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000003a1 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000003a1 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 959.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 959.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 959.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 959.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003b5 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_ERROR @ 959.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003b5 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003b5 end_time:0x00000000000003bf transaction_view_h:0x00000000 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 959.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 969.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 969.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003bf end_time:0x00000000000003c9 transaction_view_h:0x00000000 
# UVM_ERROR @ 969.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003bf end_time:0x00000000000003c9 transaction_view_h:0x00000000 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003bf end_time:0x00000000000003c9 transaction_view_h:0x00000000 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 969.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 979.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 979.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 979.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 979.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003c9 end_time:0x00000000000003d3 transaction_view_h:0x00000000 
# UVM_ERROR @ 979.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003c9 end_time:0x00000000000003d3 transaction_view_h:0x00000000 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003c9 end_time:0x00000000000003d3 transaction_view_h:0x00000000 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 979.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000003bf end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=1
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x1 start_time:0x00000000000003bf end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000003bf end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x1 pc:0x3000 npc:0x3001 start_time:0x00000000000003bf end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 989.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 989.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003d3 end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_ERROR @ 989.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003d3 end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003d3 end_time:0x00000000000003dd transaction_view_h:0x00000000 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 989.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 999.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 999.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 999.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003dd end_time:0x00000000000003e7 transaction_view_h:0x00000000 
# UVM_ERROR @ 999.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003dd end_time:0x00000000000003e7 transaction_view_h:0x00000000 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003dd end_time:0x00000000000003e7 transaction_view_h:0x00000000 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 999.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1000.000ns: uvm_test_top [ALU_ADD_TEST] ===== LC3 ALU ADD TEST COMPLETE =====
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1000.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR @ 1000.000ns: uvm_test_top.environment.decode_env.scbd [SCBD] No Transactions Scoreboarded
# UVM_ERROR @ 1000.000ns: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] No Transactions Scoreboarded
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           0:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           1:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           2:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           3:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           4:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           5:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           6:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           7:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           8:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Entry           9:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_ERROR @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] SCOREBOARD NOT EMPTY
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=79 MATCHES=1 MISMATCHES=78
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=0 MATCHES=0 MISMATCHES=0
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=0 MATCHES=0 MISMATCHES=0
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=33 MATCHES=33 MISMATCHES=0
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=80 MATCHES=16 MISMATCHES=0
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=50 MATCHES=50 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 1074
# UVM_WARNING :   10
# UVM_ERROR :   85
# UVM_FATAL :    0
# ** Report counts by id
# [ALU_ADD_TEST]     2
# [COVERAGE_MODEL_REVIEW]     6
# [MON]   624
# [PRED]   325
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     3
# [RNTST]     1
# [SCBD]   201
# [TEST_DONE]     1
# [UVMTOP]     1
# [lc3_alu_add_test]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 us  Iteration: 54  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 395.42 Mb
#     mem: size during sim (VSZ)                 395.42 Mb
# Elaboration Time                          
#    elab: wall time                               4.22 s
#    elab: cpu time                                2.24 s
# Simulation Time                           
#     sim: wall time                               0.38 s
#     sim: cpu time                                0.14 s
# Coverage Save Time                        
#    save: wall time                               0.29 s
#    save: cpu time                                0.10 s
# Total Time                                
#   total: wall time                               4.89 s
#   total: cpu time                                2.48 s
# HDL Simulation time                              1 us
# 
# End time: 12:14:58 on Nov 29,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
